
F4_flight_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000da80  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000304  0800dc10  0800dc10  0001dc10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800df14  0800df14  00021430  2**0
                  CONTENTS
  4 .ARM          00000008  0800df14  0800df14  0001df14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800df1c  0800df1c  00021430  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800df1c  0800df1c  0001df1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800df20  0800df20  0001df20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001430  20000000  0800df24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000df4  20001430  0800f354  00021430  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002224  0800f354  00022224  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00021430  2**0
                  CONTENTS, READONLY
 12 .debug_info   00041f2c  00000000  00000000  00021460  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00006c10  00000000  00000000  0006338c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001a10  00000000  00000000  00069fa0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001700  00000000  00000000  0006b9b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002af7f  00000000  00000000  0006d0b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0002944b  00000000  00000000  0009802f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cd4e0  00000000  00000000  000c147a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0018e95a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000753c  00000000  00000000  0018e9d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20001430 	.word	0x20001430
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800dbf8 	.word	0x0800dbf8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20001434 	.word	0x20001434
 80001cc:	0800dbf8 	.word	0x0800dbf8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b972 	b.w	8000f44 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	4688      	mov	r8, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14b      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4615      	mov	r5, r2
 8000c8a:	d967      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0720 	rsb	r7, r2, #32
 8000c96:	fa01 f302 	lsl.w	r3, r1, r2
 8000c9a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c9e:	4095      	lsls	r5, r2
 8000ca0:	ea47 0803 	orr.w	r8, r7, r3
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cb0:	fa1f fc85 	uxth.w	ip, r5
 8000cb4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cb8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18eb      	adds	r3, r5, r3
 8000cc6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cca:	f080 811b 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8118 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000cd4:	3f02      	subs	r7, #2
 8000cd6:	442b      	add	r3, r5
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ce0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cec:	45a4      	cmp	ip, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	192c      	adds	r4, r5, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8107 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cfa:	45a4      	cmp	ip, r4
 8000cfc:	f240 8104 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000d00:	3802      	subs	r0, #2
 8000d02:	442c      	add	r4, r5
 8000d04:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d08:	eba4 040c 	sub.w	r4, r4, ip
 8000d0c:	2700      	movs	r7, #0
 8000d0e:	b11e      	cbz	r6, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c6 4300 	strd	r4, r3, [r6]
 8000d18:	4639      	mov	r1, r7
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0xbe>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80eb 	beq.w	8000efe <__udivmoddi4+0x286>
 8000d28:	2700      	movs	r7, #0
 8000d2a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d2e:	4638      	mov	r0, r7
 8000d30:	4639      	mov	r1, r7
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	fab3 f783 	clz	r7, r3
 8000d3a:	2f00      	cmp	r7, #0
 8000d3c:	d147      	bne.n	8000dce <__udivmoddi4+0x156>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d302      	bcc.n	8000d48 <__udivmoddi4+0xd0>
 8000d42:	4282      	cmp	r2, r0
 8000d44:	f200 80fa 	bhi.w	8000f3c <__udivmoddi4+0x2c4>
 8000d48:	1a84      	subs	r4, r0, r2
 8000d4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d4e:	2001      	movs	r0, #1
 8000d50:	4698      	mov	r8, r3
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	d0e0      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000d56:	e9c6 4800 	strd	r4, r8, [r6]
 8000d5a:	e7dd      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000d5c:	b902      	cbnz	r2, 8000d60 <__udivmoddi4+0xe8>
 8000d5e:	deff      	udf	#255	; 0xff
 8000d60:	fab2 f282 	clz	r2, r2
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f040 808f 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d6a:	1b49      	subs	r1, r1, r5
 8000d6c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d70:	fa1f f885 	uxth.w	r8, r5
 8000d74:	2701      	movs	r7, #1
 8000d76:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d7a:	0c23      	lsrs	r3, r4, #16
 8000d7c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d84:	fb08 f10c 	mul.w	r1, r8, ip
 8000d88:	4299      	cmp	r1, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8c:	18eb      	adds	r3, r5, r3
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4299      	cmp	r1, r3
 8000d96:	f200 80cd 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1a59      	subs	r1, r3, r1
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000da8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x14c>
 8000db4:	192c      	adds	r4, r5, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x14a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80b6 	bhi.w	8000f2e <__udivmoddi4+0x2b6>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e79f      	b.n	8000d0e <__udivmoddi4+0x96>
 8000dce:	f1c7 0c20 	rsb	ip, r7, #32
 8000dd2:	40bb      	lsls	r3, r7
 8000dd4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000dd8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ddc:	fa01 f407 	lsl.w	r4, r1, r7
 8000de0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000de4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000de8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dec:	4325      	orrs	r5, r4
 8000dee:	fbb3 f9f8 	udiv	r9, r3, r8
 8000df2:	0c2c      	lsrs	r4, r5, #16
 8000df4:	fb08 3319 	mls	r3, r8, r9, r3
 8000df8:	fa1f fa8e 	uxth.w	sl, lr
 8000dfc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e00:	fb09 f40a 	mul.w	r4, r9, sl
 8000e04:	429c      	cmp	r4, r3
 8000e06:	fa02 f207 	lsl.w	r2, r2, r7
 8000e0a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1e 0303 	adds.w	r3, lr, r3
 8000e14:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e18:	f080 8087 	bcs.w	8000f2a <__udivmoddi4+0x2b2>
 8000e1c:	429c      	cmp	r4, r3
 8000e1e:	f240 8084 	bls.w	8000f2a <__udivmoddi4+0x2b2>
 8000e22:	f1a9 0902 	sub.w	r9, r9, #2
 8000e26:	4473      	add	r3, lr
 8000e28:	1b1b      	subs	r3, r3, r4
 8000e2a:	b2ad      	uxth	r5, r5
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3310 	mls	r3, r8, r0, r3
 8000e34:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e38:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e3c:	45a2      	cmp	sl, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1e 0404 	adds.w	r4, lr, r4
 8000e44:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e48:	d26b      	bcs.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4a:	45a2      	cmp	sl, r4
 8000e4c:	d969      	bls.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4e:	3802      	subs	r0, #2
 8000e50:	4474      	add	r4, lr
 8000e52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e56:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5a:	eba4 040a 	sub.w	r4, r4, sl
 8000e5e:	454c      	cmp	r4, r9
 8000e60:	46c2      	mov	sl, r8
 8000e62:	464b      	mov	r3, r9
 8000e64:	d354      	bcc.n	8000f10 <__udivmoddi4+0x298>
 8000e66:	d051      	beq.n	8000f0c <__udivmoddi4+0x294>
 8000e68:	2e00      	cmp	r6, #0
 8000e6a:	d069      	beq.n	8000f40 <__udivmoddi4+0x2c8>
 8000e6c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e70:	eb64 0403 	sbc.w	r4, r4, r3
 8000e74:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	40fc      	lsrs	r4, r7
 8000e7c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e80:	e9c6 5400 	strd	r5, r4, [r6]
 8000e84:	2700      	movs	r7, #0
 8000e86:	e747      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e90:	4095      	lsls	r5, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	fa21 f303 	lsr.w	r3, r1, r3
 8000e9a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e9e:	4338      	orrs	r0, r7
 8000ea0:	0c01      	lsrs	r1, r0, #16
 8000ea2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ea6:	fa1f f885 	uxth.w	r8, r5
 8000eaa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb07 f308 	mul.w	r3, r7, r8
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ebc:	d907      	bls.n	8000ece <__udivmoddi4+0x256>
 8000ebe:	1869      	adds	r1, r5, r1
 8000ec0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ec4:	d22f      	bcs.n	8000f26 <__udivmoddi4+0x2ae>
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	d92d      	bls.n	8000f26 <__udivmoddi4+0x2ae>
 8000eca:	3f02      	subs	r7, #2
 8000ecc:	4429      	add	r1, r5
 8000ece:	1acb      	subs	r3, r1, r3
 8000ed0:	b281      	uxth	r1, r0
 8000ed2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eda:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ede:	fb00 f308 	mul.w	r3, r0, r8
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x27e>
 8000ee6:	1869      	adds	r1, r5, r1
 8000ee8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000eec:	d217      	bcs.n	8000f1e <__udivmoddi4+0x2a6>
 8000eee:	428b      	cmp	r3, r1
 8000ef0:	d915      	bls.n	8000f1e <__udivmoddi4+0x2a6>
 8000ef2:	3802      	subs	r0, #2
 8000ef4:	4429      	add	r1, r5
 8000ef6:	1ac9      	subs	r1, r1, r3
 8000ef8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000efc:	e73b      	b.n	8000d76 <__udivmoddi4+0xfe>
 8000efe:	4637      	mov	r7, r6
 8000f00:	4630      	mov	r0, r6
 8000f02:	e709      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f04:	4607      	mov	r7, r0
 8000f06:	e6e7      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f08:	4618      	mov	r0, r3
 8000f0a:	e6fb      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f0c:	4541      	cmp	r1, r8
 8000f0e:	d2ab      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f10:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f14:	eb69 020e 	sbc.w	r2, r9, lr
 8000f18:	3801      	subs	r0, #1
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	e7a4      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f1e:	4660      	mov	r0, ip
 8000f20:	e7e9      	b.n	8000ef6 <__udivmoddi4+0x27e>
 8000f22:	4618      	mov	r0, r3
 8000f24:	e795      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f26:	4667      	mov	r7, ip
 8000f28:	e7d1      	b.n	8000ece <__udivmoddi4+0x256>
 8000f2a:	4681      	mov	r9, r0
 8000f2c:	e77c      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f2e:	3802      	subs	r0, #2
 8000f30:	442c      	add	r4, r5
 8000f32:	e747      	b.n	8000dc4 <__udivmoddi4+0x14c>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	442b      	add	r3, r5
 8000f3a:	e72f      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f3c:	4638      	mov	r0, r7
 8000f3e:	e708      	b.n	8000d52 <__udivmoddi4+0xda>
 8000f40:	4637      	mov	r7, r6
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0xa0>

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <angle_180>:
static float absolu(float x);
static float acc_correction(float x);
static float angle_180(float x);


static float angle_180(float x){
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	ed87 0a01 	vstr	s0, [r7, #4]
	if(x > 180)
 8000f52:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f56:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8000fac <angle_180+0x64>
 8000f5a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f62:	dd08      	ble.n	8000f76 <angle_180+0x2e>
		x -= 360;
 8000f64:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f68:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8000fb0 <angle_180+0x68>
 8000f6c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000f70:	edc7 7a01 	vstr	s15, [r7, #4]
 8000f74:	e010      	b.n	8000f98 <angle_180+0x50>
	else if( x < -180)
 8000f76:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f7a:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8000fb4 <angle_180+0x6c>
 8000f7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f86:	d507      	bpl.n	8000f98 <angle_180+0x50>
		x += 360 ;
 8000f88:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f8c:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8000fb0 <angle_180+0x68>
 8000f90:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f94:	edc7 7a01 	vstr	s15, [r7, #4]
	return x ;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	ee07 3a90 	vmov	s15, r3
}
 8000f9e:	eeb0 0a67 	vmov.f32	s0, s15
 8000fa2:	370c      	adds	r7, #12
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr
 8000fac:	43340000 	.word	0x43340000
 8000fb0:	43b40000 	.word	0x43b40000
 8000fb4:	c3340000 	.word	0xc3340000

08000fb8 <absolu>:

static float absolu(float x){
 8000fb8:	b480      	push	{r7}
 8000fba:	b083      	sub	sp, #12
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	ed87 0a01 	vstr	s0, [r7, #4]
	if( x > 0)
 8000fc2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fc6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000fca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fce:	dd02      	ble.n	8000fd6 <absolu+0x1e>
		return x ;
 8000fd0:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fd4:	e003      	b.n	8000fde <absolu+0x26>
	else
		return -x ;
 8000fd6:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fda:	eef1 7a67 	vneg.f32	s15, s15
}
 8000fde:	eeb0 0a67 	vmov.f32	s0, s15
 8000fe2:	370c      	adds	r7, #12
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr

08000fec <acc_correction>:
static float acc_correction(float x){
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	ed87 0a01 	vstr	s0, [r7, #4]
	x = ( x > 0) ? 180 - x : -180 -x ;
 8000ff6:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ffa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000ffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001002:	dd06      	ble.n	8001012 <acc_correction+0x26>
 8001004:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8001038 <acc_correction+0x4c>
 8001008:	edd7 7a01 	vldr	s15, [r7, #4]
 800100c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001010:	e005      	b.n	800101e <acc_correction+0x32>
 8001012:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 800103c <acc_correction+0x50>
 8001016:	edd7 7a01 	vldr	s15, [r7, #4]
 800101a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800101e:	edc7 7a01 	vstr	s15, [r7, #4]
	return x ;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	ee07 3a90 	vmov	s15, r3
}
 8001028:	eeb0 0a67 	vmov.f32	s0, s15
 800102c:	370c      	adds	r7, #12
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop
 8001038:	43340000 	.word	0x43340000
 800103c:	c3340000 	.word	0xc3340000

08001040 <ORIENTATION_Init>:

void ORIENTATION_Init(orientation_t * orientation, gyro_t * gyro, acc_t * acc, int32_t frequency){
 8001040:	b480      	push	{r7}
 8001042:	b087      	sub	sp, #28
 8001044:	af00      	add	r7, sp, #0
 8001046:	60f8      	str	r0, [r7, #12]
 8001048:	60b9      	str	r1, [r7, #8]
 800104a:	607a      	str	r2, [r7, #4]
 800104c:	603b      	str	r3, [r7, #0]
	//Link data structures
	orientation->acc = acc ;
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	687a      	ldr	r2, [r7, #4]
 8001052:	625a      	str	r2, [r3, #36]	; 0x24
	orientation->gyro = gyro ;
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	68ba      	ldr	r2, [r7, #8]
 8001058:	621a      	str	r2, [r3, #32]
	orientation->angular_velocity = gyro->filtered ;
 800105a:	68bb      	ldr	r3, [r7, #8]
 800105c:	f103 0208 	add.w	r2, r3, #8
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	60da      	str	r2, [r3, #12]

	//Configure our frequency
	orientation->frequency = frequency ;
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	683a      	ldr	r2, [r7, #0]
 8001068:	629a      	str	r2, [r3, #40]	; 0x28
	orientation->periode = (float)1 / (float)frequency ;
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	ee07 3a90 	vmov	s15, r3
 8001070:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001074:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001078:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c

	orientation->alpha = ORIENTATION_ALPHA ;
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	4a0f      	ldr	r2, [pc, #60]	; (80010c4 <ORIENTATION_Init+0x84>)
 8001086:	631a      	str	r2, [r3, #48]	; 0x30

	//Init our values to zero
	for(int x = 0; x < 3; x++)
 8001088:	2300      	movs	r3, #0
 800108a:	617b      	str	r3, [r7, #20]
 800108c:	e011      	b.n	80010b2 <ORIENTATION_Init+0x72>
	{
		orientation->angular_position[x] = 0 ;
 800108e:	68fa      	ldr	r2, [r7, #12]
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	4413      	add	r3, r2
 8001096:	f04f 0200 	mov.w	r2, #0
 800109a:	601a      	str	r2, [r3, #0]
		orientation->angular_velocity[x] = 0 ;
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	68da      	ldr	r2, [r3, #12]
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	009b      	lsls	r3, r3, #2
 80010a4:	4413      	add	r3, r2
 80010a6:	f04f 0200 	mov.w	r2, #0
 80010aa:	601a      	str	r2, [r3, #0]
	for(int x = 0; x < 3; x++)
 80010ac:	697b      	ldr	r3, [r7, #20]
 80010ae:	3301      	adds	r3, #1
 80010b0:	617b      	str	r3, [r7, #20]
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	2b02      	cmp	r3, #2
 80010b6:	ddea      	ble.n	800108e <ORIENTATION_Init+0x4e>
	}

}
 80010b8:	bf00      	nop
 80010ba:	371c      	adds	r7, #28
 80010bc:	46bd      	mov	sp, r7
 80010be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c2:	4770      	bx	lr
 80010c4:	3f7d70a4 	.word	0x3f7d70a4

080010c8 <ORIENTATION_Update>:

void ORIENTATION_Update(orientation_t * orientation){
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b088      	sub	sp, #32
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
	//Just to make the code lighter
	acc_t * acc = orientation->acc ;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010d4:	61fb      	str	r3, [r7, #28]
	gyro_t * gyro = orientation->gyro ;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	6a1b      	ldr	r3, [r3, #32]
 80010da:	61bb      	str	r3, [r7, #24]

	//Guess our angular position using the accelerometer

	//Total acceleration
	float acc_total = acc->filtered[ACC_AXE_X] * acc->filtered[ACC_AXE_X] ;
 80010dc:	69fb      	ldr	r3, [r7, #28]
 80010de:	ed93 7a02 	vldr	s14, [r3, #8]
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	edd3 7a02 	vldr	s15, [r3, #8]
 80010e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010ec:	edc7 7a05 	vstr	s15, [r7, #20]
	acc_total += acc->filtered[ACC_AXE_Y] * acc->filtered[ACC_AXE_Y] ;
 80010f0:	69fb      	ldr	r3, [r7, #28]
 80010f2:	ed93 7a03 	vldr	s14, [r3, #12]
 80010f6:	69fb      	ldr	r3, [r7, #28]
 80010f8:	edd3 7a03 	vldr	s15, [r3, #12]
 80010fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001100:	ed97 7a05 	vldr	s14, [r7, #20]
 8001104:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001108:	edc7 7a05 	vstr	s15, [r7, #20]
	acc_total += acc->filtered[ACC_AXE_Z] * acc->filtered[ACC_AXE_Z] ;
 800110c:	69fb      	ldr	r3, [r7, #28]
 800110e:	ed93 7a04 	vldr	s14, [r3, #16]
 8001112:	69fb      	ldr	r3, [r7, #28]
 8001114:	edd3 7a04 	vldr	s15, [r3, #16]
 8001118:	ee67 7a27 	vmul.f32	s15, s14, s15
 800111c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001120:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001124:	edc7 7a05 	vstr	s15, [r7, #20]
	acc_total = sqrtf(acc_total);
 8001128:	ed97 0a05 	vldr	s0, [r7, #20]
 800112c:	f00c fc16 	bl	800d95c <sqrtf>
 8001130:	ed87 0a05 	vstr	s0, [r7, #20]

	if(acc_total)	//To avoid /0
 8001134:	edd7 7a05 	vldr	s15, [r7, #20]
 8001138:	eef5 7a40 	vcmp.f32	s15, #0.0
 800113c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001140:	d069      	beq.n	8001216 <ORIENTATION_Update+0x14e>
	{
		if(absolu(acc->filtered[ACC_AXE_X]) < acc_total)	//To avoid asin x with x greater than 1
 8001142:	69fb      	ldr	r3, [r7, #28]
 8001144:	edd3 7a02 	vldr	s15, [r3, #8]
 8001148:	eeb0 0a67 	vmov.f32	s0, s15
 800114c:	f7ff ff34 	bl	8000fb8 <absolu>
 8001150:	eeb0 7a40 	vmov.f32	s14, s0
 8001154:	edd7 7a05 	vldr	s15, [r7, #20]
 8001158:	eef4 7ac7 	vcmpe.f32	s15, s14
 800115c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001160:	dd15      	ble.n	800118e <ORIENTATION_Update+0xc6>
			orientation->acc_angles[ACC_AXE_Y] = -asinf(acc->filtered[ACC_AXE_X] / acc_total) * 57.32f;
 8001162:	69fb      	ldr	r3, [r7, #28]
 8001164:	ed93 7a02 	vldr	s14, [r3, #8]
 8001168:	edd7 7a05 	vldr	s15, [r7, #20]
 800116c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001170:	eeb0 0a66 	vmov.f32	s0, s13
 8001174:	f00c fb9a 	bl	800d8ac <asinf>
 8001178:	eef0 7a40 	vmov.f32	s15, s0
 800117c:	eef1 7a67 	vneg.f32	s15, s15
 8001180:	ed9f 7a74 	vldr	s14, [pc, #464]	; 8001354 <ORIENTATION_Update+0x28c>
 8001184:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	edc3 7a05 	vstr	s15, [r3, #20]
		if(absolu(acc->filtered[ACC_AXE_Y]) < acc_total) 	//To avoid asin x with x greater than 1
 800118e:	69fb      	ldr	r3, [r7, #28]
 8001190:	edd3 7a03 	vldr	s15, [r3, #12]
 8001194:	eeb0 0a67 	vmov.f32	s0, s15
 8001198:	f7ff ff0e 	bl	8000fb8 <absolu>
 800119c:	eeb0 7a40 	vmov.f32	s14, s0
 80011a0:	edd7 7a05 	vldr	s15, [r7, #20]
 80011a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011ac:	dd13      	ble.n	80011d6 <ORIENTATION_Update+0x10e>
			orientation->acc_angles[ACC_AXE_X] = asinf(acc->filtered[ACC_AXE_Y] / acc_total) * 57.32f;
 80011ae:	69fb      	ldr	r3, [r7, #28]
 80011b0:	ed93 7a03 	vldr	s14, [r3, #12]
 80011b4:	edd7 7a05 	vldr	s15, [r7, #20]
 80011b8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80011bc:	eeb0 0a66 	vmov.f32	s0, s13
 80011c0:	f00c fb74 	bl	800d8ac <asinf>
 80011c4:	eeb0 7a40 	vmov.f32	s14, s0
 80011c8:	eddf 7a62 	vldr	s15, [pc, #392]	; 8001354 <ORIENTATION_Update+0x28c>
 80011cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	edc3 7a04 	vstr	s15, [r3, #16]
		if(acc->filtered[ACC_AXE_Z] < 0)
 80011d6:	69fb      	ldr	r3, [r7, #28]
 80011d8:	edd3 7a04 	vldr	s15, [r3, #16]
 80011dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80011e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011e4:	d517      	bpl.n	8001216 <ORIENTATION_Update+0x14e>
		{
			orientation->acc_angles[ACC_AXE_X] = acc_correction(orientation->acc_angles[ACC_AXE_X]);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	edd3 7a04 	vldr	s15, [r3, #16]
 80011ec:	eeb0 0a67 	vmov.f32	s0, s15
 80011f0:	f7ff fefc 	bl	8000fec <acc_correction>
 80011f4:	eef0 7a40 	vmov.f32	s15, s0
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	edc3 7a04 	vstr	s15, [r3, #16]
			orientation->acc_angles[ACC_AXE_Y] = acc_correction(orientation->acc_angles[ACC_AXE_Y]);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	edd3 7a05 	vldr	s15, [r3, #20]
 8001204:	eeb0 0a67 	vmov.f32	s0, s15
 8001208:	f7ff fef0 	bl	8000fec <acc_correction>
 800120c:	eef0 7a40 	vmov.f32	s15, s0
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	edc3 7a05 	vstr	s15, [r3, #20]
		}
	}

	//If it's our first use, we dont use the gyro
	if(first_use)
 8001216:	4b50      	ldr	r3, [pc, #320]	; (8001358 <ORIENTATION_Update+0x290>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d00f      	beq.n	800123e <ORIENTATION_Update+0x176>
	{
		orientation->angular_position[GYRO_AXE_X] = orientation->acc_angles[ACC_AXE_X] ;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	691a      	ldr	r2, [r3, #16]
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	601a      	str	r2, [r3, #0]
		orientation->angular_position[GYRO_AXE_Y] = orientation->acc_angles[ACC_AXE_Y] ;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	695a      	ldr	r2, [r3, #20]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	605a      	str	r2, [r3, #4]
		orientation->angular_position[GYRO_AXE_Z] = 0 ;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	f04f 0200 	mov.w	r2, #0
 8001234:	609a      	str	r2, [r3, #8]
		first_use = FALSE ;
 8001236:	4b48      	ldr	r3, [pc, #288]	; (8001358 <ORIENTATION_Update+0x290>)
 8001238:	2200      	movs	r2, #0
 800123a:	601a      	str	r2, [r3, #0]
		orientation->angular_position[GYRO_AXE_Y] = orientation->alpha * orientation->angular_position[GYRO_AXE_Y] + (1.0f - orientation->alpha) * orientation->acc_angles[ACC_AXE_Y];



	}
}
 800123c:	e085      	b.n	800134a <ORIENTATION_Update+0x282>
		float dx = gyro->filtered[GYRO_AXE_X] * orientation->periode ;
 800123e:	69bb      	ldr	r3, [r7, #24]
 8001240:	ed93 7a02 	vldr	s14, [r3, #8]
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800124a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800124e:	edc7 7a04 	vstr	s15, [r7, #16]
		float dy = gyro->filtered[GYRO_AXE_Y] * orientation->periode ;
 8001252:	69bb      	ldr	r3, [r7, #24]
 8001254:	ed93 7a03 	vldr	s14, [r3, #12]
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800125e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001262:	edc7 7a03 	vstr	s15, [r7, #12]
		float dz = gyro->filtered[GYRO_AXE_Z] * orientation->periode ;
 8001266:	69bb      	ldr	r3, [r7, #24]
 8001268:	ed93 7a04 	vldr	s14, [r3, #16]
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001272:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001276:	edc7 7a02 	vstr	s15, [r7, #8]
		orientation->angular_position[GYRO_AXE_X] += dx ;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	ed93 7a00 	vldr	s14, [r3]
 8001280:	edd7 7a04 	vldr	s15, [r7, #16]
 8001284:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	edc3 7a00 	vstr	s15, [r3]
		orientation->angular_position[GYRO_AXE_Y] += dy ;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	ed93 7a01 	vldr	s14, [r3, #4]
 8001294:	edd7 7a03 	vldr	s15, [r7, #12]
 8001298:	ee77 7a27 	vadd.f32	s15, s14, s15
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	edc3 7a01 	vstr	s15, [r3, #4]
		orientation->angular_position[GYRO_AXE_Z] += dz ;
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	ed93 7a02 	vldr	s14, [r3, #8]
 80012a8:	edd7 7a02 	vldr	s15, [r7, #8]
 80012ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	edc3 7a02 	vstr	s15, [r3, #8]
		orientation->angular_position[GYRO_AXE_X] = angle_180(orientation->angular_position[GYRO_AXE_X]);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	edd3 7a00 	vldr	s15, [r3]
 80012bc:	eeb0 0a67 	vmov.f32	s0, s15
 80012c0:	f7ff fe42 	bl	8000f48 <angle_180>
 80012c4:	eef0 7a40 	vmov.f32	s15, s0
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	edc3 7a00 	vstr	s15, [r3]
		orientation->angular_position[GYRO_AXE_Y] = angle_180(orientation->angular_position[GYRO_AXE_Y]);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	edd3 7a01 	vldr	s15, [r3, #4]
 80012d4:	eeb0 0a67 	vmov.f32	s0, s15
 80012d8:	f7ff fe36 	bl	8000f48 <angle_180>
 80012dc:	eef0 7a40 	vmov.f32	s15, s0
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	edc3 7a01 	vstr	s15, [r3, #4]
		orientation->angular_position[GYRO_AXE_X] = orientation->alpha * orientation->angular_position[GYRO_AXE_X] + (1.0f - orientation->alpha) * orientation->acc_angles[ACC_AXE_X];
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	edd3 7a00 	vldr	s15, [r3]
 80012f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80012fc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001300:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	edd3 7a04 	vldr	s15, [r3, #16]
 800130a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800130e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	edc3 7a00 	vstr	s15, [r3]
		orientation->angular_position[GYRO_AXE_Y] = orientation->alpha * orientation->angular_position[GYRO_AXE_Y] + (1.0f - orientation->alpha) * orientation->acc_angles[ACC_AXE_Y];
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	edd3 7a01 	vldr	s15, [r3, #4]
 8001324:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800132e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001332:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	edd3 7a05 	vldr	s15, [r3, #20]
 800133c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001340:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	edc3 7a01 	vstr	s15, [r3, #4]
}
 800134a:	bf00      	nop
 800134c:	3720      	adds	r7, #32
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	426547ae 	.word	0x426547ae
 8001358:	20000000 	.word	0x20000000

0800135c <arming_entrance>:

static state_arming_e state = 0;
static uint8_t state_vroum_vroum = 0;
static uint32_t next_change = 0 ;

void arming_entrance(system_t * sys){
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
	REGULATION_ORIENTATION_Set_Regulation_Mode(REGULATION_ORIENTATION_MODE_OFF);
 8001364:	2000      	movs	r0, #0
 8001366:	f002 f8cb 	bl	8003500 <REGULATION_ORIENTATION_Set_Regulation_Mode>
	REGULATION_POSITION_Set_Regulation_Mode(REGULATION_POSITION_MODE_ON);
 800136a:	2001      	movs	r0, #1
 800136c:	f002 f986 	bl	800367c <REGULATION_POSITION_Set_Regulation_Mode>
	sys->regulation.position.consigne = MOTORS_LOW_POWER;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2228      	movs	r2, #40	; 0x28
 8001374:	f8a3 25a8 	strh.w	r2, [r3, #1448]	; 0x5a8
	IHM_Set_Sequences(LED_HIGH_LVL, SEQUENCE_LED_10, SEQUENCE_LED_OFF, SEQUENCE_LED_OFF);
 8001378:	2300      	movs	r3, #0
 800137a:	2200      	movs	r2, #0
 800137c:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8001380:	2000      	movs	r0, #0
 8001382:	f000 fa99 	bl	80018b8 <IHM_Set_Sequences>
	state = ARMING_THROTTLE_LOW ;
 8001386:	4b05      	ldr	r3, [pc, #20]	; (800139c <arming_entrance+0x40>)
 8001388:	2200      	movs	r2, #0
 800138a:	701a      	strb	r2, [r3, #0]
	state_vroum_vroum= 0 ;
 800138c:	4b04      	ldr	r3, [pc, #16]	; (80013a0 <arming_entrance+0x44>)
 800138e:	2200      	movs	r2, #0
 8001390:	701a      	strb	r2, [r3, #0]
}
 8001392:	bf00      	nop
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	2000144c 	.word	0x2000144c
 80013a0:	2000144d 	.word	0x2000144d

080013a4 <arming_main>:

void arming_main(system_t * sys, uint32_t time_us){
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
 80013ac:	6039      	str	r1, [r7, #0]

	switch(state){
 80013ae:	4b63      	ldr	r3, [pc, #396]	; (800153c <arming_main+0x198>)
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	d019      	beq.n	80013ea <arming_main+0x46>
 80013b6:	2b02      	cmp	r3, #2
 80013b8:	d036      	beq.n	8001428 <arming_main+0x84>
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d000      	beq.n	80013c0 <arming_main+0x1c>
				default:
					break;
			}
			break;
	}
}
 80013be:	e0b8      	b.n	8001532 <arming_main+0x18e>
			if(sys->radio.controller.channels[2]<1100){
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	f8d3 3274 	ldr.w	r3, [r3, #628]	; 0x274
 80013c6:	3304      	adds	r3, #4
 80013c8:	881b      	ldrh	r3, [r3, #0]
 80013ca:	f240 424b 	movw	r2, #1099	; 0x44b
 80013ce:	4293      	cmp	r3, r2
 80013d0:	f200 80ac 	bhi.w	800152c <arming_main+0x188>
				IHM_Set_Sequences(LED_HIGH_LVL, SEQUENCE_LED_11, SEQUENCE_LED_OFF, SEQUENCE_LED_OFF);
 80013d4:	2300      	movs	r3, #0
 80013d6:	2200      	movs	r2, #0
 80013d8:	f44f 614c 	mov.w	r1, #3264	; 0xcc0
 80013dc:	2000      	movs	r0, #0
 80013de:	f000 fa6b 	bl	80018b8 <IHM_Set_Sequences>
				state = ARMING_STICK_ON_THE_RIGHT;
 80013e2:	4b56      	ldr	r3, [pc, #344]	; (800153c <arming_main+0x198>)
 80013e4:	2201      	movs	r2, #1
 80013e6:	701a      	strb	r2, [r3, #0]
			break;
 80013e8:	e0a0      	b.n	800152c <arming_main+0x188>
			if(sys->radio.controller.channels[3]>1950 && sys->radio.controller.channels[2]<1100){
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	f8d3 3274 	ldr.w	r3, [r3, #628]	; 0x274
 80013f0:	3306      	adds	r3, #6
 80013f2:	881b      	ldrh	r3, [r3, #0]
 80013f4:	f240 729e 	movw	r2, #1950	; 0x79e
 80013f8:	4293      	cmp	r3, r2
 80013fa:	f240 8099 	bls.w	8001530 <arming_main+0x18c>
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	f8d3 3274 	ldr.w	r3, [r3, #628]	; 0x274
 8001404:	3304      	adds	r3, #4
 8001406:	881b      	ldrh	r3, [r3, #0]
 8001408:	f240 424b 	movw	r2, #1099	; 0x44b
 800140c:	4293      	cmp	r3, r2
 800140e:	f200 808f 	bhi.w	8001530 <arming_main+0x18c>
				IHM_Set_Sequences(LED_HIGH_LVL, SEQUENCE_LED_ON, SEQUENCE_LED_OFF, SEQUENCE_LED_OFF);
 8001412:	2300      	movs	r3, #0
 8001414:	2200      	movs	r2, #0
 8001416:	f640 71ff 	movw	r1, #4095	; 0xfff
 800141a:	2000      	movs	r0, #0
 800141c:	f000 fa4c 	bl	80018b8 <IHM_Set_Sequences>
				state = ARMING_VROUM_VOUM;
 8001420:	4b46      	ldr	r3, [pc, #280]	; (800153c <arming_main+0x198>)
 8001422:	2202      	movs	r2, #2
 8001424:	701a      	strb	r2, [r3, #0]
			break;
 8001426:	e083      	b.n	8001530 <arming_main+0x18c>
			switch(state_vroum_vroum){
 8001428:	4b45      	ldr	r3, [pc, #276]	; (8001540 <arming_main+0x19c>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	2b04      	cmp	r3, #4
 800142e:	d873      	bhi.n	8001518 <arming_main+0x174>
 8001430:	a201      	add	r2, pc, #4	; (adr r2, 8001438 <arming_main+0x94>)
 8001432:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001436:	bf00      	nop
 8001438:	0800144d 	.word	0x0800144d
 800143c:	08001471 	.word	0x08001471
 8001440:	0800149f 	.word	0x0800149f
 8001444:	080014cd 	.word	0x080014cd
 8001448:	080014fb 	.word	0x080014fb
					next_change = time_us + PERIODE_1;
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	f503 3343 	add.w	r3, r3, #199680	; 0x30c00
 8001452:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8001456:	4a3b      	ldr	r2, [pc, #236]	; (8001544 <arming_main+0x1a0>)
 8001458:	6013      	str	r3, [r2, #0]
					sys->regulation.position.consigne = MOTORS_HIGH_POWER;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	2264      	movs	r2, #100	; 0x64
 800145e:	f8a3 25a8 	strh.w	r2, [r3, #1448]	; 0x5a8
					state_vroum_vroum++;
 8001462:	4b37      	ldr	r3, [pc, #220]	; (8001540 <arming_main+0x19c>)
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	3301      	adds	r3, #1
 8001468:	b2da      	uxtb	r2, r3
 800146a:	4b35      	ldr	r3, [pc, #212]	; (8001540 <arming_main+0x19c>)
 800146c:	701a      	strb	r2, [r3, #0]
					break;
 800146e:	e05c      	b.n	800152a <arming_main+0x186>
					if(time_us > next_change){
 8001470:	4b34      	ldr	r3, [pc, #208]	; (8001544 <arming_main+0x1a0>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	683a      	ldr	r2, [r7, #0]
 8001476:	429a      	cmp	r2, r3
 8001478:	d950      	bls.n	800151c <arming_main+0x178>
						next_change = time_us + PERIODE_2;
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	f503 2392 	add.w	r3, r3, #299008	; 0x49000
 8001480:	f503 7378 	add.w	r3, r3, #992	; 0x3e0
 8001484:	4a2f      	ldr	r2, [pc, #188]	; (8001544 <arming_main+0x1a0>)
 8001486:	6013      	str	r3, [r2, #0]
						sys->regulation.position.consigne = MOTORS_LOW_POWER;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2228      	movs	r2, #40	; 0x28
 800148c:	f8a3 25a8 	strh.w	r2, [r3, #1448]	; 0x5a8
						state_vroum_vroum++;
 8001490:	4b2b      	ldr	r3, [pc, #172]	; (8001540 <arming_main+0x19c>)
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	3301      	adds	r3, #1
 8001496:	b2da      	uxtb	r2, r3
 8001498:	4b29      	ldr	r3, [pc, #164]	; (8001540 <arming_main+0x19c>)
 800149a:	701a      	strb	r2, [r3, #0]
					break;
 800149c:	e03e      	b.n	800151c <arming_main+0x178>
					if(time_us > next_change){
 800149e:	4b29      	ldr	r3, [pc, #164]	; (8001544 <arming_main+0x1a0>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	683a      	ldr	r2, [r7, #0]
 80014a4:	429a      	cmp	r2, r3
 80014a6:	d93b      	bls.n	8001520 <arming_main+0x17c>
						next_change = time_us + PERIODE_3;
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	f503 3343 	add.w	r3, r3, #199680	; 0x30c00
 80014ae:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80014b2:	4a24      	ldr	r2, [pc, #144]	; (8001544 <arming_main+0x1a0>)
 80014b4:	6013      	str	r3, [r2, #0]
						sys->regulation.position.consigne = MOTORS_HIGH_POWER;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	2264      	movs	r2, #100	; 0x64
 80014ba:	f8a3 25a8 	strh.w	r2, [r3, #1448]	; 0x5a8
						state_vroum_vroum++;
 80014be:	4b20      	ldr	r3, [pc, #128]	; (8001540 <arming_main+0x19c>)
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	3301      	adds	r3, #1
 80014c4:	b2da      	uxtb	r2, r3
 80014c6:	4b1e      	ldr	r3, [pc, #120]	; (8001540 <arming_main+0x19c>)
 80014c8:	701a      	strb	r2, [r3, #0]
					break;
 80014ca:	e029      	b.n	8001520 <arming_main+0x17c>
					if(time_us > next_change){
 80014cc:	4b1d      	ldr	r3, [pc, #116]	; (8001544 <arming_main+0x1a0>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	683a      	ldr	r2, [r7, #0]
 80014d2:	429a      	cmp	r2, r3
 80014d4:	d926      	bls.n	8001524 <arming_main+0x180>
						next_change = time_us + PERIODE_4;
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	f503 23f4 	add.w	r3, r3, #499712	; 0x7a000
 80014dc:	f503 7390 	add.w	r3, r3, #288	; 0x120
 80014e0:	4a18      	ldr	r2, [pc, #96]	; (8001544 <arming_main+0x1a0>)
 80014e2:	6013      	str	r3, [r2, #0]
						sys->regulation.position.consigne = MOTORS_LOW_POWER;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2228      	movs	r2, #40	; 0x28
 80014e8:	f8a3 25a8 	strh.w	r2, [r3, #1448]	; 0x5a8
						state_vroum_vroum++;
 80014ec:	4b14      	ldr	r3, [pc, #80]	; (8001540 <arming_main+0x19c>)
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	3301      	adds	r3, #1
 80014f2:	b2da      	uxtb	r2, r3
 80014f4:	4b12      	ldr	r3, [pc, #72]	; (8001540 <arming_main+0x19c>)
 80014f6:	701a      	strb	r2, [r3, #0]
					break;
 80014f8:	e014      	b.n	8001524 <arming_main+0x180>
					if(time_us > next_change){
 80014fa:	4b12      	ldr	r3, [pc, #72]	; (8001544 <arming_main+0x1a0>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	683a      	ldr	r2, [r7, #0]
 8001500:	429a      	cmp	r2, r3
 8001502:	d911      	bls.n	8001528 <arming_main+0x184>
						EVENT_Set_flag(FLAG_ARMED);
 8001504:	2019      	movs	r0, #25
 8001506:	f000 fdb9 	bl	800207c <EVENT_Set_flag>
						state_vroum_vroum++;
 800150a:	4b0d      	ldr	r3, [pc, #52]	; (8001540 <arming_main+0x19c>)
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	3301      	adds	r3, #1
 8001510:	b2da      	uxtb	r2, r3
 8001512:	4b0b      	ldr	r3, [pc, #44]	; (8001540 <arming_main+0x19c>)
 8001514:	701a      	strb	r2, [r3, #0]
					break;
 8001516:	e007      	b.n	8001528 <arming_main+0x184>
					break;
 8001518:	bf00      	nop
 800151a:	e00a      	b.n	8001532 <arming_main+0x18e>
					break;
 800151c:	bf00      	nop
 800151e:	e008      	b.n	8001532 <arming_main+0x18e>
					break;
 8001520:	bf00      	nop
 8001522:	e006      	b.n	8001532 <arming_main+0x18e>
					break;
 8001524:	bf00      	nop
 8001526:	e004      	b.n	8001532 <arming_main+0x18e>
					break;
 8001528:	bf00      	nop
			break;
 800152a:	e002      	b.n	8001532 <arming_main+0x18e>
			break;
 800152c:	bf00      	nop
 800152e:	e000      	b.n	8001532 <arming_main+0x18e>
			break;
 8001530:	bf00      	nop
}
 8001532:	bf00      	nop
 8001534:	3708      	adds	r7, #8
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	2000144c 	.word	0x2000144c
 8001540:	2000144d 	.word	0x2000144d
 8001544:	20001450 	.word	0x20001450

08001548 <FLIGHT_MODE_Init>:
		[FLIGHT_MODE_GYRO_ACC_CALIBRATION] = 	DEF_FLIGHT_MODE(FLIGHT_MODE_GYRO_ACC_CALIBRATION, 		gyro_acc_calibration_entrance, 	gyro_acc_calibration_main),

};

//	-------------------------	Public functions	-------------------------
void FLIGHT_MODE_Init(system_t * sys_){
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
	sys = sys_;
 8001550:	4a04      	ldr	r2, [pc, #16]	; (8001564 <FLIGHT_MODE_Init+0x1c>)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6013      	str	r3, [r2, #0]
}
 8001556:	bf00      	nop
 8001558:	370c      	adds	r7, #12
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	20001454 	.word	0x20001454

08001568 <FLIGHT_MODE_Set_Flight_Mode>:

//Dont call it from an it plz for now ..
void FLIGHT_MODE_Set_Flight_Mode(flight_modes_names_e new){
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	4603      	mov	r3, r0
 8001570:	71fb      	strb	r3, [r7, #7]
	next_flight_mode = new ;
 8001572:	4a04      	ldr	r2, [pc, #16]	; (8001584 <FLIGHT_MODE_Set_Flight_Mode+0x1c>)
 8001574:	79fb      	ldrb	r3, [r7, #7]
 8001576:	7013      	strb	r3, [r2, #0]
}
 8001578:	bf00      	nop
 800157a:	370c      	adds	r7, #12
 800157c:	46bd      	mov	sp, r7
 800157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001582:	4770      	bx	lr
 8001584:	20001459 	.word	0x20001459

08001588 <FLIGHT_MODE_Main>:

void FLIGHT_MODE_Main(uint32_t time_us){
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
	//Check if we have to change the current flight mode
	if(next_flight_mode != current_flight_mode){
 8001590:	4b25      	ldr	r3, [pc, #148]	; (8001628 <FLIGHT_MODE_Main+0xa0>)
 8001592:	781a      	ldrb	r2, [r3, #0]
 8001594:	4b25      	ldr	r3, [pc, #148]	; (800162c <FLIGHT_MODE_Main+0xa4>)
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	429a      	cmp	r2, r3
 800159a:	d02b      	beq.n	80015f4 <FLIGHT_MODE_Main+0x6c>

		//Call the leave function associated to the current(previous) flight mode if it exists
		if(flights_modes[current_flight_mode].function_leave != NULL)
 800159c:	4b23      	ldr	r3, [pc, #140]	; (800162c <FLIGHT_MODE_Main+0xa4>)
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	4a23      	ldr	r2, [pc, #140]	; (8001630 <FLIGHT_MODE_Main+0xa8>)
 80015a2:	011b      	lsls	r3, r3, #4
 80015a4:	4413      	add	r3, r2
 80015a6:	330c      	adds	r3, #12
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d00a      	beq.n	80015c4 <FLIGHT_MODE_Main+0x3c>
			flights_modes[current_flight_mode].function_leave(sys);
 80015ae:	4b1f      	ldr	r3, [pc, #124]	; (800162c <FLIGHT_MODE_Main+0xa4>)
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	4a1f      	ldr	r2, [pc, #124]	; (8001630 <FLIGHT_MODE_Main+0xa8>)
 80015b4:	011b      	lsls	r3, r3, #4
 80015b6:	4413      	add	r3, r2
 80015b8:	330c      	adds	r3, #12
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a1d      	ldr	r2, [pc, #116]	; (8001634 <FLIGHT_MODE_Main+0xac>)
 80015be:	6812      	ldr	r2, [r2, #0]
 80015c0:	4610      	mov	r0, r2
 80015c2:	4798      	blx	r3

		//Call the entrance function associated to the next flight mode if it exists
		if(flights_modes[next_flight_mode].function_entrance != NULL)
 80015c4:	4b18      	ldr	r3, [pc, #96]	; (8001628 <FLIGHT_MODE_Main+0xa0>)
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	4a19      	ldr	r2, [pc, #100]	; (8001630 <FLIGHT_MODE_Main+0xa8>)
 80015ca:	011b      	lsls	r3, r3, #4
 80015cc:	4413      	add	r3, r2
 80015ce:	3304      	adds	r3, #4
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d00a      	beq.n	80015ec <FLIGHT_MODE_Main+0x64>
			flights_modes[next_flight_mode].function_entrance(sys);
 80015d6:	4b14      	ldr	r3, [pc, #80]	; (8001628 <FLIGHT_MODE_Main+0xa0>)
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	4a15      	ldr	r2, [pc, #84]	; (8001630 <FLIGHT_MODE_Main+0xa8>)
 80015dc:	011b      	lsls	r3, r3, #4
 80015de:	4413      	add	r3, r2
 80015e0:	3304      	adds	r3, #4
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a13      	ldr	r2, [pc, #76]	; (8001634 <FLIGHT_MODE_Main+0xac>)
 80015e6:	6812      	ldr	r2, [r2, #0]
 80015e8:	4610      	mov	r0, r2
 80015ea:	4798      	blx	r3

		//Change the current flight mode
		current_flight_mode = next_flight_mode ;
 80015ec:	4b0e      	ldr	r3, [pc, #56]	; (8001628 <FLIGHT_MODE_Main+0xa0>)
 80015ee:	781a      	ldrb	r2, [r3, #0]
 80015f0:	4b0e      	ldr	r3, [pc, #56]	; (800162c <FLIGHT_MODE_Main+0xa4>)
 80015f2:	701a      	strb	r2, [r3, #0]
	}
	//Call the function associated to the current flight mode
	if(flights_modes[next_flight_mode].function_main != NULL)
 80015f4:	4b0c      	ldr	r3, [pc, #48]	; (8001628 <FLIGHT_MODE_Main+0xa0>)
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	4a0d      	ldr	r2, [pc, #52]	; (8001630 <FLIGHT_MODE_Main+0xa8>)
 80015fa:	011b      	lsls	r3, r3, #4
 80015fc:	4413      	add	r3, r2
 80015fe:	3308      	adds	r3, #8
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d00b      	beq.n	800161e <FLIGHT_MODE_Main+0x96>
		flights_modes[current_flight_mode].function_main(sys, time_us);
 8001606:	4b09      	ldr	r3, [pc, #36]	; (800162c <FLIGHT_MODE_Main+0xa4>)
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	4a09      	ldr	r2, [pc, #36]	; (8001630 <FLIGHT_MODE_Main+0xa8>)
 800160c:	011b      	lsls	r3, r3, #4
 800160e:	4413      	add	r3, r2
 8001610:	3308      	adds	r3, #8
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a07      	ldr	r2, [pc, #28]	; (8001634 <FLIGHT_MODE_Main+0xac>)
 8001616:	6812      	ldr	r2, [r2, #0]
 8001618:	6879      	ldr	r1, [r7, #4]
 800161a:	4610      	mov	r0, r2
 800161c:	4798      	blx	r3

}
 800161e:	bf00      	nop
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	20001459 	.word	0x20001459
 800162c:	20001458 	.word	0x20001458
 8001630:	20000004 	.word	0x20000004
 8001634:	20001454 	.word	0x20001454

08001638 <gyro_acc_calibration_entrance>:

#include "Flight_mode.h"
#include "../OS/events/events.h"
#include "../OS/events/flags.h"

void gyro_acc_calibration_entrance(system_t * sys){
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
	IHM_Set_Sequences(LED_SENSORS, SEQUENCE_LED_OFF, SEQUENCE_LED_OFF, SEQUENCE_LED_3);
 8001640:	f640 23aa 	movw	r3, #2730	; 0xaaa
 8001644:	2200      	movs	r2, #0
 8001646:	2100      	movs	r1, #0
 8001648:	2001      	movs	r0, #1
 800164a:	f000 f935 	bl	80018b8 <IHM_Set_Sequences>
}
 800164e:	bf00      	nop
 8001650:	3708      	adds	r7, #8
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}

08001656 <gyro_acc_calibration_main>:
void gyro_acc_calibration_main(system_t * sys, uint32_t time_us){
 8001656:	b580      	push	{r7, lr}
 8001658:	b082      	sub	sp, #8
 800165a:	af00      	add	r7, sp, #0
 800165c:	6078      	str	r0, [r7, #4]
 800165e:	6039      	str	r1, [r7, #0]

	if(GYRO_calibrate(&sys->sensors.gyro, 1500)){	//The high lvl runs at 500 HZ so 1500 by 500 => 3 secs of calibration
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	3330      	adds	r3, #48	; 0x30
 8001664:	f240 51dc 	movw	r1, #1500	; 0x5dc
 8001668:	4618      	mov	r0, r3
 800166a:	f002 f937 	bl	80038dc <GYRO_calibrate>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d009      	beq.n	8001688 <gyro_acc_calibration_main+0x32>
		EVENT_Set_flag(FLAG_GYRO_CALI_DONE);
 8001674:	201c      	movs	r0, #28
 8001676:	f000 fd01 	bl	800207c <EVENT_Set_flag>
		IHM_Set_Sequences(LED_SENSORS, SEQUENCE_LED_OFF, SEQUENCE_LED_1, SEQUENCE_LED_OFF);
 800167a:	2300      	movs	r3, #0
 800167c:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8001680:	2100      	movs	r1, #0
 8001682:	2001      	movs	r0, #1
 8001684:	f000 f918 	bl	80018b8 <IHM_Set_Sequences>
	}

}
 8001688:	bf00      	nop
 800168a:	3708      	adds	r7, #8
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}

08001690 <manual_accro_entrance>:
 */


#include "Flight_mode.h"

void manual_accro_entrance(system_t * sys){
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
	REGULATION_ORIENTATION_Set_Regulation_Mode(REGULATION_ORIENTATION_MODE_ACCRO);
 8001698:	2001      	movs	r0, #1
 800169a:	f001 ff31 	bl	8003500 <REGULATION_ORIENTATION_Set_Regulation_Mode>
	REGULATION_POSITION_Set_Regulation_Mode(REGULATION_POSITION_MODE_ON);
 800169e:	2001      	movs	r0, #1
 80016a0:	f001 ffec 	bl	800367c <REGULATION_POSITION_Set_Regulation_Mode>
	IHM_Set_Sequences(LED_HIGH_LVL, SEQUENCE_LED_OFF, SEQUENCE_LED_OFF, SEQUENCE_LED_1);
 80016a4:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80016a8:	2200      	movs	r2, #0
 80016aa:	2100      	movs	r1, #0
 80016ac:	2000      	movs	r0, #0
 80016ae:	f000 f903 	bl	80018b8 <IHM_Set_Sequences>
}
 80016b2:	bf00      	nop
 80016b4:	3708      	adds	r7, #8
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
	...

080016bc <manual_accro_main>:

void manual_accro_main(system_t * sys, uint32_t time_us){
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
 80016c4:	6039      	str	r1, [r7, #0]
	sys->regulation.orientation.consigne_angular_speed[ORIENTATION_ROLL] = -((float)sys->radio.controller.channels[0]-1500)*0.5f;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	f8d3 3274 	ldr.w	r3, [r3, #628]	; 0x274
 80016cc:	881b      	ldrh	r3, [r3, #0]
 80016ce:	ee07 3a90 	vmov	s15, r3
 80016d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016d6:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8001778 <manual_accro_main+0xbc>
 80016da:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80016de:	eef1 7a67 	vneg.f32	s15, s15
 80016e2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80016e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	f203 539c 	addw	r3, r3, #1436	; 0x59c
 80016f0:	edc3 7a00 	vstr	s15, [r3]
	sys->regulation.orientation.consigne_angular_speed[ORIENTATION_PITCH] = -((float)sys->radio.controller.channels[1]-1500)*0.5f;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	f8d3 3274 	ldr.w	r3, [r3, #628]	; 0x274
 80016fa:	3302      	adds	r3, #2
 80016fc:	881b      	ldrh	r3, [r3, #0]
 80016fe:	ee07 3a90 	vmov	s15, r3
 8001702:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001706:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8001778 <manual_accro_main+0xbc>
 800170a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800170e:	eef1 7a67 	vneg.f32	s15, s15
 8001712:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001716:	ee67 7a87 	vmul.f32	s15, s15, s14
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	f503 63b3 	add.w	r3, r3, #1432	; 0x598
 8001720:	edc3 7a00 	vstr	s15, [r3]
	sys->regulation.orientation.consigne_angular_speed[ORIENTATION_YAW] = -((float)sys->radio.controller.channels[3]-1500)*0.5f;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	f8d3 3274 	ldr.w	r3, [r3, #628]	; 0x274
 800172a:	3306      	adds	r3, #6
 800172c:	881b      	ldrh	r3, [r3, #0]
 800172e:	ee07 3a90 	vmov	s15, r3
 8001732:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001736:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001778 <manual_accro_main+0xbc>
 800173a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800173e:	eef1 7a67 	vneg.f32	s15, s15
 8001742:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001746:	ee67 7a87 	vmul.f32	s15, s15, s14
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	f503 63b4 	add.w	r3, r3, #1440	; 0x5a0
 8001750:	edc3 7a00 	vstr	s15, [r3]
	sys->regulation.position.consigne = sys->radio.controller.channels[2]-1000;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	f8d3 3274 	ldr.w	r3, [r3, #628]	; 0x274
 800175a:	3304      	adds	r3, #4
 800175c:	881b      	ldrh	r3, [r3, #0]
 800175e:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8001762:	b29b      	uxth	r3, r3
 8001764:	b21a      	sxth	r2, r3
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	f8a3 25a8 	strh.w	r2, [r3, #1448]	; 0x5a8
}
 800176c:	bf00      	nop
 800176e:	370c      	adds	r7, #12
 8001770:	46bd      	mov	sp, r7
 8001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001776:	4770      	bx	lr
 8001778:	44bb8000 	.word	0x44bb8000

0800177c <on_the_ground_entrance>:
 *  Created on: 19 dc. 2020
 *      Author: theom
 */
#include "Flight_mode.h"

void on_the_ground_entrance(system_t * sys){
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
	REGULATION_ORIENTATION_Set_Regulation_Mode(REGULATION_ORIENTATION_MODE_OFF);
 8001784:	2000      	movs	r0, #0
 8001786:	f001 febb 	bl	8003500 <REGULATION_ORIENTATION_Set_Regulation_Mode>
	REGULATION_POSITION_Set_Regulation_Mode(REGULATION_POSITION_MODE_OFF);
 800178a:	2000      	movs	r0, #0
 800178c:	f001 ff76 	bl	800367c <REGULATION_POSITION_Set_Regulation_Mode>
	IHM_Set_Sequences(LED_HIGH_LVL, SEQUENCE_LED_OFF, SEQUENCE_LED_1, SEQUENCE_LED_OFF);
 8001790:	2300      	movs	r3, #0
 8001792:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8001796:	2100      	movs	r1, #0
 8001798:	2000      	movs	r0, #0
 800179a:	f000 f88d 	bl	80018b8 <IHM_Set_Sequences>
}
 800179e:	bf00      	nop
 80017a0:	3708      	adds	r7, #8
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}

080017a6 <on_the_ground_main>:
void on_the_ground_main(system_t * sys, uint32_t time_us){
 80017a6:	b480      	push	{r7}
 80017a8:	b083      	sub	sp, #12
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	6078      	str	r0, [r7, #4]
 80017ae:	6039      	str	r1, [r7, #0]
}
 80017b0:	bf00      	nop
 80017b2:	370c      	adds	r7, #12
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr

080017bc <IHM_Init>:





void IHM_Init(Ihm_t * ihm_){
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
	ihm = ihm_;
 80017c4:	4a04      	ldr	r2, [pc, #16]	; (80017d8 <IHM_Init+0x1c>)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6013      	str	r3, [r2, #0]
}
 80017ca:	bf00      	nop
 80017cc:	370c      	adds	r7, #12
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop
 80017d8:	2000145c 	.word	0x2000145c

080017dc <IHM_Led_Init>:

void IHM_Led_Init(led_name_e name, uint32_t periode, uint16_t pin, led_output_logic_e output_logic){
 80017dc:	b580      	push	{r7, lr}
 80017de:	b084      	sub	sp, #16
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6039      	str	r1, [r7, #0]
 80017e4:	4611      	mov	r1, r2
 80017e6:	461a      	mov	r2, r3
 80017e8:	4603      	mov	r3, r0
 80017ea:	71fb      	strb	r3, [r7, #7]
 80017ec:	460b      	mov	r3, r1
 80017ee:	80bb      	strh	r3, [r7, #4]
 80017f0:	4613      	mov	r3, r2
 80017f2:	71bb      	strb	r3, [r7, #6]
	ihm->leds[name].periode = periode ;
 80017f4:	4b19      	ldr	r3, [pc, #100]	; (800185c <IHM_Led_Init+0x80>)
 80017f6:	6819      	ldr	r1, [r3, #0]
 80017f8:	79fa      	ldrb	r2, [r7, #7]
 80017fa:	4613      	mov	r3, r2
 80017fc:	005b      	lsls	r3, r3, #1
 80017fe:	4413      	add	r3, r2
 8001800:	00db      	lsls	r3, r3, #3
 8001802:	440b      	add	r3, r1
 8001804:	330c      	adds	r3, #12
 8001806:	683a      	ldr	r2, [r7, #0]
 8001808:	601a      	str	r2, [r3, #0]
	ihm->leds[name].pin = pin ;
 800180a:	4b14      	ldr	r3, [pc, #80]	; (800185c <IHM_Led_Init+0x80>)
 800180c:	6819      	ldr	r1, [r3, #0]
 800180e:	79fa      	ldrb	r2, [r7, #7]
 8001810:	4613      	mov	r3, r2
 8001812:	005b      	lsls	r3, r3, #1
 8001814:	4413      	add	r3, r2
 8001816:	00db      	lsls	r3, r3, #3
 8001818:	440b      	add	r3, r1
 800181a:	3310      	adds	r3, #16
 800181c:	88ba      	ldrh	r2, [r7, #4]
 800181e:	801a      	strh	r2, [r3, #0]
	ihm->leds[name].output_logic = output_logic ;
 8001820:	4b0e      	ldr	r3, [pc, #56]	; (800185c <IHM_Led_Init+0x80>)
 8001822:	6819      	ldr	r1, [r3, #0]
 8001824:	79fa      	ldrb	r2, [r7, #7]
 8001826:	4613      	mov	r3, r2
 8001828:	005b      	lsls	r3, r3, #1
 800182a:	4413      	add	r3, r2
 800182c:	00db      	lsls	r3, r3, #3
 800182e:	440b      	add	r3, r1
 8001830:	3314      	adds	r3, #20
 8001832:	79ba      	ldrb	r2, [r7, #6]
 8001834:	701a      	strb	r2, [r3, #0]

	//Set the outputs low
	for(uint8_t c = 0 ; c < LED_COLOR_COUNT; c++)
 8001836:	2300      	movs	r3, #0
 8001838:	73fb      	strb	r3, [r7, #15]
 800183a:	e008      	b.n	800184e <IHM_Led_Init+0x72>
		IHM_Set_Sequence(name, c, SEQUENCE_LED_OFF);
 800183c:	7bf9      	ldrb	r1, [r7, #15]
 800183e:	79fb      	ldrb	r3, [r7, #7]
 8001840:	2200      	movs	r2, #0
 8001842:	4618      	mov	r0, r3
 8001844:	f000 f80c 	bl	8001860 <IHM_Set_Sequence>
	for(uint8_t c = 0 ; c < LED_COLOR_COUNT; c++)
 8001848:	7bfb      	ldrb	r3, [r7, #15]
 800184a:	3301      	adds	r3, #1
 800184c:	73fb      	strb	r3, [r7, #15]
 800184e:	7bfb      	ldrb	r3, [r7, #15]
 8001850:	2b02      	cmp	r3, #2
 8001852:	d9f3      	bls.n	800183c <IHM_Led_Init+0x60>
}
 8001854:	bf00      	nop
 8001856:	3710      	adds	r7, #16
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	2000145c 	.word	0x2000145c

08001860 <IHM_Set_Sequence>:

void IHM_Set_Sequence(led_name_e name, led_color_e color, uint16_t sequence){
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
 8001866:	4603      	mov	r3, r0
 8001868:	71fb      	strb	r3, [r7, #7]
 800186a:	460b      	mov	r3, r1
 800186c:	71bb      	strb	r3, [r7, #6]
 800186e:	4613      	mov	r3, r2
 8001870:	80bb      	strh	r3, [r7, #4]
	if(ihm->leds[name].output_logic == LED_OUTPUT_NEGATIVE)
 8001872:	4b10      	ldr	r3, [pc, #64]	; (80018b4 <IHM_Set_Sequence+0x54>)
 8001874:	6819      	ldr	r1, [r3, #0]
 8001876:	79fa      	ldrb	r2, [r7, #7]
 8001878:	4613      	mov	r3, r2
 800187a:	005b      	lsls	r3, r3, #1
 800187c:	4413      	add	r3, r2
 800187e:	00db      	lsls	r3, r3, #3
 8001880:	440b      	add	r3, r1
 8001882:	3314      	adds	r3, #20
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	2b01      	cmp	r3, #1
 8001888:	d102      	bne.n	8001890 <IHM_Set_Sequence+0x30>
		sequence = ~sequence ;
 800188a:	88bb      	ldrh	r3, [r7, #4]
 800188c:	43db      	mvns	r3, r3
 800188e:	80bb      	strh	r3, [r7, #4]
	ihm->leds[name].seqs[color] = sequence ;
 8001890:	4b08      	ldr	r3, [pc, #32]	; (80018b4 <IHM_Set_Sequence+0x54>)
 8001892:	6819      	ldr	r1, [r3, #0]
 8001894:	79fa      	ldrb	r2, [r7, #7]
 8001896:	79b8      	ldrb	r0, [r7, #6]
 8001898:	4613      	mov	r3, r2
 800189a:	005b      	lsls	r3, r3, #1
 800189c:	4413      	add	r3, r2
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	4403      	add	r3, r0
 80018a2:	88ba      	ldrh	r2, [r7, #4]
 80018a4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 80018a8:	bf00      	nop
 80018aa:	370c      	adds	r7, #12
 80018ac:	46bd      	mov	sp, r7
 80018ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b2:	4770      	bx	lr
 80018b4:	2000145c 	.word	0x2000145c

080018b8 <IHM_Set_Sequences>:

void IHM_Set_Sequences(led_name_e name, uint16_t sequence_red, uint16_t sequence_green, uint16_t sequence_blue){
 80018b8:	b490      	push	{r4, r7}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	4604      	mov	r4, r0
 80018c0:	4608      	mov	r0, r1
 80018c2:	4611      	mov	r1, r2
 80018c4:	461a      	mov	r2, r3
 80018c6:	4623      	mov	r3, r4
 80018c8:	71fb      	strb	r3, [r7, #7]
 80018ca:	4603      	mov	r3, r0
 80018cc:	80bb      	strh	r3, [r7, #4]
 80018ce:	460b      	mov	r3, r1
 80018d0:	807b      	strh	r3, [r7, #2]
 80018d2:	4613      	mov	r3, r2
 80018d4:	803b      	strh	r3, [r7, #0]
	if(ihm->leds[name].output_logic == LED_OUTPUT_NEGATIVE){
 80018d6:	4b1d      	ldr	r3, [pc, #116]	; (800194c <IHM_Set_Sequences+0x94>)
 80018d8:	6819      	ldr	r1, [r3, #0]
 80018da:	79fa      	ldrb	r2, [r7, #7]
 80018dc:	4613      	mov	r3, r2
 80018de:	005b      	lsls	r3, r3, #1
 80018e0:	4413      	add	r3, r2
 80018e2:	00db      	lsls	r3, r3, #3
 80018e4:	440b      	add	r3, r1
 80018e6:	3314      	adds	r3, #20
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	2b01      	cmp	r3, #1
 80018ec:	d108      	bne.n	8001900 <IHM_Set_Sequences+0x48>
		sequence_red = ~sequence_red ;
 80018ee:	88bb      	ldrh	r3, [r7, #4]
 80018f0:	43db      	mvns	r3, r3
 80018f2:	80bb      	strh	r3, [r7, #4]
		sequence_green = ~sequence_green ;
 80018f4:	887b      	ldrh	r3, [r7, #2]
 80018f6:	43db      	mvns	r3, r3
 80018f8:	807b      	strh	r3, [r7, #2]
		sequence_blue = ~sequence_blue ;
 80018fa:	883b      	ldrh	r3, [r7, #0]
 80018fc:	43db      	mvns	r3, r3
 80018fe:	803b      	strh	r3, [r7, #0]
	}
	ihm->leds[name].seqs[LED_COLOR_RED] = sequence_red ;
 8001900:	4b12      	ldr	r3, [pc, #72]	; (800194c <IHM_Set_Sequences+0x94>)
 8001902:	6819      	ldr	r1, [r3, #0]
 8001904:	79fa      	ldrb	r2, [r7, #7]
 8001906:	4613      	mov	r3, r2
 8001908:	005b      	lsls	r3, r3, #1
 800190a:	4413      	add	r3, r2
 800190c:	00db      	lsls	r3, r3, #3
 800190e:	440b      	add	r3, r1
 8001910:	88ba      	ldrh	r2, [r7, #4]
 8001912:	801a      	strh	r2, [r3, #0]
	ihm->leds[name].seqs[LED_COLOR_GREEN] = sequence_green ;
 8001914:	4b0d      	ldr	r3, [pc, #52]	; (800194c <IHM_Set_Sequences+0x94>)
 8001916:	6819      	ldr	r1, [r3, #0]
 8001918:	79fa      	ldrb	r2, [r7, #7]
 800191a:	4613      	mov	r3, r2
 800191c:	005b      	lsls	r3, r3, #1
 800191e:	4413      	add	r3, r2
 8001920:	00db      	lsls	r3, r3, #3
 8001922:	440b      	add	r3, r1
 8001924:	3302      	adds	r3, #2
 8001926:	887a      	ldrh	r2, [r7, #2]
 8001928:	801a      	strh	r2, [r3, #0]
	ihm->leds[name].seqs[LED_COLOR_BLUE] = sequence_blue ;
 800192a:	4b08      	ldr	r3, [pc, #32]	; (800194c <IHM_Set_Sequences+0x94>)
 800192c:	6819      	ldr	r1, [r3, #0]
 800192e:	79fa      	ldrb	r2, [r7, #7]
 8001930:	4613      	mov	r3, r2
 8001932:	005b      	lsls	r3, r3, #1
 8001934:	4413      	add	r3, r2
 8001936:	00db      	lsls	r3, r3, #3
 8001938:	440b      	add	r3, r1
 800193a:	3304      	adds	r3, #4
 800193c:	883a      	ldrh	r2, [r7, #0]
 800193e:	801a      	strh	r2, [r3, #0]
}
 8001940:	bf00      	nop
 8001942:	3708      	adds	r7, #8
 8001944:	46bd      	mov	sp, r7
 8001946:	bc90      	pop	{r4, r7}
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop
 800194c:	2000145c 	.word	0x2000145c

08001950 <IHM_Update>:

void IHM_Update(void){
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0

	//Increment the counter each time (since we re called at 1kHz
	compteur ++ ;
 8001956:	4b8a      	ldr	r3, [pc, #552]	; (8001b80 <IHM_Update+0x230>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	3301      	adds	r3, #1
 800195c:	4a88      	ldr	r2, [pc, #544]	; (8001b80 <IHM_Update+0x230>)
 800195e:	6013      	str	r3, [r2, #0]
	//Update the current color and the current led
	current_led = compteur % LED_COUNT ;
 8001960:	4b87      	ldr	r3, [pc, #540]	; (8001b80 <IHM_Update+0x230>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	b2db      	uxtb	r3, r3
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	b2da      	uxtb	r2, r3
 800196c:	4b85      	ldr	r3, [pc, #532]	; (8001b84 <IHM_Update+0x234>)
 800196e:	701a      	strb	r2, [r3, #0]

	//Check if we have to change the current bit
	if(compteur > ihm->leds[current_led].next_time)
 8001970:	4b85      	ldr	r3, [pc, #532]	; (8001b88 <IHM_Update+0x238>)
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	4b83      	ldr	r3, [pc, #524]	; (8001b84 <IHM_Update+0x234>)
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	4619      	mov	r1, r3
 800197a:	460b      	mov	r3, r1
 800197c:	005b      	lsls	r3, r3, #1
 800197e:	440b      	add	r3, r1
 8001980:	00db      	lsls	r3, r3, #3
 8001982:	4413      	add	r3, r2
 8001984:	3308      	adds	r3, #8
 8001986:	681a      	ldr	r2, [r3, #0]
 8001988:	4b7d      	ldr	r3, [pc, #500]	; (8001b80 <IHM_Update+0x230>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	429a      	cmp	r2, r3
 800198e:	d259      	bcs.n	8001a44 <IHM_Update+0xf4>
	{
		ihm->leds[current_led].current_bit >>= 1;
 8001990:	4b7d      	ldr	r3, [pc, #500]	; (8001b88 <IHM_Update+0x238>)
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	4b7b      	ldr	r3, [pc, #492]	; (8001b84 <IHM_Update+0x234>)
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	4619      	mov	r1, r3
 800199a:	460b      	mov	r3, r1
 800199c:	005b      	lsls	r3, r3, #1
 800199e:	440b      	add	r3, r1
 80019a0:	00db      	lsls	r3, r3, #3
 80019a2:	4413      	add	r3, r2
 80019a4:	3312      	adds	r3, #18
 80019a6:	881b      	ldrh	r3, [r3, #0]
 80019a8:	4a77      	ldr	r2, [pc, #476]	; (8001b88 <IHM_Update+0x238>)
 80019aa:	6812      	ldr	r2, [r2, #0]
 80019ac:	4975      	ldr	r1, [pc, #468]	; (8001b84 <IHM_Update+0x234>)
 80019ae:	7809      	ldrb	r1, [r1, #0]
 80019b0:	085b      	lsrs	r3, r3, #1
 80019b2:	b298      	uxth	r0, r3
 80019b4:	460b      	mov	r3, r1
 80019b6:	005b      	lsls	r3, r3, #1
 80019b8:	440b      	add	r3, r1
 80019ba:	00db      	lsls	r3, r3, #3
 80019bc:	4413      	add	r3, r2
 80019be:	3312      	adds	r3, #18
 80019c0:	4602      	mov	r2, r0
 80019c2:	801a      	strh	r2, [r3, #0]
		ihm->leds[current_led].next_time += ihm->leds[current_led].periode ;
 80019c4:	4b70      	ldr	r3, [pc, #448]	; (8001b88 <IHM_Update+0x238>)
 80019c6:	681a      	ldr	r2, [r3, #0]
 80019c8:	4b6e      	ldr	r3, [pc, #440]	; (8001b84 <IHM_Update+0x234>)
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	4619      	mov	r1, r3
 80019ce:	460b      	mov	r3, r1
 80019d0:	005b      	lsls	r3, r3, #1
 80019d2:	440b      	add	r3, r1
 80019d4:	00db      	lsls	r3, r3, #3
 80019d6:	4413      	add	r3, r2
 80019d8:	3308      	adds	r3, #8
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	4b6a      	ldr	r3, [pc, #424]	; (8001b88 <IHM_Update+0x238>)
 80019de:	6819      	ldr	r1, [r3, #0]
 80019e0:	4b68      	ldr	r3, [pc, #416]	; (8001b84 <IHM_Update+0x234>)
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	4618      	mov	r0, r3
 80019e6:	4603      	mov	r3, r0
 80019e8:	005b      	lsls	r3, r3, #1
 80019ea:	4403      	add	r3, r0
 80019ec:	00db      	lsls	r3, r3, #3
 80019ee:	440b      	add	r3, r1
 80019f0:	330c      	adds	r3, #12
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4964      	ldr	r1, [pc, #400]	; (8001b88 <IHM_Update+0x238>)
 80019f6:	6809      	ldr	r1, [r1, #0]
 80019f8:	4862      	ldr	r0, [pc, #392]	; (8001b84 <IHM_Update+0x234>)
 80019fa:	7800      	ldrb	r0, [r0, #0]
 80019fc:	441a      	add	r2, r3
 80019fe:	4603      	mov	r3, r0
 8001a00:	005b      	lsls	r3, r3, #1
 8001a02:	4403      	add	r3, r0
 8001a04:	00db      	lsls	r3, r3, #3
 8001a06:	440b      	add	r3, r1
 8001a08:	3308      	adds	r3, #8
 8001a0a:	601a      	str	r2, [r3, #0]

		if(ihm->leds[current_led].current_bit == 0)
 8001a0c:	4b5e      	ldr	r3, [pc, #376]	; (8001b88 <IHM_Update+0x238>)
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	4b5c      	ldr	r3, [pc, #368]	; (8001b84 <IHM_Update+0x234>)
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	4619      	mov	r1, r3
 8001a16:	460b      	mov	r3, r1
 8001a18:	005b      	lsls	r3, r3, #1
 8001a1a:	440b      	add	r3, r1
 8001a1c:	00db      	lsls	r3, r3, #3
 8001a1e:	4413      	add	r3, r2
 8001a20:	3312      	adds	r3, #18
 8001a22:	881b      	ldrh	r3, [r3, #0]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d10d      	bne.n	8001a44 <IHM_Update+0xf4>
			ihm->leds[current_led].current_bit = 1 << (SEQUENCE_LEN-1);
 8001a28:	4b57      	ldr	r3, [pc, #348]	; (8001b88 <IHM_Update+0x238>)
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	4b55      	ldr	r3, [pc, #340]	; (8001b84 <IHM_Update+0x234>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	4619      	mov	r1, r3
 8001a32:	460b      	mov	r3, r1
 8001a34:	005b      	lsls	r3, r3, #1
 8001a36:	440b      	add	r3, r1
 8001a38:	00db      	lsls	r3, r3, #3
 8001a3a:	4413      	add	r3, r2
 8001a3c:	3312      	adds	r3, #18
 8001a3e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001a42:	801a      	strh	r2, [r3, #0]
	}

	uint16_t pins_high = 0 ;
 8001a44:	2300      	movs	r3, #0
 8001a46:	80fb      	strh	r3, [r7, #6]
	uint16_t pins_low = 0 ;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	80bb      	strh	r3, [r7, #4]
	uint16_t current_bit =  ihm->leds[current_led].current_bit ;
 8001a4c:	4b4e      	ldr	r3, [pc, #312]	; (8001b88 <IHM_Update+0x238>)
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	4b4c      	ldr	r3, [pc, #304]	; (8001b84 <IHM_Update+0x234>)
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	4619      	mov	r1, r3
 8001a56:	460b      	mov	r3, r1
 8001a58:	005b      	lsls	r3, r3, #1
 8001a5a:	440b      	add	r3, r1
 8001a5c:	00db      	lsls	r3, r3, #3
 8001a5e:	4413      	add	r3, r2
 8001a60:	3312      	adds	r3, #18
 8001a62:	881b      	ldrh	r3, [r3, #0]
 8001a64:	803b      	strh	r3, [r7, #0]

	//For each color, check if we have to set outputs high or low
	if(ihm->leds[current_led].seqs[LED_COLOR_RED] & current_bit)		//Red pin high ?
 8001a66:	4b48      	ldr	r3, [pc, #288]	; (8001b88 <IHM_Update+0x238>)
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	4b46      	ldr	r3, [pc, #280]	; (8001b84 <IHM_Update+0x234>)
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	4619      	mov	r1, r3
 8001a70:	460b      	mov	r3, r1
 8001a72:	005b      	lsls	r3, r3, #1
 8001a74:	440b      	add	r3, r1
 8001a76:	00db      	lsls	r3, r3, #3
 8001a78:	4413      	add	r3, r2
 8001a7a:	881a      	ldrh	r2, [r3, #0]
 8001a7c:	883b      	ldrh	r3, [r7, #0]
 8001a7e:	4013      	ands	r3, r2
 8001a80:	b29b      	uxth	r3, r3
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d005      	beq.n	8001a92 <IHM_Update+0x142>
		pins_high += pin_color[LED_COLOR_RED];
 8001a86:	4b41      	ldr	r3, [pc, #260]	; (8001b8c <IHM_Update+0x23c>)
 8001a88:	881a      	ldrh	r2, [r3, #0]
 8001a8a:	88fb      	ldrh	r3, [r7, #6]
 8001a8c:	4413      	add	r3, r2
 8001a8e:	80fb      	strh	r3, [r7, #6]
 8001a90:	e004      	b.n	8001a9c <IHM_Update+0x14c>
	else
		pins_low += pin_color[LED_COLOR_RED];
 8001a92:	4b3e      	ldr	r3, [pc, #248]	; (8001b8c <IHM_Update+0x23c>)
 8001a94:	881a      	ldrh	r2, [r3, #0]
 8001a96:	88bb      	ldrh	r3, [r7, #4]
 8001a98:	4413      	add	r3, r2
 8001a9a:	80bb      	strh	r3, [r7, #4]

	if(ihm->leds[current_led].seqs[LED_COLOR_GREEN] & current_bit)		//Green pin High ?
 8001a9c:	4b3a      	ldr	r3, [pc, #232]	; (8001b88 <IHM_Update+0x238>)
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	4b38      	ldr	r3, [pc, #224]	; (8001b84 <IHM_Update+0x234>)
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	460b      	mov	r3, r1
 8001aa8:	005b      	lsls	r3, r3, #1
 8001aaa:	440b      	add	r3, r1
 8001aac:	00db      	lsls	r3, r3, #3
 8001aae:	4413      	add	r3, r2
 8001ab0:	3302      	adds	r3, #2
 8001ab2:	881a      	ldrh	r2, [r3, #0]
 8001ab4:	883b      	ldrh	r3, [r7, #0]
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	b29b      	uxth	r3, r3
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d005      	beq.n	8001aca <IHM_Update+0x17a>
		pins_high += pin_color[LED_COLOR_GREEN];
 8001abe:	4b33      	ldr	r3, [pc, #204]	; (8001b8c <IHM_Update+0x23c>)
 8001ac0:	885a      	ldrh	r2, [r3, #2]
 8001ac2:	88fb      	ldrh	r3, [r7, #6]
 8001ac4:	4413      	add	r3, r2
 8001ac6:	80fb      	strh	r3, [r7, #6]
 8001ac8:	e004      	b.n	8001ad4 <IHM_Update+0x184>
	else
		pins_low += pin_color[LED_COLOR_GREEN];
 8001aca:	4b30      	ldr	r3, [pc, #192]	; (8001b8c <IHM_Update+0x23c>)
 8001acc:	885a      	ldrh	r2, [r3, #2]
 8001ace:	88bb      	ldrh	r3, [r7, #4]
 8001ad0:	4413      	add	r3, r2
 8001ad2:	80bb      	strh	r3, [r7, #4]

	if(ihm->leds[current_led].seqs[LED_COLOR_BLUE] & current_bit)		//Blue pin high ?
 8001ad4:	4b2c      	ldr	r3, [pc, #176]	; (8001b88 <IHM_Update+0x238>)
 8001ad6:	681a      	ldr	r2, [r3, #0]
 8001ad8:	4b2a      	ldr	r3, [pc, #168]	; (8001b84 <IHM_Update+0x234>)
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	4619      	mov	r1, r3
 8001ade:	460b      	mov	r3, r1
 8001ae0:	005b      	lsls	r3, r3, #1
 8001ae2:	440b      	add	r3, r1
 8001ae4:	00db      	lsls	r3, r3, #3
 8001ae6:	4413      	add	r3, r2
 8001ae8:	3304      	adds	r3, #4
 8001aea:	881a      	ldrh	r2, [r3, #0]
 8001aec:	883b      	ldrh	r3, [r7, #0]
 8001aee:	4013      	ands	r3, r2
 8001af0:	b29b      	uxth	r3, r3
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d005      	beq.n	8001b02 <IHM_Update+0x1b2>
		pins_high |= pin_color[LED_COLOR_BLUE];
 8001af6:	4b25      	ldr	r3, [pc, #148]	; (8001b8c <IHM_Update+0x23c>)
 8001af8:	889a      	ldrh	r2, [r3, #4]
 8001afa:	88fb      	ldrh	r3, [r7, #6]
 8001afc:	4313      	orrs	r3, r2
 8001afe:	80fb      	strh	r3, [r7, #6]
 8001b00:	e004      	b.n	8001b0c <IHM_Update+0x1bc>
	else
		pins_low |= pin_color[LED_COLOR_BLUE];
 8001b02:	4b22      	ldr	r3, [pc, #136]	; (8001b8c <IHM_Update+0x23c>)
 8001b04:	889a      	ldrh	r2, [r3, #4]
 8001b06:	88bb      	ldrh	r3, [r7, #4]
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	80bb      	strh	r3, [r7, #4]

	//Then we activate the current led
	for(uint8_t l = 0; l < LED_COUNT; l++){
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	70fb      	strb	r3, [r7, #3]
 8001b10:	e022      	b.n	8001b58 <IHM_Update+0x208>
		if(l == current_led)
 8001b12:	4b1c      	ldr	r3, [pc, #112]	; (8001b84 <IHM_Update+0x234>)
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	78fa      	ldrb	r2, [r7, #3]
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d10d      	bne.n	8001b38 <IHM_Update+0x1e8>
			pins_high |= ihm->leds[l].pin ;
 8001b1c:	4b1a      	ldr	r3, [pc, #104]	; (8001b88 <IHM_Update+0x238>)
 8001b1e:	6819      	ldr	r1, [r3, #0]
 8001b20:	78fa      	ldrb	r2, [r7, #3]
 8001b22:	4613      	mov	r3, r2
 8001b24:	005b      	lsls	r3, r3, #1
 8001b26:	4413      	add	r3, r2
 8001b28:	00db      	lsls	r3, r3, #3
 8001b2a:	440b      	add	r3, r1
 8001b2c:	3310      	adds	r3, #16
 8001b2e:	881a      	ldrh	r2, [r3, #0]
 8001b30:	88fb      	ldrh	r3, [r7, #6]
 8001b32:	4313      	orrs	r3, r2
 8001b34:	80fb      	strh	r3, [r7, #6]
 8001b36:	e00c      	b.n	8001b52 <IHM_Update+0x202>
		else
			pins_low |= ihm->leds[l].pin ;
 8001b38:	4b13      	ldr	r3, [pc, #76]	; (8001b88 <IHM_Update+0x238>)
 8001b3a:	6819      	ldr	r1, [r3, #0]
 8001b3c:	78fa      	ldrb	r2, [r7, #3]
 8001b3e:	4613      	mov	r3, r2
 8001b40:	005b      	lsls	r3, r3, #1
 8001b42:	4413      	add	r3, r2
 8001b44:	00db      	lsls	r3, r3, #3
 8001b46:	440b      	add	r3, r1
 8001b48:	3310      	adds	r3, #16
 8001b4a:	881a      	ldrh	r2, [r3, #0]
 8001b4c:	88bb      	ldrh	r3, [r7, #4]
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	80bb      	strh	r3, [r7, #4]
	for(uint8_t l = 0; l < LED_COUNT; l++){
 8001b52:	78fb      	ldrb	r3, [r7, #3]
 8001b54:	3301      	adds	r3, #1
 8001b56:	70fb      	strb	r3, [r7, #3]
 8001b58:	78fb      	ldrb	r3, [r7, #3]
 8001b5a:	2b01      	cmp	r3, #1
 8001b5c:	d9d9      	bls.n	8001b12 <IHM_Update+0x1c2>
	}
	HAL_GPIO_WritePin(GPIOC, pins_high, GPIO_PIN_SET);
 8001b5e:	88fb      	ldrh	r3, [r7, #6]
 8001b60:	2201      	movs	r2, #1
 8001b62:	4619      	mov	r1, r3
 8001b64:	480a      	ldr	r0, [pc, #40]	; (8001b90 <IHM_Update+0x240>)
 8001b66:	f005 f9b3 	bl	8006ed0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, pins_low, GPIO_PIN_RESET);
 8001b6a:	88bb      	ldrh	r3, [r7, #4]
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	4619      	mov	r1, r3
 8001b70:	4807      	ldr	r0, [pc, #28]	; (8001b90 <IHM_Update+0x240>)
 8001b72:	f005 f9ad 	bl	8006ed0 <HAL_GPIO_WritePin>





}
 8001b76:	bf00      	nop
 8001b78:	3708      	adds	r7, #8
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	20001460 	.word	0x20001460
 8001b84:	20001464 	.word	0x20001464
 8001b88:	2000145c 	.word	0x2000145c
 8001b8c:	20000044 	.word	0x20000044
 8001b90:	40020800 	.word	0x40020800

08001b94 <DEBUG_init>:
#include "debug.h"
#include "retarget.h"

extern UART_HandleTypeDef huart6 ;

void DEBUG_init(void){
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
	RetargetInit(&huart6);
 8001b98:	4803      	ldr	r0, [pc, #12]	; (8001ba8 <DEBUG_init+0x14>)
 8001b9a:	f000 f809 	bl	8001bb0 <RetargetInit>
	printf("Debuger is init\n");
 8001b9e:	4803      	ldr	r0, [pc, #12]	; (8001bac <DEBUG_init+0x18>)
 8001ba0:	f009 ff1a 	bl	800b9d8 <puts>
}
 8001ba4:	bf00      	nop
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	2000219c 	.word	0x2000219c
 8001bac:	0800dc10 	.word	0x0800dc10

08001bb0 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b082      	sub	sp, #8
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 8001bb8:	4a07      	ldr	r2, [pc, #28]	; (8001bd8 <RetargetInit+0x28>)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8001bbe:	4b07      	ldr	r3, [pc, #28]	; (8001bdc <RetargetInit+0x2c>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	6898      	ldr	r0, [r3, #8]
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	2202      	movs	r2, #2
 8001bc8:	2100      	movs	r1, #0
 8001bca:	f009 ff0d 	bl	800b9e8 <setvbuf>
}
 8001bce:	bf00      	nop
 8001bd0:	3708      	adds	r7, #8
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	20001558 	.word	0x20001558
 8001bdc:	2000125c 	.word	0x2000125c

08001be0 <_isatty>:

int _isatty(int fd) {
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	db04      	blt.n	8001bf8 <_isatty+0x18>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	dc01      	bgt.n	8001bf8 <_isatty+0x18>
    return 1;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	e005      	b.n	8001c04 <_isatty+0x24>

  errno = EBADF;
 8001bf8:	f009 f9d2 	bl	800afa0 <__errno>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	2309      	movs	r3, #9
 8001c00:	6013      	str	r3, [r2, #0]
  return 0;
 8001c02:	2300      	movs	r3, #0
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	3708      	adds	r7, #8
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}

08001c0c <_write>:

int _write(int fd, char* ptr, int len) {
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b086      	sub	sp, #24
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	60f8      	str	r0, [r7, #12]
 8001c14:	60b9      	str	r1, [r7, #8]
 8001c16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	d002      	beq.n	8001c24 <_write+0x18>
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	2b02      	cmp	r3, #2
 8001c22:	d110      	bne.n	8001c46 <_write+0x3a>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, 100);
 8001c24:	4b0d      	ldr	r3, [pc, #52]	; (8001c5c <_write+0x50>)
 8001c26:	6818      	ldr	r0, [r3, #0]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	b29a      	uxth	r2, r3
 8001c2c:	2364      	movs	r3, #100	; 0x64
 8001c2e:	68b9      	ldr	r1, [r7, #8]
 8001c30:	f007 fcb5 	bl	800959e <HAL_UART_Transmit>
 8001c34:	4603      	mov	r3, r0
 8001c36:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8001c38:	7dfb      	ldrb	r3, [r7, #23]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d101      	bne.n	8001c42 <_write+0x36>
      return len;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	e008      	b.n	8001c54 <_write+0x48>
    else
      return EIO;
 8001c42:	2305      	movs	r3, #5
 8001c44:	e006      	b.n	8001c54 <_write+0x48>
  }
  errno = EBADF;
 8001c46:	f009 f9ab 	bl	800afa0 <__errno>
 8001c4a:	4602      	mov	r2, r0
 8001c4c:	2309      	movs	r3, #9
 8001c4e:	6013      	str	r3, [r2, #0]
  return -1;
 8001c50:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	3718      	adds	r7, #24
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	20001558 	.word	0x20001558

08001c60 <_close>:

int _close(int fd) {
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	db04      	blt.n	8001c78 <_close+0x18>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2b02      	cmp	r3, #2
 8001c72:	dc01      	bgt.n	8001c78 <_close+0x18>
    return 0;
 8001c74:	2300      	movs	r3, #0
 8001c76:	e006      	b.n	8001c86 <_close+0x26>

  errno = EBADF;
 8001c78:	f009 f992 	bl	800afa0 <__errno>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	2309      	movs	r3, #9
 8001c80:	6013      	str	r3, [r2, #0]
  return -1;
 8001c82:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	3708      	adds	r7, #8
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}

08001c8e <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8001c8e:	b580      	push	{r7, lr}
 8001c90:	b084      	sub	sp, #16
 8001c92:	af00      	add	r7, sp, #0
 8001c94:	60f8      	str	r0, [r7, #12]
 8001c96:	60b9      	str	r1, [r7, #8]
 8001c98:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8001c9a:	f009 f981 	bl	800afa0 <__errno>
 8001c9e:	4602      	mov	r2, r0
 8001ca0:	2309      	movs	r3, #9
 8001ca2:	6013      	str	r3, [r2, #0]
  return -1;
 8001ca4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	3710      	adds	r7, #16
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}

08001cb0 <_read>:

int _read(int fd, char* ptr, int len) {
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b086      	sub	sp, #24
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	60f8      	str	r0, [r7, #12]
 8001cb8:	60b9      	str	r1, [r7, #8]
 8001cba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d110      	bne.n	8001ce4 <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 8001cc2:	4b0e      	ldr	r3, [pc, #56]	; (8001cfc <_read+0x4c>)
 8001cc4:	6818      	ldr	r0, [r3, #0]
 8001cc6:	f04f 33ff 	mov.w	r3, #4294967295
 8001cca:	2201      	movs	r2, #1
 8001ccc:	68b9      	ldr	r1, [r7, #8]
 8001cce:	f007 fcff 	bl	80096d0 <HAL_UART_Receive>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8001cd6:	7dfb      	ldrb	r3, [r7, #23]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d101      	bne.n	8001ce0 <_read+0x30>
      return 1;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	e008      	b.n	8001cf2 <_read+0x42>
    else
      return EIO;
 8001ce0:	2305      	movs	r3, #5
 8001ce2:	e006      	b.n	8001cf2 <_read+0x42>
  }
  errno = EBADF;
 8001ce4:	f009 f95c 	bl	800afa0 <__errno>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	2309      	movs	r3, #9
 8001cec:	6013      	str	r3, [r2, #0]
  return -1;
 8001cee:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	3718      	adds	r7, #24
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	20001558 	.word	0x20001558

08001d00 <_fstat>:

int _fstat(int fd, struct stat* st) {
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b082      	sub	sp, #8
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
 8001d08:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	db08      	blt.n	8001d22 <_fstat+0x22>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2b02      	cmp	r3, #2
 8001d14:	dc05      	bgt.n	8001d22 <_fstat+0x22>
    st->st_mode = S_IFCHR;
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d1c:	605a      	str	r2, [r3, #4]
    return 0;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	e005      	b.n	8001d2e <_fstat+0x2e>
  }

  errno = EBADF;
 8001d22:	f009 f93d 	bl	800afa0 <__errno>
 8001d26:	4602      	mov	r2, r0
 8001d28:	2309      	movs	r3, #9
 8001d2a:	6013      	str	r3, [r2, #0]
  return 0;
 8001d2c:	2300      	movs	r3, #0
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	3708      	adds	r7, #8
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
	...

08001d38 <gyro_init_ok_func>:
		[EVENT_GYRO_ACC_CALIBRATION] = 	DEFINE_EVENT(gyro_acc_calibration, 	MASK_GYRO_ACC_COUNT, 			EVENT_ENABLED),


};

static void gyro_init_ok_func(mask_def_ids_t mask_id){
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	4603      	mov	r3, r0
 8001d40:	71fb      	strb	r3, [r7, #7]
	//On dit que le gyro est ok et qu'il effectu des mesures
	EVENT_Set_flag(FLAG_GYRO_READING);
 8001d42:	2001      	movs	r0, #1
 8001d44:	f000 f99a 	bl	800207c <EVENT_Set_flag>
	//On lance la tche d'update du gyro
	SCHEDULER_task_set_mode(TASK_GYRO_UPDATE, TASK_MODE_TIME);
 8001d48:	2101      	movs	r1, #1
 8001d4a:	2004      	movs	r0, #4
 8001d4c:	f000 fd90 	bl	8002870 <SCHEDULER_task_set_mode>
	events_main[EVENT_GYRO_INIT_OK].state = EVENT_DISABLED ;
 8001d50:	4b03      	ldr	r3, [pc, #12]	; (8001d60 <gyro_init_ok_func+0x28>)
 8001d52:	2201      	movs	r2, #1
 8001d54:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
}
 8001d58:	bf00      	nop
 8001d5a:	3708      	adds	r7, #8
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	2000004c 	.word	0x2000004c

08001d64 <acc_init_ok_func>:

static void acc_init_ok_func(mask_def_ids_t mask_id){
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	71fb      	strb	r3, [r7, #7]
	//On dit que le gyro est ok et qu'il effectu des mesures
	EVENT_Set_flag(FLAG_ACC_READING);
 8001d6e:	2005      	movs	r0, #5
 8001d70:	f000 f984 	bl	800207c <EVENT_Set_flag>
	//On lance la tche d'update du gyro
	SCHEDULER_task_set_mode(TASK_ACC_UPDATE, TASK_MODE_TIME);
 8001d74:	2101      	movs	r1, #1
 8001d76:	2006      	movs	r0, #6
 8001d78:	f000 fd7a 	bl	8002870 <SCHEDULER_task_set_mode>
	events_main[EVENT_ACC_INIT_OK].state = EVENT_DISABLED ;
 8001d7c:	4b03      	ldr	r3, [pc, #12]	; (8001d8c <acc_init_ok_func+0x28>)
 8001d7e:	2201      	movs	r2, #1
 8001d80:	f883 2430 	strb.w	r2, [r3, #1072]	; 0x430
}
 8001d84:	bf00      	nop
 8001d86:	3708      	adds	r7, #8
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	2000004c 	.word	0x2000004c

08001d90 <ibus_data_rdy>:

static void ibus_data_rdy(mask_def_ids_t mask_id){
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b082      	sub	sp, #8
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	4603      	mov	r3, r0
 8001d98:	71fb      	strb	r3, [r7, #7]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d9a:	b672      	cpsid	i
	//On clean le flag ibus_data_rdy
	__disable_irq();
	MASK_clean_flag(&flags, FLAG_IBUS_DATA_RDY);
 8001d9c:	2108      	movs	r1, #8
 8001d9e:	4806      	ldr	r0, [pc, #24]	; (8001db8 <ibus_data_rdy+0x28>)
 8001da0:	f000 fa2b 	bl	80021fa <MASK_clean_flag>
  __ASM volatile ("cpsie i" : : : "memory");
 8001da4:	b662      	cpsie	i
	__enable_irq();
	//On dclenche la tche de traitement des octets pour l ibus
	SCHEDULER_task_set_mode(TASK_CONTROLLER_CHANNEL_UPDATE, TASK_MODE_EVENT);
 8001da6:	2102      	movs	r1, #2
 8001da8:	2009      	movs	r0, #9
 8001daa:	f000 fd61 	bl	8002870 <SCHEDULER_task_set_mode>
}
 8001dae:	bf00      	nop
 8001db0:	3708      	adds	r7, #8
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	20001468 	.word	0x20001468

08001dbc <on_the_ground>:

static void on_the_ground(mask_def_ids_t mask_id){
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b082      	sub	sp, #8
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i" : : : "memory");
 8001dc6:	b672      	cpsid	i
	__disable_irq();
	MASK_clean_flag(&flags, FLAG_FLYING);
 8001dc8:	211d      	movs	r1, #29
 8001dca:	480d      	ldr	r0, [pc, #52]	; (8001e00 <on_the_ground+0x44>)
 8001dcc:	f000 fa15 	bl	80021fa <MASK_clean_flag>
	MASK_clean_flag(&flags, FLAG_ARMED);
 8001dd0:	2119      	movs	r1, #25
 8001dd2:	480b      	ldr	r0, [pc, #44]	; (8001e00 <on_the_ground+0x44>)
 8001dd4:	f000 fa11 	bl	80021fa <MASK_clean_flag>
	MASK_clean_flag(&flags, FLAG_BUSY);
 8001dd8:	211a      	movs	r1, #26
 8001dda:	4809      	ldr	r0, [pc, #36]	; (8001e00 <on_the_ground+0x44>)
 8001ddc:	f000 fa0d 	bl	80021fa <MASK_clean_flag>
	MASK_clean_flag(&flags, FLAG_ARMING);
 8001de0:	2118      	movs	r1, #24
 8001de2:	4807      	ldr	r0, [pc, #28]	; (8001e00 <on_the_ground+0x44>)
 8001de4:	f000 fa09 	bl	80021fa <MASK_clean_flag>
	MASK_clean_flag(&flags, FLAG_GYRO_CALI_IN_PROGRESS);
 8001de8:	211b      	movs	r1, #27
 8001dea:	4805      	ldr	r0, [pc, #20]	; (8001e00 <on_the_ground+0x44>)
 8001dec:	f000 fa05 	bl	80021fa <MASK_clean_flag>
  __ASM volatile ("cpsie i" : : : "memory");
 8001df0:	b662      	cpsie	i
	__enable_irq();
	FLIGHT_MODE_Set_Flight_Mode(FLIGHT_MODE_ON_THE_GROUND);
 8001df2:	2000      	movs	r0, #0
 8001df4:	f7ff fbb8 	bl	8001568 <FLIGHT_MODE_Set_Flight_Mode>
}
 8001df8:	bf00      	nop
 8001dfa:	3708      	adds	r7, #8
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	20001468 	.word	0x20001468

08001e04 <manual_accro>:
static void manual_accro(mask_def_ids_t mask_id){
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i" : : : "memory");
 8001e0e:	b672      	cpsid	i
	__disable_irq();
	MASK_set_flag(&flags, FLAG_FLYING);
 8001e10:	211d      	movs	r1, #29
 8001e12:	4807      	ldr	r0, [pc, #28]	; (8001e30 <manual_accro+0x2c>)
 8001e14:	f000 f9c1 	bl	800219a <MASK_set_flag>
	MASK_set_flag(&flags, FLAG_MANUAL);
 8001e18:	211e      	movs	r1, #30
 8001e1a:	4805      	ldr	r0, [pc, #20]	; (8001e30 <manual_accro+0x2c>)
 8001e1c:	f000 f9bd 	bl	800219a <MASK_set_flag>
  __ASM volatile ("cpsie i" : : : "memory");
 8001e20:	b662      	cpsie	i
	__enable_irq();
	FLIGHT_MODE_Set_Flight_Mode(FLIGHT_MODE_MANUAL_ACCRO);
 8001e22:	2001      	movs	r0, #1
 8001e24:	f7ff fba0 	bl	8001568 <FLIGHT_MODE_Set_Flight_Mode>
}
 8001e28:	bf00      	nop
 8001e2a:	3708      	adds	r7, #8
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	20001468 	.word	0x20001468

08001e34 <gyro_data_ready_func>:

static void gyro_data_ready_func(mask_def_ids_t mask_id){
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i" : : : "memory");
 8001e3e:	b672      	cpsid	i
	__disable_irq();
	MASK_clean_flag(&flags, FLAG_GYRO_DATA_READY);
 8001e40:	2102      	movs	r1, #2
 8001e42:	4806      	ldr	r0, [pc, #24]	; (8001e5c <gyro_data_ready_func+0x28>)
 8001e44:	f000 f9d9 	bl	80021fa <MASK_clean_flag>
  __ASM volatile ("cpsie i" : : : "memory");
 8001e48:	b662      	cpsie	i
	__enable_irq();
	//On lance la tche d'update du gyro
	SCHEDULER_task_set_mode(TASK_GYRO_FILTER, TASK_MODE_EVENT);
 8001e4a:	2102      	movs	r1, #2
 8001e4c:	2005      	movs	r0, #5
 8001e4e:	f000 fd0f 	bl	8002870 <SCHEDULER_task_set_mode>
}
 8001e52:	bf00      	nop
 8001e54:	3708      	adds	r7, #8
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	20001468 	.word	0x20001468

08001e60 <acc_data_ready_func>:

static void acc_data_ready_func(mask_def_ids_t mask_id){
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	4603      	mov	r3, r0
 8001e68:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i" : : : "memory");
 8001e6a:	b672      	cpsid	i
	__disable_irq();
	MASK_clean_flag(&flags, FLAG_ACC_DATA_READY);
 8001e6c:	2106      	movs	r1, #6
 8001e6e:	4806      	ldr	r0, [pc, #24]	; (8001e88 <acc_data_ready_func+0x28>)
 8001e70:	f000 f9c3 	bl	80021fa <MASK_clean_flag>
  __ASM volatile ("cpsie i" : : : "memory");
 8001e74:	b662      	cpsie	i
	__enable_irq();
	//On lance la tche d'update du gyro
	SCHEDULER_task_set_mode(TASK_ACC_FILTER, TASK_MODE_EVENT);
 8001e76:	2102      	movs	r1, #2
 8001e78:	2007      	movs	r0, #7
 8001e7a:	f000 fcf9 	bl	8002870 <SCHEDULER_task_set_mode>
}
 8001e7e:	bf00      	nop
 8001e80:	3708      	adds	r7, #8
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	20001468 	.word	0x20001468

08001e8c <orientation_update>:

static void orientation_update(mask_def_ids_t mask_id){
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	4603      	mov	r3, r0
 8001e94:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i" : : : "memory");
 8001e96:	b672      	cpsid	i
	__disable_irq();
	MASK_clean_flag(&flags, FLAG_ACC_FILTERED_DATA_READY);
 8001e98:	2107      	movs	r1, #7
 8001e9a:	4808      	ldr	r0, [pc, #32]	; (8001ebc <orientation_update+0x30>)
 8001e9c:	f000 f9ad 	bl	80021fa <MASK_clean_flag>
	MASK_clean_flag(&flags, FLAG_GYRO_FILTERED_DATA_READY);
 8001ea0:	2103      	movs	r1, #3
 8001ea2:	4806      	ldr	r0, [pc, #24]	; (8001ebc <orientation_update+0x30>)
 8001ea4:	f000 f9a9 	bl	80021fa <MASK_clean_flag>
  __ASM volatile ("cpsie i" : : : "memory");
 8001ea8:	b662      	cpsie	i
	__enable_irq();
	SCHEDULER_task_set_mode(TASK_ORIENTATION_UPDATE, TASK_MODE_EVENT);
 8001eaa:	2102      	movs	r1, #2
 8001eac:	2008      	movs	r0, #8
 8001eae:	f000 fcdf 	bl	8002870 <SCHEDULER_task_set_mode>
}
 8001eb2:	bf00      	nop
 8001eb4:	3708      	adds	r7, #8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	20001468 	.word	0x20001468

08001ec0 <arming>:

static void arming(mask_def_ids_t mask_id){
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b082      	sub	sp, #8
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i" : : : "memory");
 8001eca:	b672      	cpsid	i
	__disable_irq();
	MASK_set_flag(&flags, FLAG_ARMING);
 8001ecc:	2118      	movs	r1, #24
 8001ece:	4807      	ldr	r0, [pc, #28]	; (8001eec <arming+0x2c>)
 8001ed0:	f000 f963 	bl	800219a <MASK_set_flag>
	MASK_set_flag(&flags, FLAG_BUSY);	//We re now busy => cant go in calibration mode or other "on the ground" modes
 8001ed4:	211a      	movs	r1, #26
 8001ed6:	4805      	ldr	r0, [pc, #20]	; (8001eec <arming+0x2c>)
 8001ed8:	f000 f95f 	bl	800219a <MASK_set_flag>
  __ASM volatile ("cpsie i" : : : "memory");
 8001edc:	b662      	cpsie	i
	__enable_irq();
	FLIGHT_MODE_Set_Flight_Mode(FLIGHT_MODE_ARMING);
 8001ede:	2002      	movs	r0, #2
 8001ee0:	f7ff fb42 	bl	8001568 <FLIGHT_MODE_Set_Flight_Mode>
}
 8001ee4:	bf00      	nop
 8001ee6:	3708      	adds	r7, #8
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	20001468 	.word	0x20001468

08001ef0 <gyro_acc_calibration>:

static void gyro_acc_calibration(mask_def_ids_t mask_id){
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b082      	sub	sp, #8
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i" : : : "memory");
 8001efa:	b672      	cpsid	i
	__disable_irq();
	MASK_set_flag(&flags, FLAG_GYRO_CALI_IN_PROGRESS);
 8001efc:	211b      	movs	r1, #27
 8001efe:	480b      	ldr	r0, [pc, #44]	; (8001f2c <gyro_acc_calibration+0x3c>)
 8001f00:	f000 f94b 	bl	800219a <MASK_set_flag>
	MASK_set_flag(&flags, FLAG_BUSY);
 8001f04:	211a      	movs	r1, #26
 8001f06:	4809      	ldr	r0, [pc, #36]	; (8001f2c <gyro_acc_calibration+0x3c>)
 8001f08:	f000 f947 	bl	800219a <MASK_set_flag>
	MASK_clean_flag(&flags, FLAG_CHAN_9_PUSH);
 8001f0c:	2113      	movs	r1, #19
 8001f0e:	4807      	ldr	r0, [pc, #28]	; (8001f2c <gyro_acc_calibration+0x3c>)
 8001f10:	f000 f973 	bl	80021fa <MASK_clean_flag>
	MASK_clean_flag(&flags, FLAG_GYRO_CALI_DONE);
 8001f14:	211c      	movs	r1, #28
 8001f16:	4805      	ldr	r0, [pc, #20]	; (8001f2c <gyro_acc_calibration+0x3c>)
 8001f18:	f000 f96f 	bl	80021fa <MASK_clean_flag>
  __ASM volatile ("cpsie i" : : : "memory");
 8001f1c:	b662      	cpsie	i
	__enable_irq();
	FLIGHT_MODE_Set_Flight_Mode(FLIGHT_MODE_GYRO_ACC_CALIBRATION);
 8001f1e:	2003      	movs	r0, #3
 8001f20:	f7ff fb22 	bl	8001568 <FLIGHT_MODE_Set_Flight_Mode>
}
 8001f24:	bf00      	nop
 8001f26:	3708      	adds	r7, #8
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	20001468 	.word	0x20001468

08001f30 <EVENT_init>:


void EVENT_init(system_t * sys_){
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
	initialized = TRUE ;
 8001f38:	4b06      	ldr	r3, [pc, #24]	; (8001f54 <EVENT_init+0x24>)
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	601a      	str	r2, [r3, #0]
	sys =sys_;
 8001f3e:	4a06      	ldr	r2, [pc, #24]	; (8001f58 <EVENT_init+0x28>)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6013      	str	r3, [r2, #0]

	//Configuration des mask associs aux events
	mask_def_events_init(events_main);
 8001f44:	4805      	ldr	r0, [pc, #20]	; (8001f5c <EVENT_init+0x2c>)
 8001f46:	f000 f987 	bl	8002258 <mask_def_events_init>
}
 8001f4a:	bf00      	nop
 8001f4c:	3708      	adds	r7, #8
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	20001478 	.word	0x20001478
 8001f58:	20001474 	.word	0x20001474
 8001f5c:	2000004c 	.word	0x2000004c

08001f60 <EVENT_process>:

//Dclenchement des events en main
void EVENT_process(bool_e test_all){
 8001f60:	b590      	push	{r4, r7, lr}
 8001f62:	b087      	sub	sp, #28
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
	if(new_flag)
 8001f68:	4b41      	ldr	r3, [pc, #260]	; (8002070 <EVENT_process+0x110>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d07a      	beq.n	8002066 <EVENT_process+0x106>
	{
		new_flag = FALSE;
 8001f70:	4b3f      	ldr	r3, [pc, #252]	; (8002070 <EVENT_process+0x110>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	601a      	str	r2, [r3, #0]

		//Nombre d'event  tester
		uint8_t max = EVENT_LOW_LVL_COUNT ;
 8001f76:	2306      	movs	r3, #6
 8001f78:	75fb      	strb	r3, [r7, #23]
		if(test_all)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d001      	beq.n	8001f84 <EVENT_process+0x24>
			max = EVENT_COUNT ;
 8001f80:	230a      	movs	r3, #10
 8001f82:	75fb      	strb	r3, [r7, #23]



		//Pout chaque event
		for(uint32_t e = 0; e < max; e ++)
 8001f84:	2300      	movs	r3, #0
 8001f86:	613b      	str	r3, [r7, #16]
 8001f88:	e069      	b.n	800205e <EVENT_process+0xfe>
		{

			uint32_t m = 0 ;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	60fb      	str	r3, [r7, #12]
			bool_e function_did_run_once = FALSE ;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	60bb      	str	r3, [r7, #8]

			//On test chaque paires de masque
			while(m < events_main[e].nb_mask && !function_did_run_once && events_main[e].state == EVENT_ENABLED)
 8001f92:	e049      	b.n	8002028 <EVENT_process+0xc8>
			{
				if(Mask_test_and(events_main[e].mask_and[m], flags))			//Mask and test
 8001f94:	4837      	ldr	r0, [pc, #220]	; (8002074 <EVENT_process+0x114>)
 8001f96:	4938      	ldr	r1, [pc, #224]	; (8002078 <EVENT_process+0x118>)
 8001f98:	68fa      	ldr	r2, [r7, #12]
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	00d2      	lsls	r2, r2, #3
 8001f9e:	24b4      	movs	r4, #180	; 0xb4
 8001fa0:	fb04 f303 	mul.w	r3, r4, r3
 8001fa4:	4413      	add	r3, r2
 8001fa6:	4419      	add	r1, r3
 8001fa8:	e890 000c 	ldmia.w	r0, {r2, r3}
 8001fac:	c903      	ldmia	r1, {r0, r1}
 8001fae:	f000 f895 	bl	80020dc <Mask_test_and>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d034      	beq.n	8002022 <EVENT_process+0xc2>
				{
					if(Mask_test_or(events_main[e].mask_or[m], flags))			//Mask or test
 8001fb8:	482e      	ldr	r0, [pc, #184]	; (8002074 <EVENT_process+0x114>)
 8001fba:	492f      	ldr	r1, [pc, #188]	; (8002078 <EVENT_process+0x118>)
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	1dda      	adds	r2, r3, #7
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	00d2      	lsls	r2, r2, #3
 8001fc4:	24b4      	movs	r4, #180	; 0xb4
 8001fc6:	fb04 f303 	mul.w	r3, r4, r3
 8001fca:	4413      	add	r3, r2
 8001fcc:	4419      	add	r1, r3
 8001fce:	e890 000c 	ldmia.w	r0, {r2, r3}
 8001fd2:	c903      	ldmia	r1, {r0, r1}
 8001fd4:	f000 f8b5 	bl	8002142 <Mask_test_or>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d021      	beq.n	8002022 <EVENT_process+0xc2>
					{
						if(!Mask_test_or(events_main[e].mask_not[m], flags))	//Mask not test
 8001fde:	4825      	ldr	r0, [pc, #148]	; (8002074 <EVENT_process+0x114>)
 8001fe0:	4925      	ldr	r1, [pc, #148]	; (8002078 <EVENT_process+0x118>)
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	f103 020e 	add.w	r2, r3, #14
 8001fe8:	693b      	ldr	r3, [r7, #16]
 8001fea:	00d2      	lsls	r2, r2, #3
 8001fec:	24b4      	movs	r4, #180	; 0xb4
 8001fee:	fb04 f303 	mul.w	r3, r4, r3
 8001ff2:	4413      	add	r3, r2
 8001ff4:	4419      	add	r1, r3
 8001ff6:	e890 000c 	ldmia.w	r0, {r2, r3}
 8001ffa:	c903      	ldmia	r1, {r0, r1}
 8001ffc:	f000 f8a1 	bl	8002142 <Mask_test_or>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d10d      	bne.n	8002022 <EVENT_process+0xc2>
						{
							events_main[e].function(m);
 8002006:	4a1c      	ldr	r2, [pc, #112]	; (8002078 <EVENT_process+0x118>)
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	21b4      	movs	r1, #180	; 0xb4
 800200c:	fb01 f303 	mul.w	r3, r1, r3
 8002010:	4413      	add	r3, r2
 8002012:	33b0      	adds	r3, #176	; 0xb0
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	68fa      	ldr	r2, [r7, #12]
 8002018:	b2d2      	uxtb	r2, r2
 800201a:	4610      	mov	r0, r2
 800201c:	4798      	blx	r3
							function_did_run_once = TRUE ;
 800201e:	2301      	movs	r3, #1
 8002020:	60bb      	str	r3, [r7, #8]
						}
					}
				}
				m++ ;
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	3301      	adds	r3, #1
 8002026:	60fb      	str	r3, [r7, #12]
			while(m < events_main[e].nb_mask && !function_did_run_once && events_main[e].state == EVENT_ENABLED)
 8002028:	4a13      	ldr	r2, [pc, #76]	; (8002078 <EVENT_process+0x118>)
 800202a:	693b      	ldr	r3, [r7, #16]
 800202c:	21b4      	movs	r1, #180	; 0xb4
 800202e:	fb01 f303 	mul.w	r3, r1, r3
 8002032:	4413      	add	r3, r2
 8002034:	33a8      	adds	r3, #168	; 0xa8
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	68fa      	ldr	r2, [r7, #12]
 800203a:	429a      	cmp	r2, r3
 800203c:	d20c      	bcs.n	8002058 <EVENT_process+0xf8>
 800203e:	68bb      	ldr	r3, [r7, #8]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d109      	bne.n	8002058 <EVENT_process+0xf8>
 8002044:	4a0c      	ldr	r2, [pc, #48]	; (8002078 <EVENT_process+0x118>)
 8002046:	693b      	ldr	r3, [r7, #16]
 8002048:	21b4      	movs	r1, #180	; 0xb4
 800204a:	fb01 f303 	mul.w	r3, r1, r3
 800204e:	4413      	add	r3, r2
 8002050:	33ac      	adds	r3, #172	; 0xac
 8002052:	781b      	ldrb	r3, [r3, #0]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d09d      	beq.n	8001f94 <EVENT_process+0x34>
		for(uint32_t e = 0; e < max; e ++)
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	3301      	adds	r3, #1
 800205c:	613b      	str	r3, [r7, #16]
 800205e:	7dfb      	ldrb	r3, [r7, #23]
 8002060:	693a      	ldr	r2, [r7, #16]
 8002062:	429a      	cmp	r2, r3
 8002064:	d391      	bcc.n	8001f8a <EVENT_process+0x2a>
			}

		}
	}
}
 8002066:	bf00      	nop
 8002068:	371c      	adds	r7, #28
 800206a:	46bd      	mov	sp, r7
 800206c:	bd90      	pop	{r4, r7, pc}
 800206e:	bf00      	nop
 8002070:	20001470 	.word	0x20001470
 8002074:	20001468 	.word	0x20001468
 8002078:	2000004c 	.word	0x2000004c

0800207c <EVENT_Set_flag>:


//Set a flag
void EVENT_Set_flag(Flags_e flag){
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	4603      	mov	r3, r0
 8002084:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i" : : : "memory");
 8002086:	b672      	cpsid	i
	__disable_irq();					//It dsactivites pour viter la rentrance
	new_flag = TRUE ;
 8002088:	4b06      	ldr	r3, [pc, #24]	; (80020a4 <EVENT_Set_flag+0x28>)
 800208a:	2201      	movs	r2, #1
 800208c:	601a      	str	r2, [r3, #0]
	MASK_set_flag(&flags, flag);
 800208e:	79fb      	ldrb	r3, [r7, #7]
 8002090:	4619      	mov	r1, r3
 8002092:	4805      	ldr	r0, [pc, #20]	; (80020a8 <EVENT_Set_flag+0x2c>)
 8002094:	f000 f881 	bl	800219a <MASK_set_flag>
  __ASM volatile ("cpsie i" : : : "memory");
 8002098:	b662      	cpsie	i
	__enable_irq();
}
 800209a:	bf00      	nop
 800209c:	3708      	adds	r7, #8
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	20001470 	.word	0x20001470
 80020a8:	20001468 	.word	0x20001468

080020ac <EVENT_Clean_flag>:
//CleaR a flag (i know it should be called cleaR instead of cleaN but i didnt took the time to change it YET)
//Todo : cleaRRRRRRR a flag
void EVENT_Clean_flag(Flags_e flag){
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	4603      	mov	r3, r0
 80020b4:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i" : : : "memory");
 80020b6:	b672      	cpsid	i
	__disable_irq();					//It dsactivites pour viter la rentrance
	new_flag = TRUE ;
 80020b8:	4b06      	ldr	r3, [pc, #24]	; (80020d4 <EVENT_Clean_flag+0x28>)
 80020ba:	2201      	movs	r2, #1
 80020bc:	601a      	str	r2, [r3, #0]
	MASK_clean_flag(&flags, flag);
 80020be:	79fb      	ldrb	r3, [r7, #7]
 80020c0:	4619      	mov	r1, r3
 80020c2:	4805      	ldr	r0, [pc, #20]	; (80020d8 <EVENT_Clean_flag+0x2c>)
 80020c4:	f000 f899 	bl	80021fa <MASK_clean_flag>
  __ASM volatile ("cpsie i" : : : "memory");
 80020c8:	b662      	cpsie	i
	__enable_irq();
}
 80020ca:	bf00      	nop
 80020cc:	3708      	adds	r7, #8
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	20001470 	.word	0x20001470
 80020d8:	20001468 	.word	0x20001468

080020dc <Mask_test_and>:
	for(int m = 0; m < NB_ARRAY_MASK; m++)
		mask->array[m] = 0 ;
}

//Fonction qui compare si tous les bits du mask de test sont prsent dans le mask de ref
bool_e Mask_test_and(Mask_t mask_test, Mask_t mask_ref){
 80020dc:	b490      	push	{r4, r7}
 80020de:	b086      	sub	sp, #24
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	f107 0408 	add.w	r4, r7, #8
 80020e6:	e884 0003 	stmia.w	r4, {r0, r1}
 80020ea:	4639      	mov	r1, r7
 80020ec:	e881 000c 	stmia.w	r1, {r2, r3}
	//On cherche  savoir si les bits du mask sont prsent dans le mask de ref
	for(int32_t m = 0; m < NB_ARRAY_MASK; m++)
 80020f0:	2300      	movs	r3, #0
 80020f2:	617b      	str	r3, [r7, #20]
 80020f4:	e01c      	b.n	8002130 <Mask_test_and+0x54>
		if((mask_test.array[m] & mask_ref.array[m]) != mask_test.array[m]){
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	009b      	lsls	r3, r3, #2
 80020fa:	f107 0218 	add.w	r2, r7, #24
 80020fe:	4413      	add	r3, r2
 8002100:	f853 2c10 	ldr.w	r2, [r3, #-16]
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	009b      	lsls	r3, r3, #2
 8002108:	f107 0118 	add.w	r1, r7, #24
 800210c:	440b      	add	r3, r1
 800210e:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8002112:	401a      	ands	r2, r3
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	009b      	lsls	r3, r3, #2
 8002118:	f107 0118 	add.w	r1, r7, #24
 800211c:	440b      	add	r3, r1
 800211e:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8002122:	429a      	cmp	r2, r3
 8002124:	d001      	beq.n	800212a <Mask_test_and+0x4e>
			//Si il ne y a pas correspondance sur une des entiers on renvoit faux
			return FALSE ;
 8002126:	2300      	movs	r3, #0
 8002128:	e006      	b.n	8002138 <Mask_test_and+0x5c>
	for(int32_t m = 0; m < NB_ARRAY_MASK; m++)
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	3301      	adds	r3, #1
 800212e:	617b      	str	r3, [r7, #20]
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	2b01      	cmp	r3, #1
 8002134:	dddf      	ble.n	80020f6 <Mask_test_and+0x1a>
		}
	return TRUE ;
 8002136:	2301      	movs	r3, #1
}
 8002138:	4618      	mov	r0, r3
 800213a:	3718      	adds	r7, #24
 800213c:	46bd      	mov	sp, r7
 800213e:	bc90      	pop	{r4, r7}
 8002140:	4770      	bx	lr

08002142 <Mask_test_or>:

//Fonction qui compare si au moins des bits du mask de test est prsent dans le mask de ref
bool_e Mask_test_or(Mask_t mask_test, Mask_t mask_ref){
 8002142:	b490      	push	{r4, r7}
 8002144:	b086      	sub	sp, #24
 8002146:	af00      	add	r7, sp, #0
 8002148:	f107 0408 	add.w	r4, r7, #8
 800214c:	e884 0003 	stmia.w	r4, {r0, r1}
 8002150:	4639      	mov	r1, r7
 8002152:	e881 000c 	stmia.w	r1, {r2, r3}
	//On cherche  savoir si au moins des bits du mask ref est prsent dans le mask de ref
	for(int32_t m = 0; m < NB_ARRAY_MASK; m++)
 8002156:	2300      	movs	r3, #0
 8002158:	617b      	str	r3, [r7, #20]
 800215a:	e015      	b.n	8002188 <Mask_test_or+0x46>
		if(mask_test.array[m] & mask_ref.array[m])
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	f107 0218 	add.w	r2, r7, #24
 8002164:	4413      	add	r3, r2
 8002166:	f853 2c10 	ldr.w	r2, [r3, #-16]
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	009b      	lsls	r3, r3, #2
 800216e:	f107 0118 	add.w	r1, r7, #24
 8002172:	440b      	add	r3, r1
 8002174:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8002178:	4013      	ands	r3, r2
 800217a:	2b00      	cmp	r3, #0
 800217c:	d001      	beq.n	8002182 <Mask_test_or+0x40>
			//Si un des bits est prsent on renvoit vrai
			return TRUE ;
 800217e:	2301      	movs	r3, #1
 8002180:	e006      	b.n	8002190 <Mask_test_or+0x4e>
	for(int32_t m = 0; m < NB_ARRAY_MASK; m++)
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	3301      	adds	r3, #1
 8002186:	617b      	str	r3, [r7, #20]
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	2b01      	cmp	r3, #1
 800218c:	dde6      	ble.n	800215c <Mask_test_or+0x1a>
	return FALSE ;
 800218e:	2300      	movs	r3, #0
}
 8002190:	4618      	mov	r0, r3
 8002192:	3718      	adds	r7, #24
 8002194:	46bd      	mov	sp, r7
 8002196:	bc90      	pop	{r4, r7}
 8002198:	4770      	bx	lr

0800219a <MASK_set_flag>:

//Passe le flag slctionner  l'tat haut, renvoit faux si il l'tait dj, vrai sinon
bool_e MASK_set_flag(volatile Mask_t * mask, Flags_e flag){
 800219a:	b480      	push	{r7}
 800219c:	b087      	sub	sp, #28
 800219e:	af00      	add	r7, sp, #0
 80021a0:	6078      	str	r0, [r7, #4]
 80021a2:	460b      	mov	r3, r1
 80021a4:	70fb      	strb	r3, [r7, #3]
	uint32_t array_nb = flag / 32 ;
 80021a6:	78fb      	ldrb	r3, [r7, #3]
 80021a8:	095b      	lsrs	r3, r3, #5
 80021aa:	b2db      	uxtb	r3, r3
 80021ac:	617b      	str	r3, [r7, #20]
	uint32_t flag_pos = flag % 32 ;
 80021ae:	78fb      	ldrb	r3, [r7, #3]
 80021b0:	f003 031f 	and.w	r3, r3, #31
 80021b4:	613b      	str	r3, [r7, #16]
	uint32_t flag_mask = (uint32_t)(1 << flag_pos) ;
 80021b6:	2201      	movs	r2, #1
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	fa02 f303 	lsl.w	r3, r2, r3
 80021be:	60fb      	str	r3, [r7, #12]
	//On vrifi si le flag est pas dj haut
	if((mask->array[array_nb] & flag_mask) == flag_mask)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	697a      	ldr	r2, [r7, #20]
 80021c4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	4013      	ands	r3, r2
 80021cc:	68fa      	ldr	r2, [r7, #12]
 80021ce:	429a      	cmp	r2, r3
 80021d0:	d101      	bne.n	80021d6 <MASK_set_flag+0x3c>
		return FALSE ;
 80021d2:	2300      	movs	r3, #0
 80021d4:	e00b      	b.n	80021ee <MASK_set_flag+0x54>
	//Et on passe  ltat haut sinon
	mask->array[array_nb] |= flag_mask ;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	697a      	ldr	r2, [r7, #20]
 80021da:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	ea42 0103 	orr.w	r1, r2, r3
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	697a      	ldr	r2, [r7, #20]
 80021e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	return TRUE ;
 80021ec:	2301      	movs	r3, #1
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	371c      	adds	r7, #28
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr

080021fa <MASK_clean_flag>:

//Clean un flag, renvoit si il tat dj clean, vrai sinon
bool_e MASK_clean_flag(volatile Mask_t * mask, Flags_e flag){
 80021fa:	b480      	push	{r7}
 80021fc:	b087      	sub	sp, #28
 80021fe:	af00      	add	r7, sp, #0
 8002200:	6078      	str	r0, [r7, #4]
 8002202:	460b      	mov	r3, r1
 8002204:	70fb      	strb	r3, [r7, #3]
	uint32_t array_nb = flag / 32 ;
 8002206:	78fb      	ldrb	r3, [r7, #3]
 8002208:	095b      	lsrs	r3, r3, #5
 800220a:	b2db      	uxtb	r3, r3
 800220c:	617b      	str	r3, [r7, #20]
	uint32_t flag_pos = flag % 32 ;
 800220e:	78fb      	ldrb	r3, [r7, #3]
 8002210:	f003 031f 	and.w	r3, r3, #31
 8002214:	613b      	str	r3, [r7, #16]
	uint32_t flag_mask = (uint32_t)(1 << flag_pos) ;
 8002216:	2201      	movs	r2, #1
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	fa02 f303 	lsl.w	r3, r2, r3
 800221e:	60fb      	str	r3, [r7, #12]
	//On  vrifi si le flag est bien lev
	if((mask->array[array_nb] & flag_mask ) == flag_mask){
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	697a      	ldr	r2, [r7, #20]
 8002224:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	4013      	ands	r3, r2
 800222c:	68fa      	ldr	r2, [r7, #12]
 800222e:	429a      	cmp	r2, r3
 8002230:	d10b      	bne.n	800224a <MASK_clean_flag+0x50>
		mask->array[array_nb] -= flag_mask ;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	697a      	ldr	r2, [r7, #20]
 8002236:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	1ad1      	subs	r1, r2, r3
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	697a      	ldr	r2, [r7, #20]
 8002242:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		return TRUE ;
 8002246:	2301      	movs	r3, #1
 8002248:	e000      	b.n	800224c <MASK_clean_flag+0x52>
	}
	return FALSE ;
 800224a:	2300      	movs	r3, #0
}
 800224c:	4618      	mov	r0, r3
 800224e:	371c      	adds	r7, #28
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr

08002258 <mask_def_events_init>:
static void mask_def_arming(Event_t * event);
static void mask_def_gyro_acc_calibration(Event_t * event);



void mask_def_events_init(Event_t * event){
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
	//Gyro mask def
	mask_def_gyro_init_ok(&event[EVENT_GYRO_INIT_OK]);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	f503 7334 	add.w	r3, r3, #720	; 0x2d0
 8002266:	4618      	mov	r0, r3
 8002268:	f000 f836 	bl	80022d8 <mask_def_gyro_init_ok>
	mask_def_gyro_data_ready(&event[EVENT_GYRO_DATA_READY]);
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	f000 f84c 	bl	800230a <mask_def_gyro_data_ready>
	//Acc mask def
	mask_def_acc_init_ok(&event[EVENT_ACC_INIT_OK]);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	f503 7361 	add.w	r3, r3, #900	; 0x384
 8002278:	4618      	mov	r0, r3
 800227a:	f000 f859 	bl	8002330 <mask_def_acc_init_ok>
	mask_def_acc_data_ready(&event[EVENT_ACC_DATA_READY]);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	33b4      	adds	r3, #180	; 0xb4
 8002282:	4618      	mov	r0, r3
 8002284:	f000 f86d 	bl	8002362 <mask_def_acc_data_ready>
	//Ibus
	mask_def_ibus_data_rdy(&event[EVENT_IBUS_DATA_RDY]);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	f503 7307 	add.w	r3, r3, #540	; 0x21c
 800228e:	4618      	mov	r0, r3
 8002290:	f000 f897 	bl	80023c2 <mask_def_ibus_data_rdy>
	//Orientation
	mask_def_orientation_update(&event[EVENT_ORIENTATION_UPDATE]);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800229a:	4618      	mov	r0, r3
 800229c:	f000 f874 	bl	8002388 <mask_def_orientation_update>
	//Flight_modes
	mask_def_on_the_ground(&event[EVENT_ON_THE_GROUND]);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	f503 6387 	add.w	r3, r3, #1080	; 0x438
 80022a6:	4618      	mov	r0, r3
 80022a8:	f000 f89e 	bl	80023e8 <mask_def_on_the_ground>
	mask_def_manual_accro(&event[EVENT_MANUAL_ACCRO]);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	f203 43ec 	addw	r3, r3, #1260	; 0x4ec
 80022b2:	4618      	mov	r0, r3
 80022b4:	f000 f8c3 	bl	800243e <mask_def_manual_accro>
	mask_def_arming(&event[EVENT_ARMING]);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	f503 63b4 	add.w	r3, r3, #1440	; 0x5a0
 80022be:	4618      	mov	r0, r3
 80022c0:	f000 f8d0 	bl	8002464 <mask_def_arming>
	mask_def_gyro_acc_calibration(&event[EVENT_GYRO_ACC_CALIBRATION]);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	f203 6354 	addw	r3, r3, #1620	; 0x654
 80022ca:	4618      	mov	r0, r3
 80022cc:	f000 f8e9 	bl	80024a2 <mask_def_gyro_acc_calibration>

}
 80022d0:	bf00      	nop
 80022d2:	3708      	adds	r7, #8
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}

080022d8 <mask_def_gyro_init_ok>:

// ----------------	GYRO ------------------------
static void mask_def_gyro_init_ok(Event_t * event){
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
	//Si le gyro est init et pas dj en train de tourner
	MASK_set_flag(&event->mask_and[MASK_GYRO_INIT_OK], FLAG_GYRO_OK);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2100      	movs	r1, #0
 80022e4:	4618      	mov	r0, r3
 80022e6:	f7ff ff58 	bl	800219a <MASK_set_flag>
	MASK_set_flag(&event->mask_or[MASK_GYRO_INIT_OK], FLAG_GYRO_OK);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	3338      	adds	r3, #56	; 0x38
 80022ee:	2100      	movs	r1, #0
 80022f0:	4618      	mov	r0, r3
 80022f2:	f7ff ff52 	bl	800219a <MASK_set_flag>
	MASK_set_flag(&event->mask_not[MASK_GYRO_INIT_OK], FLAG_GYRO_READING);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	3370      	adds	r3, #112	; 0x70
 80022fa:	2101      	movs	r1, #1
 80022fc:	4618      	mov	r0, r3
 80022fe:	f7ff ff4c 	bl	800219a <MASK_set_flag>
}
 8002302:	bf00      	nop
 8002304:	3708      	adds	r7, #8
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}

0800230a <mask_def_gyro_data_ready>:

static void mask_def_gyro_data_ready(Event_t * event){
 800230a:	b580      	push	{r7, lr}
 800230c:	b082      	sub	sp, #8
 800230e:	af00      	add	r7, sp, #0
 8002310:	6078      	str	r0, [r7, #4]
	//Si le gyro est init et pas dj en train de tourner
	MASK_set_flag(&event->mask_and[MASK_GYRO_DATA_READY], FLAG_GYRO_OK);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2100      	movs	r1, #0
 8002316:	4618      	mov	r0, r3
 8002318:	f7ff ff3f 	bl	800219a <MASK_set_flag>
	MASK_set_flag(&event->mask_or[MASK_GYRO_DATA_READY], FLAG_GYRO_DATA_READY);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	3338      	adds	r3, #56	; 0x38
 8002320:	2102      	movs	r1, #2
 8002322:	4618      	mov	r0, r3
 8002324:	f7ff ff39 	bl	800219a <MASK_set_flag>
}
 8002328:	bf00      	nop
 800232a:	3708      	adds	r7, #8
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}

08002330 <mask_def_acc_init_ok>:

// ----------------	ACC ------------------------

static void mask_def_acc_init_ok(Event_t * event){
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
	//Si le gyro est init et pas dj en train de tourner
	MASK_set_flag(&event->mask_and[MASK_ACC_INIT_OK], FLAG_ACC_OK);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2104      	movs	r1, #4
 800233c:	4618      	mov	r0, r3
 800233e:	f7ff ff2c 	bl	800219a <MASK_set_flag>
	MASK_set_flag(&event->mask_or[MASK_ACC_INIT_OK], FLAG_ACC_OK);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	3338      	adds	r3, #56	; 0x38
 8002346:	2104      	movs	r1, #4
 8002348:	4618      	mov	r0, r3
 800234a:	f7ff ff26 	bl	800219a <MASK_set_flag>
	MASK_set_flag(&event->mask_not[MASK_ACC_INIT_OK], FLAG_ACC_READING);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	3370      	adds	r3, #112	; 0x70
 8002352:	2105      	movs	r1, #5
 8002354:	4618      	mov	r0, r3
 8002356:	f7ff ff20 	bl	800219a <MASK_set_flag>
}
 800235a:	bf00      	nop
 800235c:	3708      	adds	r7, #8
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}

08002362 <mask_def_acc_data_ready>:

static void mask_def_acc_data_ready(Event_t * event){
 8002362:	b580      	push	{r7, lr}
 8002364:	b082      	sub	sp, #8
 8002366:	af00      	add	r7, sp, #0
 8002368:	6078      	str	r0, [r7, #4]
	//Si le gyro est init et pas dj en train de tourner
	MASK_set_flag(&event->mask_and[MASK_ACC_DATA_READY], FLAG_ACC_OK);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2104      	movs	r1, #4
 800236e:	4618      	mov	r0, r3
 8002370:	f7ff ff13 	bl	800219a <MASK_set_flag>
	MASK_set_flag(&event->mask_or[MASK_ACC_DATA_READY], FLAG_ACC_DATA_READY);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	3338      	adds	r3, #56	; 0x38
 8002378:	2106      	movs	r1, #6
 800237a:	4618      	mov	r0, r3
 800237c:	f7ff ff0d 	bl	800219a <MASK_set_flag>
}
 8002380:	bf00      	nop
 8002382:	3708      	adds	r7, #8
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}

08002388 <mask_def_orientation_update>:

// ----------------	ORIENTATION ------------------------
static void mask_def_orientation_update(Event_t * event){
 8002388:	b580      	push	{r7, lr}
 800238a:	b082      	sub	sp, #8
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
	//Si les donnes filtres du gyro et de l'acc on go
	MASK_set_flag(&event->mask_and[MASK_ORIENTATION_UPDATE], FLAG_ACC_OK);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2104      	movs	r1, #4
 8002394:	4618      	mov	r0, r3
 8002396:	f7ff ff00 	bl	800219a <MASK_set_flag>
	MASK_set_flag(&event->mask_and[MASK_ORIENTATION_UPDATE], FLAG_GYRO_OK);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2100      	movs	r1, #0
 800239e:	4618      	mov	r0, r3
 80023a0:	f7ff fefb 	bl	800219a <MASK_set_flag>
	MASK_set_flag(&event->mask_and[MASK_ORIENTATION_UPDATE], FLAG_GYRO_FILTERED_DATA_READY);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2103      	movs	r1, #3
 80023a8:	4618      	mov	r0, r3
 80023aa:	f7ff fef6 	bl	800219a <MASK_set_flag>
	MASK_set_flag(&event->mask_or[MASK_ORIENTATION_UPDATE], FLAG_ACC_FILTERED_DATA_READY);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	3338      	adds	r3, #56	; 0x38
 80023b2:	2107      	movs	r1, #7
 80023b4:	4618      	mov	r0, r3
 80023b6:	f7ff fef0 	bl	800219a <MASK_set_flag>
}
 80023ba:	bf00      	nop
 80023bc:	3708      	adds	r7, #8
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}

080023c2 <mask_def_ibus_data_rdy>:

// ----------------	Radio ------------------------

static void mask_def_ibus_data_rdy(Event_t * event){
 80023c2:	b580      	push	{r7, lr}
 80023c4:	b082      	sub	sp, #8
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	6078      	str	r0, [r7, #4]
	//Si flag data rdy on y go
	MASK_set_flag(&event->mask_and[MASK_IBUS_DATA_RDY], FLAG_IBUS_DATA_RDY);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2108      	movs	r1, #8
 80023ce:	4618      	mov	r0, r3
 80023d0:	f7ff fee3 	bl	800219a <MASK_set_flag>
	MASK_set_flag(&event->mask_or[MASK_IBUS_DATA_RDY], FLAG_IBUS_DATA_RDY);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	3338      	adds	r3, #56	; 0x38
 80023d8:	2108      	movs	r1, #8
 80023da:	4618      	mov	r0, r3
 80023dc:	f7ff fedd 	bl	800219a <MASK_set_flag>
}
 80023e0:	bf00      	nop
 80023e2:	3708      	adds	r7, #8
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}

080023e8 <mask_def_on_the_ground>:

// ----------------	Flight Modes ------------------------
static void mask_def_on_the_ground(Event_t * event){
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
	MASK_set_flag(&event->mask_and[MASK_ON_THE_GROUND_FLYING], FLAG_FLYING);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	211d      	movs	r1, #29
 80023f4:	4618      	mov	r0, r3
 80023f6:	f7ff fed0 	bl	800219a <MASK_set_flag>
	MASK_set_flag(&event->mask_or[MASK_ON_THE_GROUND_FLYING], FLAG_CHAN_5_POS_1);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	3338      	adds	r3, #56	; 0x38
 80023fe:	2109      	movs	r1, #9
 8002400:	4618      	mov	r0, r3
 8002402:	f7ff feca 	bl	800219a <MASK_set_flag>

	MASK_set_flag(&event->mask_and[MASK_ON_THE_GROUND_ARMING], FLAG_ARMING);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	3308      	adds	r3, #8
 800240a:	2118      	movs	r1, #24
 800240c:	4618      	mov	r0, r3
 800240e:	f7ff fec4 	bl	800219a <MASK_set_flag>
	MASK_set_flag(&event->mask_or[MASK_ON_THE_GROUND_ARMING], FLAG_CHAN_5_POS_1);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	3340      	adds	r3, #64	; 0x40
 8002416:	2109      	movs	r1, #9
 8002418:	4618      	mov	r0, r3
 800241a:	f7ff febe 	bl	800219a <MASK_set_flag>

	MASK_set_flag(&event->mask_and[MASK_ON_THE_GROUND_CALIBRATION], FLAG_GYRO_CALI_IN_PROGRESS);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	3310      	adds	r3, #16
 8002422:	211b      	movs	r1, #27
 8002424:	4618      	mov	r0, r3
 8002426:	f7ff feb8 	bl	800219a <MASK_set_flag>
	MASK_set_flag(&event->mask_or[MASK_ON_THE_GROUND_CALIBRATION], FLAG_GYRO_CALI_DONE);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	3348      	adds	r3, #72	; 0x48
 800242e:	211c      	movs	r1, #28
 8002430:	4618      	mov	r0, r3
 8002432:	f7ff feb2 	bl	800219a <MASK_set_flag>


}
 8002436:	bf00      	nop
 8002438:	3708      	adds	r7, #8
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}

0800243e <mask_def_manual_accro>:

static void mask_def_manual_accro(Event_t * event){
 800243e:	b580      	push	{r7, lr}
 8002440:	b082      	sub	sp, #8
 8002442:	af00      	add	r7, sp, #0
 8002444:	6078      	str	r0, [r7, #4]
	MASK_set_flag(&event->mask_and[MASK_MANUAL_ON_THE_GROUND], FLAG_ARMED);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2119      	movs	r1, #25
 800244a:	4618      	mov	r0, r3
 800244c:	f7ff fea5 	bl	800219a <MASK_set_flag>
	MASK_set_flag(&event->mask_or[MASK_MANUAL_ON_THE_GROUND], FLAG_ARMED);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	3338      	adds	r3, #56	; 0x38
 8002454:	2119      	movs	r1, #25
 8002456:	4618      	mov	r0, r3
 8002458:	f7ff fe9f 	bl	800219a <MASK_set_flag>
}
 800245c:	bf00      	nop
 800245e:	3708      	adds	r7, #8
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}

08002464 <mask_def_arming>:

static void mask_def_arming(Event_t * event){
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
	MASK_set_flag(&event->mask_and[MASK_ARMING_ON_THE_GROUND], FLAG_GYRO_OK);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2100      	movs	r1, #0
 8002470:	4618      	mov	r0, r3
 8002472:	f7ff fe92 	bl	800219a <MASK_set_flag>

	MASK_set_flag(&event->mask_or[MASK_ARMING_ON_THE_GROUND], FLAG_CHAN_5_POS_3);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	3338      	adds	r3, #56	; 0x38
 800247a:	210a      	movs	r1, #10
 800247c:	4618      	mov	r0, r3
 800247e:	f7ff fe8c 	bl	800219a <MASK_set_flag>

	MASK_set_flag(&event->mask_not[MASK_ARMING_ON_THE_GROUND], FLAG_FLYING);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	3370      	adds	r3, #112	; 0x70
 8002486:	211d      	movs	r1, #29
 8002488:	4618      	mov	r0, r3
 800248a:	f7ff fe86 	bl	800219a <MASK_set_flag>
	MASK_set_flag(&event->mask_not[MASK_ARMING_ON_THE_GROUND], FLAG_BUSY);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	3370      	adds	r3, #112	; 0x70
 8002492:	211a      	movs	r1, #26
 8002494:	4618      	mov	r0, r3
 8002496:	f7ff fe80 	bl	800219a <MASK_set_flag>


}
 800249a:	bf00      	nop
 800249c:	3708      	adds	r7, #8
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}

080024a2 <mask_def_gyro_acc_calibration>:

static void mask_def_gyro_acc_calibration(Event_t * event){
 80024a2:	b580      	push	{r7, lr}
 80024a4:	b082      	sub	sp, #8
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	6078      	str	r0, [r7, #4]
	MASK_set_flag(&event->mask_and[MASK_GYRO_ACC_CALIBRATION], FLAG_GYRO_OK);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2100      	movs	r1, #0
 80024ae:	4618      	mov	r0, r3
 80024b0:	f7ff fe73 	bl	800219a <MASK_set_flag>

	MASK_set_flag(&event->mask_or[MASK_GYRO_ACC_CALIBRATION], FLAG_CHAN_9_PUSH);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	3338      	adds	r3, #56	; 0x38
 80024b8:	2113      	movs	r1, #19
 80024ba:	4618      	mov	r0, r3
 80024bc:	f7ff fe6d 	bl	800219a <MASK_set_flag>

	MASK_set_flag(&event->mask_not[MASK_GYRO_ACC_CALIBRATION], FLAG_BUSY);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	3370      	adds	r3, #112	; 0x70
 80024c4:	211a      	movs	r1, #26
 80024c6:	4618      	mov	r0, r3
 80024c8:	f7ff fe67 	bl	800219a <MASK_set_flag>
	MASK_set_flag(&event->mask_not[MASK_GYRO_ACC_CALIBRATION], FLAG_FLYING);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	3370      	adds	r3, #112	; 0x70
 80024d0:	211d      	movs	r1, #29
 80024d2:	4618      	mov	r0, r3
 80024d4:	f7ff fe61 	bl	800219a <MASK_set_flag>
}
 80024d8:	bf00      	nop
 80024da:	3708      	adds	r7, #8
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}

080024e0 <SCHEDULER_init>:
static bool_e queu_remove(task_t * task);
//static void queu_clear(void);		Not used



void SCHEDULER_init(system_t * sys_){
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b082      	sub	sp, #8
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
	//Mmorise l'emplacement donnes du systme
	sys = sys_ ;
 80024e8:	4a05      	ldr	r2, [pc, #20]	; (8002500 <SCHEDULER_init+0x20>)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6013      	str	r3, [r2, #0]

	//Init du debug pour le printf
	DEBUG_init();
 80024ee:	f7ff fb51 	bl	8001b94 <DEBUG_init>

	//Init des tches
	tasks_init(sys_);
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	f000 fab0 	bl	8002a58 <tasks_init>
}
 80024f8:	bf00      	nop
 80024fa:	3708      	adds	r7, #8
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	200014b8 	.word	0x200014b8

08002504 <SCHEDULER_run>:

void SCHEDULER_run(void){
 8002504:	b580      	push	{r7, lr}
 8002506:	b084      	sub	sp, #16
 8002508:	af00      	add	r7, sp, #0
	uint32_t current_time_us = TIME_us();
 800250a:	f000 fc07 	bl	8002d1c <TIME_us>
 800250e:	60f8      	str	r0, [r7, #12]
	task_t * task = get_first_task();
 8002510:	f000 f8ba 	bl	8002688 <get_first_task>
 8002514:	60b8      	str	r0, [r7, #8]
	bool_e task_executed = FALSE ;
 8002516:	2300      	movs	r3, #0
 8002518:	607b      	str	r3, [r7, #4]
	while(task_queu_position < task_queu_size && task != NULL){
 800251a:	e046      	b.n	80025aa <SCHEDULER_run+0xa6>

		switch(task->mode){
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	7a1b      	ldrb	r3, [r3, #8]
 8002520:	2b02      	cmp	r3, #2
 8002522:	d020      	beq.n	8002566 <SCHEDULER_run+0x62>
 8002524:	2b03      	cmp	r3, #3
 8002526:	d002      	beq.n	800252e <SCHEDULER_run+0x2a>
 8002528:	2b01      	cmp	r3, #1
 800252a:	d008      	beq.n	800253e <SCHEDULER_run+0x3a>
				task->mode = TASK_MODE_WAIT ;
				break;
			case TASK_MODE_TIMMER :
			case TASK_MODE_WAIT:
			default:
				break;
 800252c:	e027      	b.n	800257e <SCHEDULER_run+0x7a>
				current_time_us = task_process(task, current_time_us);
 800252e:	68f9      	ldr	r1, [r7, #12]
 8002530:	68b8      	ldr	r0, [r7, #8]
 8002532:	f000 f8cf 	bl	80026d4 <task_process>
 8002536:	60f8      	str	r0, [r7, #12]
				task_executed = TRUE ;
 8002538:	2301      	movs	r3, #1
 800253a:	607b      	str	r3, [r7, #4]
				break;
 800253c:	e01f      	b.n	800257e <SCHEDULER_run+0x7a>
				if(current_time_us >= task->desired_next_start_us){
 800253e:	68bb      	ldr	r3, [r7, #8]
 8002540:	6a1b      	ldr	r3, [r3, #32]
 8002542:	68fa      	ldr	r2, [r7, #12]
 8002544:	429a      	cmp	r2, r3
 8002546:	d319      	bcc.n	800257c <SCHEDULER_run+0x78>
					current_time_us = task_process(task, current_time_us);
 8002548:	68f9      	ldr	r1, [r7, #12]
 800254a:	68b8      	ldr	r0, [r7, #8]
 800254c:	f000 f8c2 	bl	80026d4 <task_process>
 8002550:	60f8      	str	r0, [r7, #12]
					task->desired_next_start_us += task->desired_period_us ;
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	6a1a      	ldr	r2, [r3, #32]
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	695b      	ldr	r3, [r3, #20]
 800255a:	441a      	add	r2, r3
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	621a      	str	r2, [r3, #32]
					task_executed = TRUE ;
 8002560:	2301      	movs	r3, #1
 8002562:	607b      	str	r3, [r7, #4]
				break;
 8002564:	e00a      	b.n	800257c <SCHEDULER_run+0x78>
				current_time_us = task_process(task, current_time_us);
 8002566:	68f9      	ldr	r1, [r7, #12]
 8002568:	68b8      	ldr	r0, [r7, #8]
 800256a:	f000 f8b3 	bl	80026d4 <task_process>
 800256e:	60f8      	str	r0, [r7, #12]
				task_executed = TRUE ;
 8002570:	2301      	movs	r3, #1
 8002572:	607b      	str	r3, [r7, #4]
				task->mode = TASK_MODE_WAIT ;
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	2200      	movs	r2, #0
 8002578:	721a      	strb	r2, [r3, #8]
				break;
 800257a:	e000      	b.n	800257e <SCHEDULER_run+0x7a>
				break;
 800257c:	bf00      	nop
		}
		if(task_executed && (task != TASK_get_task(TASK_SCHEDULER)) && (task != TASK_get_task(TASK_EVENT_CHECK)))
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d00d      	beq.n	80025a0 <SCHEDULER_run+0x9c>
 8002584:	2000      	movs	r0, #0
 8002586:	f000 fbb5 	bl	8002cf4 <TASK_get_task>
 800258a:	4602      	mov	r2, r0
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	4293      	cmp	r3, r2
 8002590:	d006      	beq.n	80025a0 <SCHEDULER_run+0x9c>
 8002592:	2001      	movs	r0, #1
 8002594:	f000 fbae 	bl	8002cf4 <TASK_get_task>
 8002598:	4602      	mov	r2, r0
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	4293      	cmp	r3, r2
 800259e:	d10e      	bne.n	80025be <SCHEDULER_run+0xba>
			//Stop the while loop if we executed a task
			break;
		task_executed = FALSE ;
 80025a0:	2300      	movs	r3, #0
 80025a2:	607b      	str	r3, [r7, #4]
		task = get_next_task();
 80025a4:	f000 f880 	bl	80026a8 <get_next_task>
 80025a8:	60b8      	str	r0, [r7, #8]
	while(task_queu_position < task_queu_size && task != NULL){
 80025aa:	4b07      	ldr	r3, [pc, #28]	; (80025c8 <SCHEDULER_run+0xc4>)
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	4b07      	ldr	r3, [pc, #28]	; (80025cc <SCHEDULER_run+0xc8>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	429a      	cmp	r2, r3
 80025b4:	d204      	bcs.n	80025c0 <SCHEDULER_run+0xbc>
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d1af      	bne.n	800251c <SCHEDULER_run+0x18>
	}
}
 80025bc:	e000      	b.n	80025c0 <SCHEDULER_run+0xbc>
			break;
 80025be:	bf00      	nop
}
 80025c0:	bf00      	nop
 80025c2:	3710      	adds	r7, #16
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	200014b4 	.word	0x200014b4
 80025cc:	200014b0 	.word	0x200014b0

080025d0 <SCHEDULER_task>:

void SCHEDULER_task(void){
 80025d0:	b480      	push	{r7}
 80025d2:	b083      	sub	sp, #12
 80025d4:	af00      	add	r7, sp, #0
	//Changement de mode pour les tches
	for(uint8_t t = 0; t < task_to_moove_counter; t++)
 80025d6:	2300      	movs	r3, #0
 80025d8:	71fb      	strb	r3, [r7, #7]
 80025da:	e00b      	b.n	80025f4 <SCHEDULER_task+0x24>
	{
		task_to_change[t]->mode = change_mode[t] ;
 80025dc:	79fa      	ldrb	r2, [r7, #7]
 80025de:	79fb      	ldrb	r3, [r7, #7]
 80025e0:	490c      	ldr	r1, [pc, #48]	; (8002614 <SCHEDULER_task+0x44>)
 80025e2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80025e6:	490c      	ldr	r1, [pc, #48]	; (8002618 <SCHEDULER_task+0x48>)
 80025e8:	5c8a      	ldrb	r2, [r1, r2]
 80025ea:	b2d2      	uxtb	r2, r2
 80025ec:	721a      	strb	r2, [r3, #8]
	for(uint8_t t = 0; t < task_to_moove_counter; t++)
 80025ee:	79fb      	ldrb	r3, [r7, #7]
 80025f0:	3301      	adds	r3, #1
 80025f2:	71fb      	strb	r3, [r7, #7]
 80025f4:	4b09      	ldr	r3, [pc, #36]	; (800261c <SCHEDULER_task+0x4c>)
 80025f6:	781b      	ldrb	r3, [r3, #0]
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	79fa      	ldrb	r2, [r7, #7]
 80025fc:	429a      	cmp	r2, r3
 80025fe:	d3ed      	bcc.n	80025dc <SCHEDULER_task+0xc>
	}
	task_to_moove_counter = 0 ;
 8002600:	4b06      	ldr	r3, [pc, #24]	; (800261c <SCHEDULER_task+0x4c>)
 8002602:	2200      	movs	r2, #0
 8002604:	701a      	strb	r2, [r3, #0]
}
 8002606:	bf00      	nop
 8002608:	370c      	adds	r7, #12
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop
 8002614:	200014bc 	.word	0x200014bc
 8002618:	200014f0 	.word	0x200014f0
 800261c:	200014fd 	.word	0x200014fd

08002620 <SCHEDULER_get_cpu_load>:

uint32_t SCHEDULER_get_cpu_load(void){
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
	uint32_t load_pourcentage = 0 ;
 8002626:	2300      	movs	r3, #0
 8002628:	607b      	str	r3, [r7, #4]
	for(uint32_t t = 2; t < task_queu_size; t++)
 800262a:	2302      	movs	r3, #2
 800262c:	603b      	str	r3, [r7, #0]
 800262e:	e01b      	b.n	8002668 <SCHEDULER_get_cpu_load+0x48>
		if(task_queu[t]->real_period_us)
 8002630:	4a13      	ldr	r2, [pc, #76]	; (8002680 <SCHEDULER_get_cpu_load+0x60>)
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002638:	699b      	ldr	r3, [r3, #24]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d011      	beq.n	8002662 <SCHEDULER_get_cpu_load+0x42>
			load_pourcentage += task_queu[t]->duration_us * 100 / task_queu[t]->real_period_us ;
 800263e:	4a10      	ldr	r2, [pc, #64]	; (8002680 <SCHEDULER_get_cpu_load+0x60>)
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002646:	68db      	ldr	r3, [r3, #12]
 8002648:	2264      	movs	r2, #100	; 0x64
 800264a:	fb02 f203 	mul.w	r2, r2, r3
 800264e:	490c      	ldr	r1, [pc, #48]	; (8002680 <SCHEDULER_get_cpu_load+0x60>)
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002656:	699b      	ldr	r3, [r3, #24]
 8002658:	fbb2 f3f3 	udiv	r3, r2, r3
 800265c:	687a      	ldr	r2, [r7, #4]
 800265e:	4413      	add	r3, r2
 8002660:	607b      	str	r3, [r7, #4]
	for(uint32_t t = 2; t < task_queu_size; t++)
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	3301      	adds	r3, #1
 8002666:	603b      	str	r3, [r7, #0]
 8002668:	4b06      	ldr	r3, [pc, #24]	; (8002684 <SCHEDULER_get_cpu_load+0x64>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	683a      	ldr	r2, [r7, #0]
 800266e:	429a      	cmp	r2, r3
 8002670:	d3de      	bcc.n	8002630 <SCHEDULER_get_cpu_load+0x10>


	return load_pourcentage ;
 8002672:	687b      	ldr	r3, [r7, #4]
}
 8002674:	4618      	mov	r0, r3
 8002676:	370c      	adds	r7, #12
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr
 8002680:	2000147c 	.word	0x2000147c
 8002684:	200014b0 	.word	0x200014b0

08002688 <get_first_task>:

static task_t * get_first_task(void){
 8002688:	b480      	push	{r7}
 800268a:	af00      	add	r7, sp, #0
	task_queu_position = 0 ;
 800268c:	4b04      	ldr	r3, [pc, #16]	; (80026a0 <get_first_task+0x18>)
 800268e:	2200      	movs	r2, #0
 8002690:	601a      	str	r2, [r3, #0]
	return task_queu[0] ;
 8002692:	4b04      	ldr	r3, [pc, #16]	; (80026a4 <get_first_task+0x1c>)
 8002694:	681b      	ldr	r3, [r3, #0]
}
 8002696:	4618      	mov	r0, r3
 8002698:	46bd      	mov	sp, r7
 800269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269e:	4770      	bx	lr
 80026a0:	200014b4 	.word	0x200014b4
 80026a4:	2000147c 	.word	0x2000147c

080026a8 <get_next_task>:

static task_t * get_next_task(void){
 80026a8:	b480      	push	{r7}
 80026aa:	af00      	add	r7, sp, #0
	return task_queu[++task_queu_position];
 80026ac:	4b07      	ldr	r3, [pc, #28]	; (80026cc <get_next_task+0x24>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	3301      	adds	r3, #1
 80026b2:	4a06      	ldr	r2, [pc, #24]	; (80026cc <get_next_task+0x24>)
 80026b4:	6013      	str	r3, [r2, #0]
 80026b6:	4b05      	ldr	r3, [pc, #20]	; (80026cc <get_next_task+0x24>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4a05      	ldr	r2, [pc, #20]	; (80026d0 <get_next_task+0x28>)
 80026bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr
 80026ca:	bf00      	nop
 80026cc:	200014b4 	.word	0x200014b4
 80026d0:	2000147c 	.word	0x2000147c

080026d4 <task_process>:

static uint32_t task_process(task_t * task, uint32_t current_time_us){
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b082      	sub	sp, #8
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
 80026dc:	6039      	str	r1, [r7, #0]

	//Si la tche n'as pas de fonction associe on s'arrte
	if(task->process == NULL)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d101      	bne.n	80026ea <task_process+0x16>
		return current_time_us ;
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	e09d      	b.n	8002826 <task_process+0x152>

	//Calcul de la priode relle en appliquant une moyenne glissante
	task->real_period_us_average_sum -= task->real_period_us_average_array[task->average_index];
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 80026f4:	6879      	ldr	r1, [r7, #4]
 80026f6:	3308      	adds	r3, #8
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	440b      	add	r3, r1
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	1ad2      	subs	r2, r2, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	675a      	str	r2, [r3, #116]	; 0x74
	task->real_period_us_average_array[task->average_index] = current_time_us - task->last_execution_us ;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	69da      	ldr	r2, [r3, #28]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800270e:	6839      	ldr	r1, [r7, #0]
 8002710:	1a8a      	subs	r2, r1, r2
 8002712:	6879      	ldr	r1, [r7, #4]
 8002714:	3308      	adds	r3, #8
 8002716:	009b      	lsls	r3, r3, #2
 8002718:	440b      	add	r3, r1
 800271a:	605a      	str	r2, [r3, #4]
	task->real_period_us_average_sum += task->real_period_us_average_array[task->average_index] ;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8002726:	6879      	ldr	r1, [r7, #4]
 8002728:	3308      	adds	r3, #8
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	440b      	add	r3, r1
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	441a      	add	r2, r3
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	675a      	str	r2, [r3, #116]	; 0x74
	task->real_period_us = task->real_period_us_average_sum / TASK_STAT_AVERAGE_OVER ;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800273a:	4a3d      	ldr	r2, [pc, #244]	; (8002830 <task_process+0x15c>)
 800273c:	fba2 2303 	umull	r2, r3, r2, r3
 8002740:	091a      	lsrs	r2, r3, #4
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	619a      	str	r2, [r3, #24]

	task->last_execution_us = current_time_us ;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	683a      	ldr	r2, [r7, #0]
 800274a:	61da      	str	r2, [r3, #28]
	task->process(current_time_us);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	6838      	ldr	r0, [r7, #0]
 8002752:	4798      	blx	r3
	current_time_us = TIME_us();
 8002754:	f000 fae2 	bl	8002d1c <TIME_us>
 8002758:	6038      	str	r0, [r7, #0]


	//Calcul du "burst time" avec une moyenne glissante
	task->duration_us_average_sum -= task->duration_us_average_array[task->average_index];
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	f8d3 10cc 	ldr.w	r1, [r3, #204]	; 0xcc
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	311e      	adds	r1, #30
 800276a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800276e:	1ad2      	subs	r2, r2, r3
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	task->duration_us_average_array[task->average_index] = current_time_us - task->last_execution_us ;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	69db      	ldr	r3, [r3, #28]
 800277a:	687a      	ldr	r2, [r7, #4]
 800277c:	f8d2 20cc 	ldr.w	r2, [r2, #204]	; 0xcc
 8002780:	6839      	ldr	r1, [r7, #0]
 8002782:	1ac9      	subs	r1, r1, r3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	321e      	adds	r2, #30
 8002788:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	task->duration_us_worst = MAX(task->duration_us_average_array[task->average_index] , task->duration_us_worst);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	691a      	ldr	r2, [r3, #16]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	f8d3 10cc 	ldr.w	r1, [r3, #204]	; 0xcc
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	311e      	adds	r1, #30
 800279a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800279e:	429a      	cmp	r2, r3
 80027a0:	bf38      	it	cc
 80027a2:	461a      	movcc	r2, r3
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	611a      	str	r2, [r3, #16]
	task->duration_us_average_sum += task->duration_us_average_array[task->average_index];
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	f8d3 10cc 	ldr.w	r1, [r3, #204]	; 0xcc
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	311e      	adds	r1, #30
 80027b8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80027bc:	441a      	add	r2, r3
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	task->duration_us = task->duration_us_average_sum / TASK_STAT_AVERAGE_OVER ;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 80027ca:	4a19      	ldr	r2, [pc, #100]	; (8002830 <task_process+0x15c>)
 80027cc:	fba2 2303 	umull	r2, r3, r2, r3
 80027d0:	091a      	lsrs	r2, r3, #4
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	60da      	str	r2, [r3, #12]

	if(task->duration_us_average_array[task->average_index] > 1000)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	321e      	adds	r2, #30
 80027e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027e4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80027e8:	d90c      	bls.n	8002804 <task_process+0x130>
		task->duration_us_average_array[task->average_index] ++ ;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 80027f0:	687a      	ldr	r2, [r7, #4]
 80027f2:	f103 011e 	add.w	r1, r3, #30
 80027f6:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80027fa:	1c51      	adds	r1, r2, #1
 80027fc:	687a      	ldr	r2, [r7, #4]
 80027fe:	331e      	adds	r3, #30
 8002800:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

	if(++task->average_index == TASK_STAT_AVERAGE_OVER)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800280a:	1c5a      	adds	r2, r3, #1
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8002818:	2b14      	cmp	r3, #20
 800281a:	d103      	bne.n	8002824 <task_process+0x150>
		task->average_index = 0 ;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2200      	movs	r2, #0
 8002820:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	return current_time_us ;
 8002824:	683b      	ldr	r3, [r7, #0]
}
 8002826:	4618      	mov	r0, r3
 8002828:	3708      	adds	r7, #8
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	cccccccd 	.word	0xcccccccd

08002834 <SCHEDULER_enable_task>:




//Activation ou dsactivation par ajout ou suppression dans la queu dans la queu
void SCHEDULER_enable_task(task_ids_t id, bool_e enable){
 8002834:	b580      	push	{r7, lr}
 8002836:	b082      	sub	sp, #8
 8002838:	af00      	add	r7, sp, #0
 800283a:	4603      	mov	r3, r0
 800283c:	6039      	str	r1, [r7, #0]
 800283e:	71fb      	strb	r3, [r7, #7]
	if(enable)
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d008      	beq.n	8002858 <SCHEDULER_enable_task+0x24>
		queu_add(TASK_get_task(id));
 8002846:	79fb      	ldrb	r3, [r7, #7]
 8002848:	4618      	mov	r0, r3
 800284a:	f000 fa53 	bl	8002cf4 <TASK_get_task>
 800284e:	4603      	mov	r3, r0
 8002850:	4618      	mov	r0, r3
 8002852:	f000 f861 	bl	8002918 <queu_add>
	else
		queu_remove(TASK_get_task(id));
}
 8002856:	e007      	b.n	8002868 <SCHEDULER_enable_task+0x34>
		queu_remove(TASK_get_task(id));
 8002858:	79fb      	ldrb	r3, [r7, #7]
 800285a:	4618      	mov	r0, r3
 800285c:	f000 fa4a 	bl	8002cf4 <TASK_get_task>
 8002860:	4603      	mov	r3, r0
 8002862:	4618      	mov	r0, r3
 8002864:	f000 f8b6 	bl	80029d4 <queu_remove>
}
 8002868:	bf00      	nop
 800286a:	3708      	adds	r7, #8
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}

08002870 <SCHEDULER_task_set_mode>:

void SCHEDULER_task_set_mode(task_ids_t id, task_mode_e mode){
 8002870:	b590      	push	{r4, r7, lr}
 8002872:	b083      	sub	sp, #12
 8002874:	af00      	add	r7, sp, #0
 8002876:	4603      	mov	r3, r0
 8002878:	460a      	mov	r2, r1
 800287a:	71fb      	strb	r3, [r7, #7]
 800287c:	4613      	mov	r3, r2
 800287e:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("cpsid i" : : : "memory");
 8002880:	b672      	cpsid	i
	__disable_irq();
	task_to_change[task_to_moove_counter] = TASK_get_task(id);
 8002882:	4b0e      	ldr	r3, [pc, #56]	; (80028bc <SCHEDULER_task_set_mode+0x4c>)
 8002884:	781b      	ldrb	r3, [r3, #0]
 8002886:	b2db      	uxtb	r3, r3
 8002888:	461c      	mov	r4, r3
 800288a:	79fb      	ldrb	r3, [r7, #7]
 800288c:	4618      	mov	r0, r3
 800288e:	f000 fa31 	bl	8002cf4 <TASK_get_task>
 8002892:	4602      	mov	r2, r0
 8002894:	4b0a      	ldr	r3, [pc, #40]	; (80028c0 <SCHEDULER_task_set_mode+0x50>)
 8002896:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
	change_mode[task_to_moove_counter++] = mode ;
 800289a:	4b08      	ldr	r3, [pc, #32]	; (80028bc <SCHEDULER_task_set_mode+0x4c>)
 800289c:	781b      	ldrb	r3, [r3, #0]
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	1c5a      	adds	r2, r3, #1
 80028a2:	b2d1      	uxtb	r1, r2
 80028a4:	4a05      	ldr	r2, [pc, #20]	; (80028bc <SCHEDULER_task_set_mode+0x4c>)
 80028a6:	7011      	strb	r1, [r2, #0]
 80028a8:	4619      	mov	r1, r3
 80028aa:	4a06      	ldr	r2, [pc, #24]	; (80028c4 <SCHEDULER_task_set_mode+0x54>)
 80028ac:	79bb      	ldrb	r3, [r7, #6]
 80028ae:	5453      	strb	r3, [r2, r1]
  __ASM volatile ("cpsie i" : : : "memory");
 80028b0:	b662      	cpsie	i
	__enable_irq();
}
 80028b2:	bf00      	nop
 80028b4:	370c      	adds	r7, #12
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd90      	pop	{r4, r7, pc}
 80028ba:	bf00      	nop
 80028bc:	200014fd 	.word	0x200014fd
 80028c0:	200014bc 	.word	0x200014bc
 80028c4:	200014f0 	.word	0x200014f0

080028c8 <queu_contains>:
//static void queu_clear(void){
//	memset(task_queu, 0, sizeof(task_queu));
//	task_queu_size = 0 ;
//}

static bool_e queu_contains(task_t * task){
 80028c8:	b480      	push	{r7}
 80028ca:	b085      	sub	sp, #20
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
	if(task == NULL)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d101      	bne.n	80028da <queu_contains+0x12>
		return FALSE ;
 80028d6:	2300      	movs	r3, #0
 80028d8:	e014      	b.n	8002904 <queu_contains+0x3c>

	for(uint32_t t = 0; t < task_queu_size; t++)
 80028da:	2300      	movs	r3, #0
 80028dc:	60fb      	str	r3, [r7, #12]
 80028de:	e00b      	b.n	80028f8 <queu_contains+0x30>
		if(task_queu[t] == task)
 80028e0:	4a0b      	ldr	r2, [pc, #44]	; (8002910 <queu_contains+0x48>)
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028e8:	687a      	ldr	r2, [r7, #4]
 80028ea:	429a      	cmp	r2, r3
 80028ec:	d101      	bne.n	80028f2 <queu_contains+0x2a>
			return TRUE ;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e008      	b.n	8002904 <queu_contains+0x3c>
	for(uint32_t t = 0; t < task_queu_size; t++)
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	3301      	adds	r3, #1
 80028f6:	60fb      	str	r3, [r7, #12]
 80028f8:	4b06      	ldr	r3, [pc, #24]	; (8002914 <queu_contains+0x4c>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	68fa      	ldr	r2, [r7, #12]
 80028fe:	429a      	cmp	r2, r3
 8002900:	d3ee      	bcc.n	80028e0 <queu_contains+0x18>
	return FALSE ;
 8002902:	2300      	movs	r3, #0
}
 8002904:	4618      	mov	r0, r3
 8002906:	3714      	adds	r7, #20
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr
 8002910:	2000147c 	.word	0x2000147c
 8002914:	200014b0 	.word	0x200014b0

08002918 <queu_add>:

static bool_e queu_add(task_t * task){
 8002918:	b580      	push	{r7, lr}
 800291a:	b084      	sub	sp, #16
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]

	if(queu_contains(task) || task_queu_size >= TASK_COUNT || task == NULL)
 8002920:	6878      	ldr	r0, [r7, #4]
 8002922:	f7ff ffd1 	bl	80028c8 <queu_contains>
 8002926:	4603      	mov	r3, r0
 8002928:	2b00      	cmp	r3, #0
 800292a:	d106      	bne.n	800293a <queu_add+0x22>
 800292c:	4b27      	ldr	r3, [pc, #156]	; (80029cc <queu_add+0xb4>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	2b0c      	cmp	r3, #12
 8002932:	d802      	bhi.n	800293a <queu_add+0x22>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d101      	bne.n	800293e <queu_add+0x26>
		return FALSE ;
 800293a:	2300      	movs	r3, #0
 800293c:	e041      	b.n	80029c2 <queu_add+0xaa>


	uint32_t t = 0 ;
 800293e:	2300      	movs	r3, #0
 8002940:	60fb      	str	r3, [r7, #12]
	while(t < TASK_COUNT)
 8002942:	e03a      	b.n	80029ba <queu_add+0xa2>
	{
		if(task_queu[t] == NULL)
 8002944:	4a22      	ldr	r2, [pc, #136]	; (80029d0 <queu_add+0xb8>)
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d10b      	bne.n	8002968 <queu_add+0x50>
		{
			task_queu[t] = task ;
 8002950:	491f      	ldr	r1, [pc, #124]	; (80029d0 <queu_add+0xb8>)
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	687a      	ldr	r2, [r7, #4]
 8002956:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			task_queu_size ++ ;
 800295a:	4b1c      	ldr	r3, [pc, #112]	; (80029cc <queu_add+0xb4>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	3301      	adds	r3, #1
 8002960:	4a1a      	ldr	r2, [pc, #104]	; (80029cc <queu_add+0xb4>)
 8002962:	6013      	str	r3, [r2, #0]
			return TRUE;
 8002964:	2301      	movs	r3, #1
 8002966:	e02c      	b.n	80029c2 <queu_add+0xaa>
		}
		else if(task->static_priority > task_queu[t]->static_priority){
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	781a      	ldrb	r2, [r3, #0]
 800296c:	4918      	ldr	r1, [pc, #96]	; (80029d0 <queu_add+0xb8>)
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002974:	781b      	ldrb	r3, [r3, #0]
 8002976:	429a      	cmp	r2, r3
 8002978:	d91c      	bls.n	80029b4 <queu_add+0x9c>
			memmove(&task_queu[t+1], &task_queu[t], sizeof(task) * (task_queu_size - t));
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	3301      	adds	r3, #1
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	4a13      	ldr	r2, [pc, #76]	; (80029d0 <queu_add+0xb8>)
 8002982:	1898      	adds	r0, r3, r2
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	009b      	lsls	r3, r3, #2
 8002988:	4a11      	ldr	r2, [pc, #68]	; (80029d0 <queu_add+0xb8>)
 800298a:	1899      	adds	r1, r3, r2
 800298c:	4b0f      	ldr	r3, [pc, #60]	; (80029cc <queu_add+0xb4>)
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	1ad3      	subs	r3, r2, r3
 8002994:	009b      	lsls	r3, r3, #2
 8002996:	461a      	mov	r2, r3
 8002998:	f008 fb2c 	bl	800aff4 <memmove>
			task_queu[t] = task ;
 800299c:	490c      	ldr	r1, [pc, #48]	; (80029d0 <queu_add+0xb8>)
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	687a      	ldr	r2, [r7, #4]
 80029a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			task_queu_size ++ ;
 80029a6:	4b09      	ldr	r3, [pc, #36]	; (80029cc <queu_add+0xb4>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	3301      	adds	r3, #1
 80029ac:	4a07      	ldr	r2, [pc, #28]	; (80029cc <queu_add+0xb4>)
 80029ae:	6013      	str	r3, [r2, #0]
			return TRUE ;
 80029b0:	2301      	movs	r3, #1
 80029b2:	e006      	b.n	80029c2 <queu_add+0xaa>
		}
		t++;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	3301      	adds	r3, #1
 80029b8:	60fb      	str	r3, [r7, #12]
	while(t < TASK_COUNT)
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	2b0c      	cmp	r3, #12
 80029be:	d9c1      	bls.n	8002944 <queu_add+0x2c>
	}
	return FALSE ;
 80029c0:	2300      	movs	r3, #0
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	3710      	adds	r7, #16
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	200014b0 	.word	0x200014b0
 80029d0:	2000147c 	.word	0x2000147c

080029d4 <queu_remove>:

static bool_e queu_remove(task_t * task){
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b084      	sub	sp, #16
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
	if(!queu_contains(task) || task == NULL)
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	f7ff ff73 	bl	80028c8 <queu_contains>
 80029e2:	4603      	mov	r3, r0
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d002      	beq.n	80029ee <queu_remove+0x1a>
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d101      	bne.n	80029f2 <queu_remove+0x1e>
		return FALSE ;
 80029ee:	2300      	movs	r3, #0
 80029f0:	e02a      	b.n	8002a48 <queu_remove+0x74>

	for(uint32_t t = 0; t < task_queu_size; t ++){
 80029f2:	2300      	movs	r3, #0
 80029f4:	60fb      	str	r3, [r7, #12]
 80029f6:	e021      	b.n	8002a3c <queu_remove+0x68>
		if(task == task_queu[t]){
 80029f8:	4a15      	ldr	r2, [pc, #84]	; (8002a50 <queu_remove+0x7c>)
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a00:	687a      	ldr	r2, [r7, #4]
 8002a02:	429a      	cmp	r2, r3
 8002a04:	d117      	bne.n	8002a36 <queu_remove+0x62>
			memmove(&task_queu[t], &task_queu[t+1], sizeof(task) * (task_queu_size - t));
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	009b      	lsls	r3, r3, #2
 8002a0a:	4a11      	ldr	r2, [pc, #68]	; (8002a50 <queu_remove+0x7c>)
 8002a0c:	1898      	adds	r0, r3, r2
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	3301      	adds	r3, #1
 8002a12:	009b      	lsls	r3, r3, #2
 8002a14:	4a0e      	ldr	r2, [pc, #56]	; (8002a50 <queu_remove+0x7c>)
 8002a16:	1899      	adds	r1, r3, r2
 8002a18:	4b0e      	ldr	r3, [pc, #56]	; (8002a54 <queu_remove+0x80>)
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	1ad3      	subs	r3, r2, r3
 8002a20:	009b      	lsls	r3, r3, #2
 8002a22:	461a      	mov	r2, r3
 8002a24:	f008 fae6 	bl	800aff4 <memmove>
			task_queu_size -- ;
 8002a28:	4b0a      	ldr	r3, [pc, #40]	; (8002a54 <queu_remove+0x80>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	3b01      	subs	r3, #1
 8002a2e:	4a09      	ldr	r2, [pc, #36]	; (8002a54 <queu_remove+0x80>)
 8002a30:	6013      	str	r3, [r2, #0]
			return TRUE ;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e008      	b.n	8002a48 <queu_remove+0x74>
	for(uint32_t t = 0; t < task_queu_size; t ++){
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	3301      	adds	r3, #1
 8002a3a:	60fb      	str	r3, [r7, #12]
 8002a3c:	4b05      	ldr	r3, [pc, #20]	; (8002a54 <queu_remove+0x80>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	68fa      	ldr	r2, [r7, #12]
 8002a42:	429a      	cmp	r2, r3
 8002a44:	d3d8      	bcc.n	80029f8 <queu_remove+0x24>
		}
	}
	return FALSE ;
 8002a46:	2300      	movs	r3, #0
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	3710      	adds	r7, #16
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	2000147c 	.word	0x2000147c
 8002a54:	200014b0 	.word	0x200014b0

08002a58 <tasks_init>:

static uint32_t start_time_gyro = 0;
static uint32_t end_time_filtering_gyro= 0;


void tasks_init(system_t * sys_){
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
	//On mmorise o se trouve notre structure systme
	sys = sys_ ;
 8002a60:	4a19      	ldr	r2, [pc, #100]	; (8002ac8 <tasks_init+0x70>)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6013      	str	r3, [r2, #0]

	//Activation des tches
	SCHEDULER_enable_task(TASK_SCHEDULER, TRUE);
 8002a66:	2101      	movs	r1, #1
 8002a68:	2000      	movs	r0, #0
 8002a6a:	f7ff fee3 	bl	8002834 <SCHEDULER_enable_task>
	SCHEDULER_enable_task(TASK_EVENT_CHECK, TRUE);
 8002a6e:	2101      	movs	r1, #1
 8002a70:	2001      	movs	r0, #1
 8002a72:	f7ff fedf 	bl	8002834 <SCHEDULER_enable_task>

	SCHEDULER_enable_task(TASK_LED, TRUE);
 8002a76:	2101      	movs	r1, #1
 8002a78:	2003      	movs	r0, #3
 8002a7a:	f7ff fedb 	bl	8002834 <SCHEDULER_enable_task>
	//SCHEDULER_enable_task(TASK_PRINTF, TRUE);
	SCHEDULER_enable_task(TASK_ORIENTATION_UPDATE, TRUE);
 8002a7e:	2101      	movs	r1, #1
 8002a80:	2008      	movs	r0, #8
 8002a82:	f7ff fed7 	bl	8002834 <SCHEDULER_enable_task>
	SCHEDULER_enable_task(TASK_GYRO_FILTER, TRUE);
 8002a86:	2101      	movs	r1, #1
 8002a88:	2005      	movs	r0, #5
 8002a8a:	f7ff fed3 	bl	8002834 <SCHEDULER_enable_task>
	SCHEDULER_enable_task(TASK_GYRO_UPDATE, TRUE);
 8002a8e:	2101      	movs	r1, #1
 8002a90:	2004      	movs	r0, #4
 8002a92:	f7ff fecf 	bl	8002834 <SCHEDULER_enable_task>
	SCHEDULER_enable_task(TASK_ACC_FILTER, TRUE);
 8002a96:	2101      	movs	r1, #1
 8002a98:	2007      	movs	r0, #7
 8002a9a:	f7ff fecb 	bl	8002834 <SCHEDULER_enable_task>
	SCHEDULER_enable_task(TASK_CONTROLLER_CHANNEL_UPDATE, TRUE);
 8002a9e:	2101      	movs	r1, #1
 8002aa0:	2009      	movs	r0, #9
 8002aa2:	f7ff fec7 	bl	8002834 <SCHEDULER_enable_task>
	SCHEDULER_enable_task(TASK_CONTROLLER_CHANNEL_ANALYSIS, TRUE);
 8002aa6:	2101      	movs	r1, #1
 8002aa8:	200a      	movs	r0, #10
 8002aaa:	f7ff fec3 	bl	8002834 <SCHEDULER_enable_task>
	SCHEDULER_enable_task(TASK_HIGH_LVL, TRUE);
 8002aae:	2101      	movs	r1, #1
 8002ab0:	200b      	movs	r0, #11
 8002ab2:	f7ff febf 	bl	8002834 <SCHEDULER_enable_task>
	SCHEDULER_enable_task(TASK_TELEMETRIE, TRUE);
 8002ab6:	2101      	movs	r1, #1
 8002ab8:	200c      	movs	r0, #12
 8002aba:	f7ff febb 	bl	8002834 <SCHEDULER_enable_task>

}
 8002abe:	bf00      	nop
 8002ac0:	3708      	adds	r7, #8
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	20001500 	.word	0x20001500

08002acc <process_print_f>:

void process_print_f(uint32_t current_time_us){
 8002acc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002ad0:	b088      	sub	sp, #32
 8002ad2:	af04      	add	r7, sp, #16
 8002ad4:	6078      	str	r0, [r7, #4]
	//printf("%d\t%d\t%d\t%d\t%d\t%d\n", data[0], data[1], data[2], data[3], data[4], data[5]);
//	gyro_t * gyro = &sys->sensors.gyro ;
//	acc_t * acc = &sys->sensors.acc ;
	orientation_t * ori = &sys->orientation ;
 8002ad6:	4b14      	ldr	r3, [pc, #80]	; (8002b28 <process_print_f+0x5c>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 8002ade:	60fb      	str	r3, [r7, #12]
	//printf("%d\t%d\t%d\t%lu\n",sys->sensors.gyro.mpu->gyro_raw[0], sys->sensors.gyro.mpu->gyro_raw[1], sys->sensors.gyro.mpu->gyro_raw[2], TASK_get_task(TASK_GYRO)->it_duration_us);
	//printf("%f\t%f\t%f\t%f\t%f\t%f\t%lu\n",acc->raw[0], acc->raw[1], acc->raw[2],gyro->raw[0], gyro->raw[1], gyro->raw[2], TASK_get_task(TASK_GYRO_UPDATE)->duration_us);
	//printf("%f\t%f\t%lu\n", acc->filtered[ACC_AXE_Z], gyro->filtered[ACC_AXE_X], delta_1);
	//printf("%f\n", acc->filtered[GYRO_AXE_X]);
	//printf("%lu\n", delta_1);
	printf("%f\t%f\t%f\n", ori->angular_position[0], ori->angular_velocity[0], ori->acc_angles[0]);
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f7fd fd2f 	bl	8000548 <__aeabi_f2d>
 8002aea:	4680      	mov	r8, r0
 8002aec:	4689      	mov	r9, r1
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	68db      	ldr	r3, [r3, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4618      	mov	r0, r3
 8002af6:	f7fd fd27 	bl	8000548 <__aeabi_f2d>
 8002afa:	4604      	mov	r4, r0
 8002afc:	460d      	mov	r5, r1
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	691b      	ldr	r3, [r3, #16]
 8002b02:	4618      	mov	r0, r3
 8002b04:	f7fd fd20 	bl	8000548 <__aeabi_f2d>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	460b      	mov	r3, r1
 8002b0c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002b10:	e9cd 4500 	strd	r4, r5, [sp]
 8002b14:	4642      	mov	r2, r8
 8002b16:	464b      	mov	r3, r9
 8002b18:	4804      	ldr	r0, [pc, #16]	; (8002b2c <process_print_f+0x60>)
 8002b1a:	f008 fee9 	bl	800b8f0 <iprintf>
}
 8002b1e:	bf00      	nop
 8002b20:	3710      	adds	r7, #16
 8002b22:	46bd      	mov	sp, r7
 8002b24:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002b28:	20001500 	.word	0x20001500
 8002b2c:	0800dc20 	.word	0x0800dc20

08002b30 <process_led>:


void process_led(uint32_t current_time_us){
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b084      	sub	sp, #16
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
	uint8_t data[2];
	data[0] = (uint8_t)(sys->orientation.angular_position[ORIENTATION_ROLL] + 100);
 8002b38:	4b11      	ldr	r3, [pc, #68]	; (8002b80 <process_led+0x50>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	edd3 7a79 	vldr	s15, [r3, #484]	; 0x1e4
 8002b40:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8002b84 <process_led+0x54>
 8002b44:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002b48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b4c:	edc7 7a00 	vstr	s15, [r7]
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	b2db      	uxtb	r3, r3
 8002b54:	733b      	strb	r3, [r7, #12]
	data[1] = SCHEDULER_get_cpu_load();
 8002b56:	f7ff fd63 	bl	8002620 <SCHEDULER_get_cpu_load>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	737b      	strb	r3, [r7, #13]
	TELEMETRY_Send_Data(&sys->radio.telemetry, data, 1);
 8002b60:	4b07      	ldr	r3, [pc, #28]	; (8002b80 <process_led+0x50>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f503 7333 	add.w	r3, r3, #716	; 0x2cc
 8002b68:	f107 010c 	add.w	r1, r7, #12
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f002 fe9c 	bl	80058ac <TELEMETRY_Send_Data>
	IHM_Update();
 8002b74:	f7fe feec 	bl	8001950 <IHM_Update>
}
 8002b78:	bf00      	nop
 8002b7a:	3710      	adds	r7, #16
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	20001500 	.word	0x20001500
 8002b84:	42c80000 	.word	0x42c80000

08002b88 <process_gyro_update>:

void process_gyro_update(uint32_t current_time_us){
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b082      	sub	sp, #8
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
	start_time_gyro = current_time_us ;
 8002b90:	4a06      	ldr	r2, [pc, #24]	; (8002bac <process_gyro_update+0x24>)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6013      	str	r3, [r2, #0]
	GYRO_ACC_update_dma(&sys->sensors.gyro);
 8002b96:	4b06      	ldr	r3, [pc, #24]	; (8002bb0 <process_gyro_update+0x28>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	3330      	adds	r3, #48	; 0x30
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f000 ff2b 	bl	80039f8 <GYRO_ACC_update_dma>

}
 8002ba2:	bf00      	nop
 8002ba4:	3708      	adds	r7, #8
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	bf00      	nop
 8002bac:	20001504 	.word	0x20001504
 8002bb0:	20001500 	.word	0x20001500

08002bb4 <process_gyro_filter>:

void process_gyro_filter(uint32_t current_time_us){
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b082      	sub	sp, #8
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
	end_time_filtering_gyro = current_time_us ;
 8002bbc:	4a06      	ldr	r2, [pc, #24]	; (8002bd8 <process_gyro_filter+0x24>)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6013      	str	r3, [r2, #0]

	GYRO_process_lpf(&sys->sensors.gyro);
 8002bc2:	4b06      	ldr	r3, [pc, #24]	; (8002bdc <process_gyro_filter+0x28>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	3330      	adds	r3, #48	; 0x30
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f000 ff31 	bl	8003a30 <GYRO_process_lpf>

}
 8002bce:	bf00      	nop
 8002bd0:	3708      	adds	r7, #8
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	20001508 	.word	0x20001508
 8002bdc:	20001500 	.word	0x20001500

08002be0 <process_acc_update>:

void process_acc_update(uint32_t current_time_us){
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b082      	sub	sp, #8
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
	ACC_update(&sys->sensors.acc);
 8002be8:	4b04      	ldr	r3, [pc, #16]	; (8002bfc <process_acc_update+0x1c>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	33a4      	adds	r3, #164	; 0xa4
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f000 fdba 	bl	8003768 <ACC_update>
}
 8002bf4:	bf00      	nop
 8002bf6:	3708      	adds	r7, #8
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	20001500 	.word	0x20001500

08002c00 <process_acc_filter>:

void process_acc_filter(uint32_t current_time_us){
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b082      	sub	sp, #8
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
	ACC_process_lpf(&sys->sensors.acc);
 8002c08:	4b04      	ldr	r3, [pc, #16]	; (8002c1c <process_acc_filter+0x1c>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	33a4      	adds	r3, #164	; 0xa4
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f000 fdc8 	bl	80037a4 <ACC_process_lpf>
}
 8002c14:	bf00      	nop
 8002c16:	3708      	adds	r7, #8
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	20001500 	.word	0x20001500

08002c20 <process_event_main>:

void process_event_main(uint32_t current_time_us){
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b082      	sub	sp, #8
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
	UNUSED(current_time_us);
	EVENT_process(FALSE);
 8002c28:	2000      	movs	r0, #0
 8002c2a:	f7ff f999 	bl	8001f60 <EVENT_process>
}
 8002c2e:	bf00      	nop
 8002c30:	3708      	adds	r7, #8
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}
	...

08002c38 <process_orientation_update>:

void process_orientation_update(uint32_t current_time_us){
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b082      	sub	sp, #8
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]

	ORIENTATION_Update(&sys->orientation);
 8002c40:	4b08      	ldr	r3, [pc, #32]	; (8002c64 <process_orientation_update+0x2c>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f7fe fa3d 	bl	80010c8 <ORIENTATION_Update>

	REGULATION_POSITION_Process();
 8002c4e:	f000 fd27 	bl	80036a0 <REGULATION_POSITION_Process>
	REGULATION_ORIENTATION_Process();
 8002c52:	f000 fc67 	bl	8003524 <REGULATION_ORIENTATION_Process>
	PROPULSION_Update_Motors();
 8002c56:	f000 f8a9 	bl	8002dac <PROPULSION_Update_Motors>
	//delta_1 = (TIME_us() - start_time_gyro) ;
}
 8002c5a:	bf00      	nop
 8002c5c:	3708      	adds	r7, #8
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	20001500 	.word	0x20001500

08002c68 <process_task_scheduler>:

void process_task_scheduler(uint32_t current_time_us){
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b082      	sub	sp, #8
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
	SCHEDULER_task();
 8002c70:	f7ff fcae 	bl	80025d0 <SCHEDULER_task>
}
 8002c74:	bf00      	nop
 8002c76:	3708      	adds	r7, #8
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}

08002c7c <process_controller_channel_update>:

void process_controller_channel_update(uint32_t current_time_us){
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b082      	sub	sp, #8
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
	if(CONTROLLER_Update_Channels_Array())
 8002c84:	f000 fbec 	bl	8003460 <CONTROLLER_Update_Channels_Array>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d003      	beq.n	8002c96 <process_controller_channel_update+0x1a>
		SCHEDULER_task_set_mode(TASK_CONTROLLER_CHANNEL_ANALYSIS, TASK_MODE_EVENT);
 8002c8e:	2102      	movs	r1, #2
 8002c90:	200a      	movs	r0, #10
 8002c92:	f7ff fded 	bl	8002870 <SCHEDULER_task_set_mode>
}
 8002c96:	bf00      	nop
 8002c98:	3708      	adds	r7, #8
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}

08002c9e <process_controller_channel_analysis>:

void process_controller_channel_analysis(uint32_t current_time_us){
 8002c9e:	b580      	push	{r7, lr}
 8002ca0:	b082      	sub	sp, #8
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	6078      	str	r0, [r7, #4]
	CONTROLLER_Update_Channels_Analysis();
 8002ca6:	f000 f95d 	bl	8002f64 <CONTROLLER_Update_Channels_Analysis>
}
 8002caa:	bf00      	nop
 8002cac:	3708      	adds	r7, #8
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}

08002cb2 <process_high_lvl>:

void process_high_lvl(uint32_t current_time_us){
 8002cb2:	b580      	push	{r7, lr}
 8002cb4:	b082      	sub	sp, #8
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	6078      	str	r0, [r7, #4]
	EVENT_process(TRUE);
 8002cba:	2001      	movs	r0, #1
 8002cbc:	f7ff f950 	bl	8001f60 <EVENT_process>
	FLIGHT_MODE_Main(current_time_us);
 8002cc0:	6878      	ldr	r0, [r7, #4]
 8002cc2:	f7fe fc61 	bl	8001588 <FLIGHT_MODE_Main>
}
 8002cc6:	bf00      	nop
 8002cc8:	3708      	adds	r7, #8
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
	...

08002cd0 <process_telemetry>:

void process_telemetry(uint32_t current_time_us){
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b082      	sub	sp, #8
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
	TELEMETRY_Process(&sys->radio.telemetry, current_time_us);
 8002cd8:	4b05      	ldr	r3, [pc, #20]	; (8002cf0 <process_telemetry+0x20>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f503 7333 	add.w	r3, r3, #716	; 0x2cc
 8002ce0:	6879      	ldr	r1, [r7, #4]
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f002 fd9c 	bl	8005820 <TELEMETRY_Process>
}
 8002ce8:	bf00      	nop
 8002cea:	3708      	adds	r7, #8
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	20001500 	.word	0x20001500

08002cf4 <TASK_get_task>:
	[TASK_CONTROLLER_CHANNEL_UPDATE] = 		DEFINE_TASK(TASK_CONTROLLER_CHANNEL_UPDATE, 	PRIORITY_MEDIUM,	process_controller_channel_update, 	PERIOD_US_FROM_HERTZ(1), 	TASK_MODE_EVENT),
	[TASK_CONTROLLER_CHANNEL_ANALYSIS] = 	DEFINE_TASK(TASK_CONTROLLER_CHANNEL_ANALYSIS, 	PRIORITY_MEDIUM,	process_controller_channel_analysis, 	PERIOD_US_FROM_HERTZ(1), 	TASK_MODE_EVENT),
};


task_t * TASK_get_task(task_ids_t id){
 8002cf4:	b480      	push	{r7}
 8002cf6:	b083      	sub	sp, #12
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	71fb      	strb	r3, [r7, #7]
	return &tasks[id];
 8002cfe:	79fb      	ldrb	r3, [r7, #7]
 8002d00:	22d0      	movs	r2, #208	; 0xd0
 8002d02:	fb02 f303 	mul.w	r3, r2, r3
 8002d06:	4a04      	ldr	r2, [pc, #16]	; (8002d18 <TASK_get_task+0x24>)
 8002d08:	4413      	add	r3, r2
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	370c      	adds	r7, #12
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr
 8002d16:	bf00      	nop
 8002d18:	20000754 	.word	0x20000754

08002d1c <TIME_us>:

#include "time.h"


uint32_t TIME_us(void)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b082      	sub	sp, #8
 8002d20:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002d22:	b672      	cpsid	i

	uint32_t t_us;
	static uint32_t previous_t_us = 0;
	__disable_irq();
	t_us = HAL_GetTick() * 1000 + 1000 - SysTick->VAL / 168;
 8002d24:	f002 fe76 	bl	8005a14 <HAL_GetTick>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	3301      	adds	r3, #1
 8002d2c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002d30:	fb02 f203 	mul.w	r2, r2, r3
 8002d34:	4b0d      	ldr	r3, [pc, #52]	; (8002d6c <TIME_us+0x50>)
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	08db      	lsrs	r3, r3, #3
 8002d3a:	490d      	ldr	r1, [pc, #52]	; (8002d70 <TIME_us+0x54>)
 8002d3c:	fba1 1303 	umull	r1, r3, r1, r3
 8002d40:	085b      	lsrs	r3, r3, #1
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 8002d46:	b662      	cpsie	i
	__enable_irq();

	//Parfois la hal_get_tick ne s ait pas encore fait incrmenter, donc si notre miros actuel  est plus petit qu'avant on ajoute 1000s (soit la ms qui n a pas t incrment)
	if(previous_t_us >= t_us)
 8002d48:	4b0a      	ldr	r3, [pc, #40]	; (8002d74 <TIME_us+0x58>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	687a      	ldr	r2, [r7, #4]
 8002d4e:	429a      	cmp	r2, r3
 8002d50:	d803      	bhi.n	8002d5a <TIME_us+0x3e>
		t_us += 1000;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8002d58:	607b      	str	r3, [r7, #4]
	previous_t_us = t_us ;
 8002d5a:	4a06      	ldr	r2, [pc, #24]	; (8002d74 <TIME_us+0x58>)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6013      	str	r3, [r2, #0]

	return t_us;
 8002d60:	687b      	ldr	r3, [r7, #4]
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3708      	adds	r7, #8
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	e000e010 	.word	0xe000e010
 8002d70:	18618619 	.word	0x18618619
 8002d74:	2000150c 	.word	0x2000150c

08002d78 <PROPULSION_Init>:
#define ROLL prop->consigne[PROP_CONSIGNE_ROLL]
#define PITCH prop->consigne[PROP_CONSIGNE_PITCH]
#define YAW prop->consigne[PROP_CONSIGNE_YAW]
#define THRUST prop->consigne[PROP_CONSIGNE_THRUST]

void PROPULSION_Init(propulsion_t * prop_, TIM_HandleTypeDef * htim){
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
 8002d80:	6039      	str	r1, [r7, #0]
	prop = prop_;
 8002d82:	4a09      	ldr	r2, [pc, #36]	; (8002da8 <PROPULSION_Init+0x30>)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6013      	str	r3, [r2, #0]

	MOTORS_Init(&prop->motors, htim, prop->motors_outputs, TRUE);
 8002d88:	4b07      	ldr	r3, [pc, #28]	; (8002da8 <PROPULSION_Init+0x30>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	4b06      	ldr	r3, [pc, #24]	; (8002da8 <PROPULSION_Init+0x30>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f103 0218 	add.w	r2, r3, #24
 8002d96:	2301      	movs	r3, #1
 8002d98:	6839      	ldr	r1, [r7, #0]
 8002d9a:	f007 ff93 	bl	800acc4 <MOTORS_Init>
}
 8002d9e:	bf00      	nop
 8002da0:	3708      	adds	r7, #8
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop
 8002da8:	20001510 	.word	0x20001510

08002dac <PROPULSION_Update_Motors>:

void PROPULSION_Update_Motors(void){
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b082      	sub	sp, #8
 8002db0:	af00      	add	r7, sp, #0

	//Mixage des sorties
	int16_t m1 = THRUST - PITCH - ROLL + YAW;
 8002db2:	4b4c      	ldr	r3, [pc, #304]	; (8002ee4 <PROPULSION_Update_Motors+0x138>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8002dba:	b29a      	uxth	r2, r3
 8002dbc:	4b49      	ldr	r3, [pc, #292]	; (8002ee4 <PROPULSION_Update_Motors+0x138>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8002dc4:	b29b      	uxth	r3, r3
 8002dc6:	1ad3      	subs	r3, r2, r3
 8002dc8:	b29a      	uxth	r2, r3
 8002dca:	4b46      	ldr	r3, [pc, #280]	; (8002ee4 <PROPULSION_Update_Motors+0x138>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8002dd2:	b29b      	uxth	r3, r3
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	b29a      	uxth	r2, r3
 8002dd8:	4b42      	ldr	r3, [pc, #264]	; (8002ee4 <PROPULSION_Update_Motors+0x138>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8002de0:	b29b      	uxth	r3, r3
 8002de2:	4413      	add	r3, r2
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	80fb      	strh	r3, [r7, #6]
	int16_t m2 = THRUST - PITCH + ROLL - YAW ;
 8002de8:	4b3e      	ldr	r3, [pc, #248]	; (8002ee4 <PROPULSION_Update_Motors+0x138>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8002df0:	b29a      	uxth	r2, r3
 8002df2:	4b3c      	ldr	r3, [pc, #240]	; (8002ee4 <PROPULSION_Update_Motors+0x138>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8002dfa:	b29b      	uxth	r3, r3
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	b29a      	uxth	r2, r3
 8002e00:	4b38      	ldr	r3, [pc, #224]	; (8002ee4 <PROPULSION_Update_Motors+0x138>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8002e08:	b29b      	uxth	r3, r3
 8002e0a:	4413      	add	r3, r2
 8002e0c:	b29a      	uxth	r2, r3
 8002e0e:	4b35      	ldr	r3, [pc, #212]	; (8002ee4 <PROPULSION_Update_Motors+0x138>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8002e16:	b29b      	uxth	r3, r3
 8002e18:	1ad3      	subs	r3, r2, r3
 8002e1a:	b29b      	uxth	r3, r3
 8002e1c:	80bb      	strh	r3, [r7, #4]
	int16_t m3 = THRUST + PITCH + ROLL + YAW ;
 8002e1e:	4b31      	ldr	r3, [pc, #196]	; (8002ee4 <PROPULSION_Update_Motors+0x138>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8002e26:	b29a      	uxth	r2, r3
 8002e28:	4b2e      	ldr	r3, [pc, #184]	; (8002ee4 <PROPULSION_Update_Motors+0x138>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8002e30:	b29b      	uxth	r3, r3
 8002e32:	4413      	add	r3, r2
 8002e34:	b29a      	uxth	r2, r3
 8002e36:	4b2b      	ldr	r3, [pc, #172]	; (8002ee4 <PROPULSION_Update_Motors+0x138>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8002e3e:	b29b      	uxth	r3, r3
 8002e40:	4413      	add	r3, r2
 8002e42:	b29a      	uxth	r2, r3
 8002e44:	4b27      	ldr	r3, [pc, #156]	; (8002ee4 <PROPULSION_Update_Motors+0x138>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8002e4c:	b29b      	uxth	r3, r3
 8002e4e:	4413      	add	r3, r2
 8002e50:	b29b      	uxth	r3, r3
 8002e52:	807b      	strh	r3, [r7, #2]
	int16_t m4 = THRUST + PITCH - ROLL - YAW ;
 8002e54:	4b23      	ldr	r3, [pc, #140]	; (8002ee4 <PROPULSION_Update_Motors+0x138>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8002e5c:	b29a      	uxth	r2, r3
 8002e5e:	4b21      	ldr	r3, [pc, #132]	; (8002ee4 <PROPULSION_Update_Motors+0x138>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8002e66:	b29b      	uxth	r3, r3
 8002e68:	4413      	add	r3, r2
 8002e6a:	b29a      	uxth	r2, r3
 8002e6c:	4b1d      	ldr	r3, [pc, #116]	; (8002ee4 <PROPULSION_Update_Motors+0x138>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8002e74:	b29b      	uxth	r3, r3
 8002e76:	1ad3      	subs	r3, r2, r3
 8002e78:	b29a      	uxth	r2, r3
 8002e7a:	4b1a      	ldr	r3, [pc, #104]	; (8002ee4 <PROPULSION_Update_Motors+0x138>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	1ad3      	subs	r3, r2, r3
 8002e86:	b29b      	uxth	r3, r3
 8002e88:	803b      	strh	r3, [r7, #0]
	prop->motors_outputs[MOTOR_FL] = (uint16_t)((m1 > 0) ? m1 : 0);
 8002e8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e8e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8002e92:	b21a      	sxth	r2, r3
 8002e94:	4b13      	ldr	r3, [pc, #76]	; (8002ee4 <PROPULSION_Update_Motors+0x138>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	b292      	uxth	r2, r2
 8002e9a:	835a      	strh	r2, [r3, #26]
	prop->motors_outputs[MOTOR_FR] = (uint16_t)((m2 > 0) ? m2 : 0);
 8002e9c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002ea0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8002ea4:	b21a      	sxth	r2, r3
 8002ea6:	4b0f      	ldr	r3, [pc, #60]	; (8002ee4 <PROPULSION_Update_Motors+0x138>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	b292      	uxth	r2, r2
 8002eac:	83da      	strh	r2, [r3, #30]
	prop->motors_outputs[MOTOR_BR] = (uint16_t)((m3 > 0) ? m3 : 0);
 8002eae:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002eb2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8002eb6:	b21a      	sxth	r2, r3
 8002eb8:	4b0a      	ldr	r3, [pc, #40]	; (8002ee4 <PROPULSION_Update_Motors+0x138>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	b292      	uxth	r2, r2
 8002ebe:	839a      	strh	r2, [r3, #28]
	prop->motors_outputs[MOTOR_BL] = (uint16_t)((m4 > 0) ? m4 : 0);
 8002ec0:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002ec4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8002ec8:	b21a      	sxth	r2, r3
 8002eca:	4b06      	ldr	r3, [pc, #24]	; (8002ee4 <PROPULSION_Update_Motors+0x138>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	b292      	uxth	r2, r2
 8002ed0:	831a      	strh	r2, [r3, #24]
	MOTORS_Change_output(&prop->motors);
 8002ed2:	4b04      	ldr	r3, [pc, #16]	; (8002ee4 <PROPULSION_Update_Motors+0x138>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f007 ff2b 	bl	800ad32 <MOTORS_Change_output>

}
 8002edc:	bf00      	nop
 8002ede:	3708      	adds	r7, #8
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	20001510 	.word	0x20001510

08002ee8 <CONTROLLER_Init>:
//Controller used
static controller_t * controller ;
//Private functions prototypes
static void flag_process();

void CONTROLLER_Init(controller_t * controller_, ibus_t * ibus){
 8002ee8:	b480      	push	{r7}
 8002eea:	b083      	sub	sp, #12
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
 8002ef0:	6039      	str	r1, [r7, #0]
	//Sauvegarde la structure utilsi
	controller = controller_ ;
 8002ef2:	4a1b      	ldr	r2, [pc, #108]	; (8002f60 <CONTROLLER_Init+0x78>)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6013      	str	r3, [r2, #0]
	controller->channels = ibus->channels ;
 8002ef8:	4b19      	ldr	r3, [pc, #100]	; (8002f60 <CONTROLLER_Init+0x78>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	683a      	ldr	r2, [r7, #0]
 8002efe:	321a      	adds	r2, #26
 8002f00:	601a      	str	r2, [r3, #0]

	//Configuration du mode d'analyse pour les channels
	controller->analysis_mode[0] = ANALYSIS_MODE_STICK_DEAD_BAND ;
 8002f02:	4b17      	ldr	r3, [pc, #92]	; (8002f60 <CONTROLLER_Init+0x78>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	2201      	movs	r2, #1
 8002f08:	711a      	strb	r2, [r3, #4]
	controller->analysis_mode[1] = ANALYSIS_MODE_STICK_DEAD_BAND ;
 8002f0a:	4b15      	ldr	r3, [pc, #84]	; (8002f60 <CONTROLLER_Init+0x78>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	2201      	movs	r2, #1
 8002f10:	715a      	strb	r2, [r3, #5]
	controller->analysis_mode[2] = ANALYSIS_MODE_STICK_LVL ;
 8002f12:	4b13      	ldr	r3, [pc, #76]	; (8002f60 <CONTROLLER_Init+0x78>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	2202      	movs	r2, #2
 8002f18:	719a      	strb	r2, [r3, #6]
	controller->analysis_mode[3] = ANALYSIS_MODE_STICK_DEAD_BAND ;
 8002f1a:	4b11      	ldr	r3, [pc, #68]	; (8002f60 <CONTROLLER_Init+0x78>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	2201      	movs	r2, #1
 8002f20:	71da      	strb	r2, [r3, #7]
	controller->analysis_mode[4] = ANALYSIS_MODE_SWITCH_MODE ;
 8002f22:	4b0f      	ldr	r3, [pc, #60]	; (8002f60 <CONTROLLER_Init+0x78>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	2204      	movs	r2, #4
 8002f28:	721a      	strb	r2, [r3, #8]
	controller->analysis_mode[5] = ANALYSIS_MODE_SWITCH_MODE ;
 8002f2a:	4b0d      	ldr	r3, [pc, #52]	; (8002f60 <CONTROLLER_Init+0x78>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	2204      	movs	r2, #4
 8002f30:	725a      	strb	r2, [r3, #9]
	controller->analysis_mode[6] = ANALYSIS_MODE_SWITCH_MODE ;
 8002f32:	4b0b      	ldr	r3, [pc, #44]	; (8002f60 <CONTROLLER_Init+0x78>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	2204      	movs	r2, #4
 8002f38:	729a      	strb	r2, [r3, #10]
	controller->analysis_mode[7] = ANALYSIS_MODE_SWITCH_MODE ;
 8002f3a:	4b09      	ldr	r3, [pc, #36]	; (8002f60 <CONTROLLER_Init+0x78>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	2204      	movs	r2, #4
 8002f40:	72da      	strb	r2, [r3, #11]
	controller->analysis_mode[8] = ANALYSIS_MODE_BUTTON_PUSH ;
 8002f42:	4b07      	ldr	r3, [pc, #28]	; (8002f60 <CONTROLLER_Init+0x78>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	2206      	movs	r2, #6
 8002f48:	731a      	strb	r2, [r3, #12]
	controller->analysis_mode[9] = ANALYSIS_MODE_BUTTON_ON_OFF ;
 8002f4a:	4b05      	ldr	r3, [pc, #20]	; (8002f60 <CONTROLLER_Init+0x78>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	2205      	movs	r2, #5
 8002f50:	735a      	strb	r2, [r3, #13]

}
 8002f52:	bf00      	nop
 8002f54:	370c      	adds	r7, #12
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr
 8002f5e:	bf00      	nop
 8002f60:	20001514 	.word	0x20001514

08002f64 <CONTROLLER_Update_Channels_Analysis>:

void CONTROLLER_Update_Channels_Analysis(void){
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b082      	sub	sp, #8
 8002f68:	af00      	add	r7, sp, #0
	//Analyse des channels
		bool_e button_state ;
		for(int8_t ch = 0; ch < NB_CHANNEL; ch++ ){
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	71fb      	strb	r3, [r7, #7]
 8002f6e:	e1a0      	b.n	80032b2 <CONTROLLER_Update_Channels_Analysis+0x34e>
			switch (controller->analysis_mode[ch]) {
 8002f70:	4bac      	ldr	r3, [pc, #688]	; (8003224 <CONTROLLER_Update_Channels_Analysis+0x2c0>)
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f78:	4413      	add	r3, r2
 8002f7a:	791b      	ldrb	r3, [r3, #4]
 8002f7c:	2b06      	cmp	r3, #6
 8002f7e:	f200 818d 	bhi.w	800329c <CONTROLLER_Update_Channels_Analysis+0x338>
 8002f82:	a201      	add	r2, pc, #4	; (adr r2, 8002f88 <CONTROLLER_Update_Channels_Analysis+0x24>)
 8002f84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f88:	0800329d 	.word	0x0800329d
 8002f8c:	08002fa5 	.word	0x08002fa5
 8002f90:	08002ff1 	.word	0x08002ff1
 8002f94:	0800329d 	.word	0x0800329d
 8002f98:	080031fd 	.word	0x080031fd
 8002f9c:	080030b9 	.word	0x080030b9
 8002fa0:	0800316d 	.word	0x0800316d
				case ANALYSIS_MODE_NONE:
					//On fait R
					break;

				case ANALYSIS_MODE_STICK_DEAD_BAND :
					if(abs(controller->channels[ch] - 1500) < JOYCTICK_DEAD_BAND)
 8002fa4:	4b9f      	ldr	r3, [pc, #636]	; (8003224 <CONTROLLER_Update_Channels_Analysis+0x2c0>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fae:	005b      	lsls	r3, r3, #1
 8002fb0:	4413      	add	r3, r2
 8002fb2:	881b      	ldrh	r3, [r3, #0]
 8002fb4:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 8002fb8:	f113 0f1d 	cmn.w	r3, #29
 8002fbc:	f2c0 8170 	blt.w	80032a0 <CONTROLLER_Update_Channels_Analysis+0x33c>
 8002fc0:	4b98      	ldr	r3, [pc, #608]	; (8003224 <CONTROLLER_Update_Channels_Analysis+0x2c0>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fca:	005b      	lsls	r3, r3, #1
 8002fcc:	4413      	add	r3, r2
 8002fce:	881b      	ldrh	r3, [r3, #0]
 8002fd0:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 8002fd4:	2b1d      	cmp	r3, #29
 8002fd6:	f300 8163 	bgt.w	80032a0 <CONTROLLER_Update_Channels_Analysis+0x33c>
						controller->channels[ch] = 1500 ;
 8002fda:	4b92      	ldr	r3, [pc, #584]	; (8003224 <CONTROLLER_Update_Channels_Analysis+0x2c0>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fe4:	005b      	lsls	r3, r3, #1
 8002fe6:	4413      	add	r3, r2
 8002fe8:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002fec:	801a      	strh	r2, [r3, #0]
					break;
 8002fee:	e157      	b.n	80032a0 <CONTROLLER_Update_Channels_Analysis+0x33c>

				case ANALYSIS_MODE_STICK_LVL :
					if(controller->channels[ch] > 1000 && controller->channels[ch] <= 1050)
 8002ff0:	4b8c      	ldr	r3, [pc, #560]	; (8003224 <CONTROLLER_Update_Channels_Analysis+0x2c0>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ffa:	005b      	lsls	r3, r3, #1
 8002ffc:	4413      	add	r3, r2
 8002ffe:	881b      	ldrh	r3, [r3, #0]
 8003000:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003004:	d914      	bls.n	8003030 <CONTROLLER_Update_Channels_Analysis+0xcc>
 8003006:	4b87      	ldr	r3, [pc, #540]	; (8003224 <CONTROLLER_Update_Channels_Analysis+0x2c0>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003010:	005b      	lsls	r3, r3, #1
 8003012:	4413      	add	r3, r2
 8003014:	881b      	ldrh	r3, [r3, #0]
 8003016:	f240 421a 	movw	r2, #1050	; 0x41a
 800301a:	4293      	cmp	r3, r2
 800301c:	d808      	bhi.n	8003030 <CONTROLLER_Update_Channels_Analysis+0xcc>
						controller->throttle_lvl[ch] = THROTTLE_LVL_NULL ;
 800301e:	4b81      	ldr	r3, [pc, #516]	; (8003224 <CONTROLLER_Update_Channels_Analysis+0x2c0>)
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003026:	4413      	add	r3, r2
 8003028:	2200      	movs	r2, #0
 800302a:	f883 2020 	strb.w	r2, [r3, #32]
 800302e:	e042      	b.n	80030b6 <CONTROLLER_Update_Channels_Analysis+0x152>
					else if(controller->channels[ch] > 1050 && controller->channels[ch] <= 1150)
 8003030:	4b7c      	ldr	r3, [pc, #496]	; (8003224 <CONTROLLER_Update_Channels_Analysis+0x2c0>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800303a:	005b      	lsls	r3, r3, #1
 800303c:	4413      	add	r3, r2
 800303e:	881b      	ldrh	r3, [r3, #0]
 8003040:	f240 421a 	movw	r2, #1050	; 0x41a
 8003044:	4293      	cmp	r3, r2
 8003046:	d914      	bls.n	8003072 <CONTROLLER_Update_Channels_Analysis+0x10e>
 8003048:	4b76      	ldr	r3, [pc, #472]	; (8003224 <CONTROLLER_Update_Channels_Analysis+0x2c0>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003052:	005b      	lsls	r3, r3, #1
 8003054:	4413      	add	r3, r2
 8003056:	881b      	ldrh	r3, [r3, #0]
 8003058:	f240 427e 	movw	r2, #1150	; 0x47e
 800305c:	4293      	cmp	r3, r2
 800305e:	d808      	bhi.n	8003072 <CONTROLLER_Update_Channels_Analysis+0x10e>
						controller->throttle_lvl[ch] = THROTTLE_LVL_LOW ;
 8003060:	4b70      	ldr	r3, [pc, #448]	; (8003224 <CONTROLLER_Update_Channels_Analysis+0x2c0>)
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003068:	4413      	add	r3, r2
 800306a:	2201      	movs	r2, #1
 800306c:	f883 2020 	strb.w	r2, [r3, #32]
 8003070:	e021      	b.n	80030b6 <CONTROLLER_Update_Channels_Analysis+0x152>
					else if(controller->channels[ch] > 1150 && controller->channels[ch] < 2000)
 8003072:	4b6c      	ldr	r3, [pc, #432]	; (8003224 <CONTROLLER_Update_Channels_Analysis+0x2c0>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	681a      	ldr	r2, [r3, #0]
 8003078:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800307c:	005b      	lsls	r3, r3, #1
 800307e:	4413      	add	r3, r2
 8003080:	881b      	ldrh	r3, [r3, #0]
 8003082:	f240 427e 	movw	r2, #1150	; 0x47e
 8003086:	4293      	cmp	r3, r2
 8003088:	f240 810c 	bls.w	80032a4 <CONTROLLER_Update_Channels_Analysis+0x340>
 800308c:	4b65      	ldr	r3, [pc, #404]	; (8003224 <CONTROLLER_Update_Channels_Analysis+0x2c0>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003096:	005b      	lsls	r3, r3, #1
 8003098:	4413      	add	r3, r2
 800309a:	881b      	ldrh	r3, [r3, #0]
 800309c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80030a0:	f080 8100 	bcs.w	80032a4 <CONTROLLER_Update_Channels_Analysis+0x340>
						controller->throttle_lvl[ch] = THROTTLE_LVL_HIGH ;
 80030a4:	4b5f      	ldr	r3, [pc, #380]	; (8003224 <CONTROLLER_Update_Channels_Analysis+0x2c0>)
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ac:	4413      	add	r3, r2
 80030ae:	2202      	movs	r2, #2
 80030b0:	f883 2020 	strb.w	r2, [r3, #32]


					break;
 80030b4:	e0f6      	b.n	80032a4 <CONTROLLER_Update_Channels_Analysis+0x340>
 80030b6:	e0f5      	b.n	80032a4 <CONTROLLER_Update_Channels_Analysis+0x340>

				case ANALYSIS_MODE_BUTTON_ON_OFF :
					//Active le boutton dans le code
					if(!controller->button_on_off[ch])
 80030b8:	4b5a      	ldr	r3, [pc, #360]	; (8003224 <CONTROLLER_Update_Channels_Analysis+0x2c0>)
 80030ba:	681a      	ldr	r2, [r3, #0]
 80030bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030c0:	4413      	add	r3, r2
 80030c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d107      	bne.n	80030da <CONTROLLER_Update_Channels_Analysis+0x176>
						controller->button_on_off[ch] = BUTTON_OFF ;
 80030ca:	4b56      	ldr	r3, [pc, #344]	; (8003224 <CONTROLLER_Update_Channels_Analysis+0x2c0>)
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030d2:	4413      	add	r3, r2
 80030d4:	2201      	movs	r2, #1
 80030d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
					//Buton state
					button_state = controller->channels[ch] > 1500 ;
 80030da:	4b52      	ldr	r3, [pc, #328]	; (8003224 <CONTROLLER_Update_Channels_Analysis+0x2c0>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030e4:	005b      	lsls	r3, r3, #1
 80030e6:	4413      	add	r3, r2
 80030e8:	881b      	ldrh	r3, [r3, #0]
 80030ea:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80030ee:	4293      	cmp	r3, r2
 80030f0:	bf8c      	ite	hi
 80030f2:	2301      	movhi	r3, #1
 80030f4:	2300      	movls	r3, #0
 80030f6:	b2db      	uxtb	r3, r3
 80030f8:	603b      	str	r3, [r7, #0]
					//If different from previous state and previous was low
					if(button_state != controller->button_state[ch] && controller->button_state[ch] == 0){
 80030fa:	4b4a      	ldr	r3, [pc, #296]	; (8003224 <CONTROLLER_Update_Channels_Analysis+0x2c0>)
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003102:	4413      	add	r3, r2
 8003104:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8003108:	461a      	mov	r2, r3
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	4293      	cmp	r3, r2
 800310e:	d022      	beq.n	8003156 <CONTROLLER_Update_Channels_Analysis+0x1f2>
 8003110:	4b44      	ldr	r3, [pc, #272]	; (8003224 <CONTROLLER_Update_Channels_Analysis+0x2c0>)
 8003112:	681a      	ldr	r2, [r3, #0]
 8003114:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003118:	4413      	add	r3, r2
 800311a:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 800311e:	2b00      	cmp	r3, #0
 8003120:	d119      	bne.n	8003156 <CONTROLLER_Update_Channels_Analysis+0x1f2>
						if(controller->button_on_off[ch] == BUTTON_ON)
 8003122:	4b40      	ldr	r3, [pc, #256]	; (8003224 <CONTROLLER_Update_Channels_Analysis+0x2c0>)
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800312a:	4413      	add	r3, r2
 800312c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003130:	2b02      	cmp	r3, #2
 8003132:	d108      	bne.n	8003146 <CONTROLLER_Update_Channels_Analysis+0x1e2>
							controller->button_on_off[ch] = BUTTON_OFF ;
 8003134:	4b3b      	ldr	r3, [pc, #236]	; (8003224 <CONTROLLER_Update_Channels_Analysis+0x2c0>)
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800313c:	4413      	add	r3, r2
 800313e:	2201      	movs	r2, #1
 8003140:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003144:	e007      	b.n	8003156 <CONTROLLER_Update_Channels_Analysis+0x1f2>
						else
							controller->button_on_off[ch] = BUTTON_ON ;
 8003146:	4b37      	ldr	r3, [pc, #220]	; (8003224 <CONTROLLER_Update_Channels_Analysis+0x2c0>)
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800314e:	4413      	add	r3, r2
 8003150:	2202      	movs	r2, #2
 8003152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
					}

					controller->button_state[ch] = button_state ;
 8003156:	4b33      	ldr	r3, [pc, #204]	; (8003224 <CONTROLLER_Update_Channels_Analysis+0x2c0>)
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800315e:	6839      	ldr	r1, [r7, #0]
 8003160:	b2c9      	uxtb	r1, r1
 8003162:	4413      	add	r3, r2
 8003164:	460a      	mov	r2, r1
 8003166:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
					break;
 800316a:	e09c      	b.n	80032a6 <CONTROLLER_Update_Channels_Analysis+0x342>

				case ANALYSIS_MODE_BUTTON_PUSH :
					//Active le boutton dans le code
					if(!controller->button_pushed[ch])
 800316c:	4b2d      	ldr	r3, [pc, #180]	; (8003224 <CONTROLLER_Update_Channels_Analysis+0x2c0>)
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003174:	4413      	add	r3, r2
 8003176:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800317a:	2b00      	cmp	r3, #0
 800317c:	d107      	bne.n	800318e <CONTROLLER_Update_Channels_Analysis+0x22a>
						controller->button_pushed[ch] = BUTTON_PUSHED_NO_REQUEST ;
 800317e:	4b29      	ldr	r3, [pc, #164]	; (8003224 <CONTROLLER_Update_Channels_Analysis+0x2c0>)
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003186:	4413      	add	r3, r2
 8003188:	2201      	movs	r2, #1
 800318a:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
					//Buton state
					button_state = controller->channels[ch] > 1500 ;
 800318e:	4b25      	ldr	r3, [pc, #148]	; (8003224 <CONTROLLER_Update_Channels_Analysis+0x2c0>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003198:	005b      	lsls	r3, r3, #1
 800319a:	4413      	add	r3, r2
 800319c:	881b      	ldrh	r3, [r3, #0]
 800319e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80031a2:	4293      	cmp	r3, r2
 80031a4:	bf8c      	ite	hi
 80031a6:	2301      	movhi	r3, #1
 80031a8:	2300      	movls	r3, #0
 80031aa:	b2db      	uxtb	r3, r3
 80031ac:	603b      	str	r3, [r7, #0]
					//If different from previous state and previous was low
					if(button_state != controller->button_state[ch] && controller->button_state[ch] == 0){
 80031ae:	4b1d      	ldr	r3, [pc, #116]	; (8003224 <CONTROLLER_Update_Channels_Analysis+0x2c0>)
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031b6:	4413      	add	r3, r2
 80031b8:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 80031bc:	461a      	mov	r2, r3
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d010      	beq.n	80031e6 <CONTROLLER_Update_Channels_Analysis+0x282>
 80031c4:	4b17      	ldr	r3, [pc, #92]	; (8003224 <CONTROLLER_Update_Channels_Analysis+0x2c0>)
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031cc:	4413      	add	r3, r2
 80031ce:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d107      	bne.n	80031e6 <CONTROLLER_Update_Channels_Analysis+0x282>
						controller->button_pushed[ch] = BUTTON_PUSHED_REQUEST ;
 80031d6:	4b13      	ldr	r3, [pc, #76]	; (8003224 <CONTROLLER_Update_Channels_Analysis+0x2c0>)
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031de:	4413      	add	r3, r2
 80031e0:	2202      	movs	r2, #2
 80031e2:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
					}

					controller->button_state[ch] = button_state ;
 80031e6:	4b0f      	ldr	r3, [pc, #60]	; (8003224 <CONTROLLER_Update_Channels_Analysis+0x2c0>)
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031ee:	6839      	ldr	r1, [r7, #0]
 80031f0:	b2c9      	uxtb	r1, r1
 80031f2:	4413      	add	r3, r2
 80031f4:	460a      	mov	r2, r1
 80031f6:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
					break;
 80031fa:	e054      	b.n	80032a6 <CONTROLLER_Update_Channels_Analysis+0x342>
				case ANALYSIS_MODE_SEQUENCE:
					//todo analyse de squences sur les switchs
					break;

				case ANALYSIS_MODE_SWITCH_MODE:
					if(controller->channels[ch] < 1300)
 80031fc:	4b09      	ldr	r3, [pc, #36]	; (8003224 <CONTROLLER_Update_Channels_Analysis+0x2c0>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003206:	005b      	lsls	r3, r3, #1
 8003208:	4413      	add	r3, r2
 800320a:	881b      	ldrh	r3, [r3, #0]
 800320c:	f240 5213 	movw	r2, #1299	; 0x513
 8003210:	4293      	cmp	r3, r2
 8003212:	d809      	bhi.n	8003228 <CONTROLLER_Update_Channels_Analysis+0x2c4>
						controller->switch_pos[ch] = SWITCH_POS_1 ;
 8003214:	4b03      	ldr	r3, [pc, #12]	; (8003224 <CONTROLLER_Update_Channels_Analysis+0x2c0>)
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800321c:	4413      	add	r3, r2
 800321e:	2200      	movs	r2, #0
 8003220:	749a      	strb	r2, [r3, #18]
						controller->switch_pos[ch] = SWITCH_POS_2 ;
					else if(controller->channels[ch] > 1600)
						controller->switch_pos[ch] = SWITCH_POS_3 ;
					else
						controller->switch_pos[ch] = SWITCH_POS_ERROR ;
					break;
 8003222:	e040      	b.n	80032a6 <CONTROLLER_Update_Channels_Analysis+0x342>
 8003224:	20001514 	.word	0x20001514
					else if(controller->channels[ch] > 1300 && controller->channels[ch] < 1600)
 8003228:	4b27      	ldr	r3, [pc, #156]	; (80032c8 <CONTROLLER_Update_Channels_Analysis+0x364>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003232:	005b      	lsls	r3, r3, #1
 8003234:	4413      	add	r3, r2
 8003236:	881b      	ldrh	r3, [r3, #0]
 8003238:	f240 5214 	movw	r2, #1300	; 0x514
 800323c:	4293      	cmp	r3, r2
 800323e:	d912      	bls.n	8003266 <CONTROLLER_Update_Channels_Analysis+0x302>
 8003240:	4b21      	ldr	r3, [pc, #132]	; (80032c8 <CONTROLLER_Update_Channels_Analysis+0x364>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800324a:	005b      	lsls	r3, r3, #1
 800324c:	4413      	add	r3, r2
 800324e:	881b      	ldrh	r3, [r3, #0]
 8003250:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8003254:	d207      	bcs.n	8003266 <CONTROLLER_Update_Channels_Analysis+0x302>
						controller->switch_pos[ch] = SWITCH_POS_2 ;
 8003256:	4b1c      	ldr	r3, [pc, #112]	; (80032c8 <CONTROLLER_Update_Channels_Analysis+0x364>)
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800325e:	4413      	add	r3, r2
 8003260:	2201      	movs	r2, #1
 8003262:	749a      	strb	r2, [r3, #18]
					break;
 8003264:	e01f      	b.n	80032a6 <CONTROLLER_Update_Channels_Analysis+0x342>
					else if(controller->channels[ch] > 1600)
 8003266:	4b18      	ldr	r3, [pc, #96]	; (80032c8 <CONTROLLER_Update_Channels_Analysis+0x364>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003270:	005b      	lsls	r3, r3, #1
 8003272:	4413      	add	r3, r2
 8003274:	881b      	ldrh	r3, [r3, #0]
 8003276:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800327a:	d907      	bls.n	800328c <CONTROLLER_Update_Channels_Analysis+0x328>
						controller->switch_pos[ch] = SWITCH_POS_3 ;
 800327c:	4b12      	ldr	r3, [pc, #72]	; (80032c8 <CONTROLLER_Update_Channels_Analysis+0x364>)
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003284:	4413      	add	r3, r2
 8003286:	2202      	movs	r2, #2
 8003288:	749a      	strb	r2, [r3, #18]
					break;
 800328a:	e00c      	b.n	80032a6 <CONTROLLER_Update_Channels_Analysis+0x342>
						controller->switch_pos[ch] = SWITCH_POS_ERROR ;
 800328c:	4b0e      	ldr	r3, [pc, #56]	; (80032c8 <CONTROLLER_Update_Channels_Analysis+0x364>)
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003294:	4413      	add	r3, r2
 8003296:	2203      	movs	r2, #3
 8003298:	749a      	strb	r2, [r3, #18]
					break;
 800329a:	e004      	b.n	80032a6 <CONTROLLER_Update_Channels_Analysis+0x342>
				default:
					break;
 800329c:	bf00      	nop
 800329e:	e002      	b.n	80032a6 <CONTROLLER_Update_Channels_Analysis+0x342>
					break;
 80032a0:	bf00      	nop
 80032a2:	e000      	b.n	80032a6 <CONTROLLER_Update_Channels_Analysis+0x342>
					break;
 80032a4:	bf00      	nop
		for(int8_t ch = 0; ch < NB_CHANNEL; ch++ ){
 80032a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	3301      	adds	r3, #1
 80032ae:	b2db      	uxtb	r3, r3
 80032b0:	71fb      	strb	r3, [r7, #7]
 80032b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032b6:	2b09      	cmp	r3, #9
 80032b8:	f77f ae5a 	ble.w	8002f70 <CONTROLLER_Update_Channels_Analysis+0xc>
			}
		}

		flag_process();
 80032bc:	f000 f806 	bl	80032cc <flag_process>
}
 80032c0:	bf00      	nop
 80032c2:	3708      	adds	r7, #8
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	20001514 	.word	0x20001514

080032cc <flag_process>:

static void flag_process()
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	af00      	add	r7, sp, #0
	//Throttle lvl
	switch(controller->throttle_lvl[2]){
 80032d0:	4b62      	ldr	r3, [pc, #392]	; (800345c <flag_process+0x190>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80032d8:	2b01      	cmp	r3, #1
 80032da:	d00d      	beq.n	80032f8 <flag_process+0x2c>
 80032dc:	2b02      	cmp	r3, #2
 80032de:	d015      	beq.n	800330c <flag_process+0x40>
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d11d      	bne.n	8003320 <flag_process+0x54>
		case THROTTLE_LVL_NULL :
			EVENT_Set_flag(FLAG_THROTTLE_NULL);
 80032e4:	2017      	movs	r0, #23
 80032e6:	f7fe fec9 	bl	800207c <EVENT_Set_flag>
			EVENT_Clean_flag(FLAG_THROTTLE_LOW);
 80032ea:	2016      	movs	r0, #22
 80032ec:	f7fe fede 	bl	80020ac <EVENT_Clean_flag>
			EVENT_Clean_flag(FLAG_THROTTLE_HIGH);
 80032f0:	2015      	movs	r0, #21
 80032f2:	f7fe fedb 	bl	80020ac <EVENT_Clean_flag>
			break;
 80032f6:	e013      	b.n	8003320 <flag_process+0x54>
		case THROTTLE_LVL_LOW :
			EVENT_Clean_flag(FLAG_THROTTLE_NULL);
 80032f8:	2017      	movs	r0, #23
 80032fa:	f7fe fed7 	bl	80020ac <EVENT_Clean_flag>
			EVENT_Set_flag(FLAG_THROTTLE_LOW);
 80032fe:	2016      	movs	r0, #22
 8003300:	f7fe febc 	bl	800207c <EVENT_Set_flag>
			EVENT_Clean_flag(FLAG_THROTTLE_HIGH);
 8003304:	2015      	movs	r0, #21
 8003306:	f7fe fed1 	bl	80020ac <EVENT_Clean_flag>
			break;
 800330a:	e009      	b.n	8003320 <flag_process+0x54>
		case THROTTLE_LVL_HIGH :
			EVENT_Clean_flag(FLAG_THROTTLE_NULL);
 800330c:	2017      	movs	r0, #23
 800330e:	f7fe fecd 	bl	80020ac <EVENT_Clean_flag>
			EVENT_Clean_flag(FLAG_THROTTLE_LOW);
 8003312:	2016      	movs	r0, #22
 8003314:	f7fe feca 	bl	80020ac <EVENT_Clean_flag>
			EVENT_Set_flag(FLAG_THROTTLE_HIGH);
 8003318:	2015      	movs	r0, #21
 800331a:	f7fe feaf 	bl	800207c <EVENT_Set_flag>
			break;
 800331e:	bf00      	nop
	}

	//Switch 1 (ch5 soit ch[4])
	if(controller->switch_pos[4] == SWITCH_POS_1){
 8003320:	4b4e      	ldr	r3, [pc, #312]	; (800345c <flag_process+0x190>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	7d9b      	ldrb	r3, [r3, #22]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d106      	bne.n	8003338 <flag_process+0x6c>
		EVENT_Set_flag(FLAG_CHAN_5_POS_1);
 800332a:	2009      	movs	r0, #9
 800332c:	f7fe fea6 	bl	800207c <EVENT_Set_flag>
		EVENT_Clean_flag(FLAG_CHAN_5_POS_3);
 8003330:	200a      	movs	r0, #10
 8003332:	f7fe febb 	bl	80020ac <EVENT_Clean_flag>
 8003336:	e005      	b.n	8003344 <flag_process+0x78>
	}else{
		EVENT_Clean_flag(FLAG_CHAN_5_POS_1);
 8003338:	2009      	movs	r0, #9
 800333a:	f7fe feb7 	bl	80020ac <EVENT_Clean_flag>
		EVENT_Set_flag(FLAG_CHAN_5_POS_3);
 800333e:	200a      	movs	r0, #10
 8003340:	f7fe fe9c 	bl	800207c <EVENT_Set_flag>
	}
	//Switch 2(ch6 soit ch[5])
	switch(controller->switch_pos[5]){
 8003344:	4b45      	ldr	r3, [pc, #276]	; (800345c <flag_process+0x190>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	7ddb      	ldrb	r3, [r3, #23]
 800334a:	2b03      	cmp	r3, #3
 800334c:	d828      	bhi.n	80033a0 <flag_process+0xd4>
 800334e:	a201      	add	r2, pc, #4	; (adr r2, 8003354 <flag_process+0x88>)
 8003350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003354:	08003365 	.word	0x08003365
 8003358:	08003379 	.word	0x08003379
 800335c:	0800338d 	.word	0x0800338d
 8003360:	080033a1 	.word	0x080033a1
		case SWITCH_POS_1:
			EVENT_Set_flag(FLAG_CHAN_6_POS_1);
 8003364:	200b      	movs	r0, #11
 8003366:	f7fe fe89 	bl	800207c <EVENT_Set_flag>
			EVENT_Clean_flag(FLAG_CHAN_6_POS_2);
 800336a:	200c      	movs	r0, #12
 800336c:	f7fe fe9e 	bl	80020ac <EVENT_Clean_flag>
			EVENT_Clean_flag(FLAG_CHAN_6_POS_3);
 8003370:	200d      	movs	r0, #13
 8003372:	f7fe fe9b 	bl	80020ac <EVENT_Clean_flag>
			break;
 8003376:	e013      	b.n	80033a0 <flag_process+0xd4>
		case SWITCH_POS_2:
			EVENT_Clean_flag(FLAG_CHAN_6_POS_1);
 8003378:	200b      	movs	r0, #11
 800337a:	f7fe fe97 	bl	80020ac <EVENT_Clean_flag>
			EVENT_Set_flag(FLAG_CHAN_6_POS_2);
 800337e:	200c      	movs	r0, #12
 8003380:	f7fe fe7c 	bl	800207c <EVENT_Set_flag>
			EVENT_Clean_flag(FLAG_CHAN_6_POS_3);
 8003384:	200d      	movs	r0, #13
 8003386:	f7fe fe91 	bl	80020ac <EVENT_Clean_flag>
			break;
 800338a:	e009      	b.n	80033a0 <flag_process+0xd4>
		case SWITCH_POS_3:
			EVENT_Clean_flag(FLAG_CHAN_6_POS_1);
 800338c:	200b      	movs	r0, #11
 800338e:	f7fe fe8d 	bl	80020ac <EVENT_Clean_flag>
			EVENT_Clean_flag(FLAG_CHAN_6_POS_2);
 8003392:	200c      	movs	r0, #12
 8003394:	f7fe fe8a 	bl	80020ac <EVENT_Clean_flag>
			EVENT_Set_flag(FLAG_CHAN_6_POS_3);
 8003398:	200d      	movs	r0, #13
 800339a:	f7fe fe6f 	bl	800207c <EVENT_Set_flag>
			break;
 800339e:	bf00      	nop
		case SWITCH_POS_ERROR:
			break;
	}
	//Switch 3(ch7 soit ch[6])
	switch(controller->switch_pos[6]){
 80033a0:	4b2e      	ldr	r3, [pc, #184]	; (800345c <flag_process+0x190>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	7e1b      	ldrb	r3, [r3, #24]
 80033a6:	2b03      	cmp	r3, #3
 80033a8:	d828      	bhi.n	80033fc <flag_process+0x130>
 80033aa:	a201      	add	r2, pc, #4	; (adr r2, 80033b0 <flag_process+0xe4>)
 80033ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033b0:	080033c1 	.word	0x080033c1
 80033b4:	080033d5 	.word	0x080033d5
 80033b8:	080033e9 	.word	0x080033e9
 80033bc:	080033fd 	.word	0x080033fd
		case SWITCH_POS_1:
			EVENT_Set_flag(FLAG_CHAN_7_POS_1);
 80033c0:	200e      	movs	r0, #14
 80033c2:	f7fe fe5b 	bl	800207c <EVENT_Set_flag>
			EVENT_Clean_flag(FLAG_CHAN_7_POS_2);
 80033c6:	200f      	movs	r0, #15
 80033c8:	f7fe fe70 	bl	80020ac <EVENT_Clean_flag>
			EVENT_Clean_flag(FLAG_CHAN_7_POS_3);
 80033cc:	2010      	movs	r0, #16
 80033ce:	f7fe fe6d 	bl	80020ac <EVENT_Clean_flag>
			break;
 80033d2:	e013      	b.n	80033fc <flag_process+0x130>
		case SWITCH_POS_2:
			EVENT_Clean_flag(FLAG_CHAN_7_POS_1);
 80033d4:	200e      	movs	r0, #14
 80033d6:	f7fe fe69 	bl	80020ac <EVENT_Clean_flag>
			EVENT_Set_flag(FLAG_CHAN_7_POS_2);
 80033da:	200f      	movs	r0, #15
 80033dc:	f7fe fe4e 	bl	800207c <EVENT_Set_flag>
			EVENT_Clean_flag(FLAG_CHAN_7_POS_3);
 80033e0:	2010      	movs	r0, #16
 80033e2:	f7fe fe63 	bl	80020ac <EVENT_Clean_flag>
			break;
 80033e6:	e009      	b.n	80033fc <flag_process+0x130>
		case SWITCH_POS_3:
			EVENT_Clean_flag(FLAG_CHAN_7_POS_1);
 80033e8:	200e      	movs	r0, #14
 80033ea:	f7fe fe5f 	bl	80020ac <EVENT_Clean_flag>
			EVENT_Clean_flag(FLAG_CHAN_7_POS_2);
 80033ee:	200f      	movs	r0, #15
 80033f0:	f7fe fe5c 	bl	80020ac <EVENT_Clean_flag>
			EVENT_Set_flag(FLAG_CHAN_7_POS_3);
 80033f4:	2010      	movs	r0, #16
 80033f6:	f7fe fe41 	bl	800207c <EVENT_Set_flag>
			break;
 80033fa:	bf00      	nop
		case SWITCH_POS_ERROR:
			break;
	}
	//Switch 4 (ch8 soit ch[7])
	if(controller->switch_pos[7] == SWITCH_POS_1){
 80033fc:	4b17      	ldr	r3, [pc, #92]	; (800345c <flag_process+0x190>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	7e5b      	ldrb	r3, [r3, #25]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d106      	bne.n	8003414 <flag_process+0x148>
		EVENT_Set_flag(FLAG_CHAN_8_POS_1);
 8003406:	2011      	movs	r0, #17
 8003408:	f7fe fe38 	bl	800207c <EVENT_Set_flag>
		EVENT_Clean_flag(FLAG_CHAN_8_POS_3);
 800340c:	2012      	movs	r0, #18
 800340e:	f7fe fe4d 	bl	80020ac <EVENT_Clean_flag>
 8003412:	e005      	b.n	8003420 <flag_process+0x154>
	}else{
		EVENT_Clean_flag(FLAG_CHAN_8_POS_1);
 8003414:	2011      	movs	r0, #17
 8003416:	f7fe fe49 	bl	80020ac <EVENT_Clean_flag>
		EVENT_Set_flag(FLAG_CHAN_8_POS_3);
 800341a:	2012      	movs	r0, #18
 800341c:	f7fe fe2e 	bl	800207c <EVENT_Set_flag>
	}

	//Button 1 (ch9 soit ch[8]) en mode push
	if(controller->button_pushed[8] == BUTTON_PUSHED_REQUEST){
 8003420:	4b0e      	ldr	r3, [pc, #56]	; (800345c <flag_process+0x190>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8003428:	2b02      	cmp	r3, #2
 800342a:	d107      	bne.n	800343c <flag_process+0x170>
		EVENT_Set_flag(FLAG_CHAN_9_PUSH);
 800342c:	2013      	movs	r0, #19
 800342e:	f7fe fe25 	bl	800207c <EVENT_Set_flag>
		controller->button_pushed[8] = BUTTON_PUSHED_NO_REQUEST ;
 8003432:	4b0a      	ldr	r3, [pc, #40]	; (800345c <flag_process+0x190>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	2201      	movs	r2, #1
 8003438:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	}

	//Button 2 (ch10 soit ch[9]) en mode on/off
	if(controller->button_on_off[9] == BUTTON_ON)
 800343c:	4b07      	ldr	r3, [pc, #28]	; (800345c <flag_process+0x190>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003444:	2b02      	cmp	r3, #2
 8003446:	d103      	bne.n	8003450 <flag_process+0x184>
		EVENT_Set_flag(FLAG_CHAN_10_ON);
 8003448:	2014      	movs	r0, #20
 800344a:	f7fe fe17 	bl	800207c <EVENT_Set_flag>
	else
		EVENT_Clean_flag(FLAG_CHAN_10_ON);



}
 800344e:	e002      	b.n	8003456 <flag_process+0x18a>
		EVENT_Clean_flag(FLAG_CHAN_10_ON);
 8003450:	2014      	movs	r0, #20
 8003452:	f7fe fe2b 	bl	80020ac <EVENT_Clean_flag>
}
 8003456:	bf00      	nop
 8003458:	bd80      	pop	{r7, pc}
 800345a:	bf00      	nop
 800345c:	20001514 	.word	0x20001514

08003460 <CONTROLLER_Update_Channels_Array>:

bool_e CONTROLLER_Update_Channels_Array(void){
 8003460:	b580      	push	{r7, lr}
 8003462:	af00      	add	r7, sp, #0
	//Utilisation de l'ibus atm
	return IBUS_Channel_Update();
 8003464:	f007 faa6 	bl	800a9b4 <IBUS_Channel_Update>
 8003468:	4603      	mov	r3, r0
}
 800346a:	4618      	mov	r0, r3
 800346c:	bd80      	pop	{r7, pc}

0800346e <CONTROLLER_Rx_Data_Rdy>:

void CONTROLLER_Rx_Data_Rdy(void){
 800346e:	b580      	push	{r7, lr}
 8003470:	af00      	add	r7, sp, #0
	EVENT_Set_flag(FLAG_IBUS_DATA_RDY);
 8003472:	2008      	movs	r0, #8
 8003474:	f7fe fe02 	bl	800207c <EVENT_Set_flag>
}
 8003478:	bf00      	nop
 800347a:	bd80      	pop	{r7, pc}

0800347c <REGULATION_ORIENTATION_Init>:
float pid_velocity_settings_yaw[PID_NB_SETTINGS] = {0.6f, 0.0f, 0.0f, REGU_ORIENTATION_FREQUENCY, 200};


//	------------------------------	Angular Pos Regulation settings	-----------------------------------------

void REGULATION_ORIENTATION_Init(regu_orientation_t * regu_orientation_, orientation_t * orientation_, int16_t * output){
 800347c:	b580      	push	{r7, lr}
 800347e:	b084      	sub	sp, #16
 8003480:	af00      	add	r7, sp, #0
 8003482:	60f8      	str	r0, [r7, #12]
 8003484:	60b9      	str	r1, [r7, #8]
 8003486:	607a      	str	r2, [r7, #4]
	orientation = orientation_ ;
 8003488:	4a16      	ldr	r2, [pc, #88]	; (80034e4 <REGULATION_ORIENTATION_Init+0x68>)
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	6013      	str	r3, [r2, #0]
	regu_orientation = regu_orientation_ ;
 800348e:	4a16      	ldr	r2, [pc, #88]	; (80034e8 <REGULATION_ORIENTATION_Init+0x6c>)
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	6013      	str	r3, [r2, #0]
	regu_orientation->mode = REGULATION_ORIENTATION_MODE_OFF ;
 8003494:	4b14      	ldr	r3, [pc, #80]	; (80034e8 <REGULATION_ORIENTATION_Init+0x6c>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	2200      	movs	r2, #0
 800349a:	711a      	strb	r2, [r3, #4]
	regu_orientation->outputs = output ;
 800349c:	4b12      	ldr	r3, [pc, #72]	; (80034e8 <REGULATION_ORIENTATION_Init+0x6c>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	687a      	ldr	r2, [r7, #4]
 80034a2:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	//Init PIDs angular speed
	PID_init(&regu_orientation->pid_angular_speed[ORIENTATION_ROLL], pid_velocity_settings_roll, FILTER_FIRST_ORDER, filter_pid_velocity_roll_pitch);
 80034a6:	4b10      	ldr	r3, [pc, #64]	; (80034e8 <REGULATION_ORIENTATION_Init+0x6c>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f103 0054 	add.w	r0, r3, #84	; 0x54
 80034ae:	4b0f      	ldr	r3, [pc, #60]	; (80034ec <REGULATION_ORIENTATION_Init+0x70>)
 80034b0:	2200      	movs	r2, #0
 80034b2:	490f      	ldr	r1, [pc, #60]	; (80034f0 <REGULATION_ORIENTATION_Init+0x74>)
 80034b4:	f007 fd40 	bl	800af38 <PID_init>
	PID_init(&regu_orientation->pid_angular_speed[ORIENTATION_PITCH], pid_velocity_settings_pitch, FILTER_FIRST_ORDER, filter_pid_velocity_roll_pitch);
 80034b8:	4b0b      	ldr	r3, [pc, #44]	; (80034e8 <REGULATION_ORIENTATION_Init+0x6c>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f103 0008 	add.w	r0, r3, #8
 80034c0:	4b0a      	ldr	r3, [pc, #40]	; (80034ec <REGULATION_ORIENTATION_Init+0x70>)
 80034c2:	2200      	movs	r2, #0
 80034c4:	490b      	ldr	r1, [pc, #44]	; (80034f4 <REGULATION_ORIENTATION_Init+0x78>)
 80034c6:	f007 fd37 	bl	800af38 <PID_init>
	PID_init(&regu_orientation->pid_angular_speed[ORIENTATION_YAW], pid_velocity_settings_yaw, FILTER_FIRST_ORDER, filter_pid_velocity_yaw);
 80034ca:	4b07      	ldr	r3, [pc, #28]	; (80034e8 <REGULATION_ORIENTATION_Init+0x6c>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f103 00a0 	add.w	r0, r3, #160	; 0xa0
 80034d2:	4b09      	ldr	r3, [pc, #36]	; (80034f8 <REGULATION_ORIENTATION_Init+0x7c>)
 80034d4:	2200      	movs	r2, #0
 80034d6:	4909      	ldr	r1, [pc, #36]	; (80034fc <REGULATION_ORIENTATION_Init+0x80>)
 80034d8:	f007 fd2e 	bl	800af38 <PID_init>



}
 80034dc:	bf00      	nop
 80034de:	3710      	adds	r7, #16
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	2000151c 	.word	0x2000151c
 80034e8:	20001518 	.word	0x20001518
 80034ec:	200011e4 	.word	0x200011e4
 80034f0:	200011fc 	.word	0x200011fc
 80034f4:	20001210 	.word	0x20001210
 80034f8:	200011f0 	.word	0x200011f0
 80034fc:	20001224 	.word	0x20001224

08003500 <REGULATION_ORIENTATION_Set_Regulation_Mode>:

void REGULATION_ORIENTATION_Set_Regulation_Mode(regulation_orientation_mode_e regu_mode){
 8003500:	b480      	push	{r7}
 8003502:	b083      	sub	sp, #12
 8003504:	af00      	add	r7, sp, #0
 8003506:	4603      	mov	r3, r0
 8003508:	71fb      	strb	r3, [r7, #7]
	regu_orientation->mode = regu_mode;
 800350a:	4b05      	ldr	r3, [pc, #20]	; (8003520 <REGULATION_ORIENTATION_Set_Regulation_Mode+0x20>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	79fa      	ldrb	r2, [r7, #7]
 8003510:	711a      	strb	r2, [r3, #4]
}
 8003512:	bf00      	nop
 8003514:	370c      	adds	r7, #12
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr
 800351e:	bf00      	nop
 8003520:	20001518 	.word	0x20001518

08003524 <REGULATION_ORIENTATION_Process>:

void REGULATION_ORIENTATION_Process(void){
 8003524:	b580      	push	{r7, lr}
 8003526:	af00      	add	r7, sp, #0

	switch(regu_orientation->mode){
 8003528:	4b43      	ldr	r3, [pc, #268]	; (8003638 <REGULATION_ORIENTATION_Process+0x114>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	791b      	ldrb	r3, [r3, #4]
 800352e:	2b01      	cmp	r3, #1
 8003530:	d019      	beq.n	8003566 <REGULATION_ORIENTATION_Process+0x42>
 8003532:	2b02      	cmp	r3, #2
 8003534:	d07c      	beq.n	8003630 <REGULATION_ORIENTATION_Process+0x10c>
 8003536:	2b00      	cmp	r3, #0
 8003538:	d000      	beq.n	800353c <REGULATION_ORIENTATION_Process+0x18>
			break;
		case REGULATION_ORIENTATION_MODE_ANGLE:
			break;
	}

}
 800353a:	e07a      	b.n	8003632 <REGULATION_ORIENTATION_Process+0x10e>
			regu_orientation->outputs[PROP_CONSIGNE_ROLL] = 0;
 800353c:	4b3e      	ldr	r3, [pc, #248]	; (8003638 <REGULATION_ORIENTATION_Process+0x114>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8003544:	2200      	movs	r2, #0
 8003546:	801a      	strh	r2, [r3, #0]
			regu_orientation->outputs[PROP_CONSIGNE_PITCH] = 0;
 8003548:	4b3b      	ldr	r3, [pc, #236]	; (8003638 <REGULATION_ORIENTATION_Process+0x114>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8003550:	3302      	adds	r3, #2
 8003552:	2200      	movs	r2, #0
 8003554:	801a      	strh	r2, [r3, #0]
			regu_orientation->outputs[PROP_CONSIGNE_YAW] = 0;
 8003556:	4b38      	ldr	r3, [pc, #224]	; (8003638 <REGULATION_ORIENTATION_Process+0x114>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800355e:	3304      	adds	r3, #4
 8003560:	2200      	movs	r2, #0
 8003562:	801a      	strh	r2, [r3, #0]
			break;
 8003564:	e065      	b.n	8003632 <REGULATION_ORIENTATION_Process+0x10e>
			regu_orientation->outputs[PROP_CONSIGNE_ROLL] = (int16_t)PID_compute(&regu_orientation->pid_angular_speed[ORIENTATION_ROLL], regu_orientation->consigne_angular_speed[ORIENTATION_ROLL], orientation->angular_velocity[ORIENTATION_ROLL]);
 8003566:	4b34      	ldr	r3, [pc, #208]	; (8003638 <REGULATION_ORIENTATION_Process+0x114>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f103 0254 	add.w	r2, r3, #84	; 0x54
 800356e:	4b32      	ldr	r3, [pc, #200]	; (8003638 <REGULATION_ORIENTATION_Process+0x114>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	edd3 7a3f 	vldr	s15, [r3, #252]	; 0xfc
 8003576:	4b31      	ldr	r3, [pc, #196]	; (800363c <REGULATION_ORIENTATION_Process+0x118>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	68db      	ldr	r3, [r3, #12]
 800357c:	3304      	adds	r3, #4
 800357e:	ed93 7a00 	vldr	s14, [r3]
 8003582:	eef0 0a47 	vmov.f32	s1, s14
 8003586:	eeb0 0a67 	vmov.f32	s0, s15
 800358a:	4610      	mov	r0, r2
 800358c:	f007 fc38 	bl	800ae00 <PID_compute>
 8003590:	eef0 7a40 	vmov.f32	s15, s0
 8003594:	4b28      	ldr	r3, [pc, #160]	; (8003638 <REGULATION_ORIENTATION_Process+0x114>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800359c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80035a0:	ee17 2a90 	vmov	r2, s15
 80035a4:	b212      	sxth	r2, r2
 80035a6:	801a      	strh	r2, [r3, #0]
			regu_orientation->outputs[PROP_CONSIGNE_PITCH] = (int16_t)PID_compute(&regu_orientation->pid_angular_speed[ORIENTATION_PITCH], regu_orientation->consigne_angular_speed[ORIENTATION_PITCH], orientation->angular_velocity[ORIENTATION_PITCH]);
 80035a8:	4b23      	ldr	r3, [pc, #140]	; (8003638 <REGULATION_ORIENTATION_Process+0x114>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f103 0208 	add.w	r2, r3, #8
 80035b0:	4b21      	ldr	r3, [pc, #132]	; (8003638 <REGULATION_ORIENTATION_Process+0x114>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	edd3 7a3e 	vldr	s15, [r3, #248]	; 0xf8
 80035b8:	4b20      	ldr	r3, [pc, #128]	; (800363c <REGULATION_ORIENTATION_Process+0x118>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	68db      	ldr	r3, [r3, #12]
 80035be:	ed93 7a00 	vldr	s14, [r3]
 80035c2:	eef0 0a47 	vmov.f32	s1, s14
 80035c6:	eeb0 0a67 	vmov.f32	s0, s15
 80035ca:	4610      	mov	r0, r2
 80035cc:	f007 fc18 	bl	800ae00 <PID_compute>
 80035d0:	eef0 7a40 	vmov.f32	s15, s0
 80035d4:	4b18      	ldr	r3, [pc, #96]	; (8003638 <REGULATION_ORIENTATION_Process+0x114>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 80035dc:	3302      	adds	r3, #2
 80035de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80035e2:	ee17 2a90 	vmov	r2, s15
 80035e6:	b212      	sxth	r2, r2
 80035e8:	801a      	strh	r2, [r3, #0]
			regu_orientation->outputs[PROP_CONSIGNE_YAW] = (int16_t)PID_compute(&regu_orientation->pid_angular_speed[ORIENTATION_YAW], regu_orientation->consigne_angular_speed[ORIENTATION_YAW], orientation->angular_velocity[ORIENTATION_YAW]);
 80035ea:	4b13      	ldr	r3, [pc, #76]	; (8003638 <REGULATION_ORIENTATION_Process+0x114>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f103 02a0 	add.w	r2, r3, #160	; 0xa0
 80035f2:	4b11      	ldr	r3, [pc, #68]	; (8003638 <REGULATION_ORIENTATION_Process+0x114>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	edd3 7a40 	vldr	s15, [r3, #256]	; 0x100
 80035fa:	4b10      	ldr	r3, [pc, #64]	; (800363c <REGULATION_ORIENTATION_Process+0x118>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	3308      	adds	r3, #8
 8003602:	ed93 7a00 	vldr	s14, [r3]
 8003606:	eef0 0a47 	vmov.f32	s1, s14
 800360a:	eeb0 0a67 	vmov.f32	s0, s15
 800360e:	4610      	mov	r0, r2
 8003610:	f007 fbf6 	bl	800ae00 <PID_compute>
 8003614:	eef0 7a40 	vmov.f32	s15, s0
 8003618:	4b07      	ldr	r3, [pc, #28]	; (8003638 <REGULATION_ORIENTATION_Process+0x114>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8003620:	3304      	adds	r3, #4
 8003622:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003626:	ee17 2a90 	vmov	r2, s15
 800362a:	b212      	sxth	r2, r2
 800362c:	801a      	strh	r2, [r3, #0]
			break;
 800362e:	e000      	b.n	8003632 <REGULATION_ORIENTATION_Process+0x10e>
			break;
 8003630:	bf00      	nop
}
 8003632:	bf00      	nop
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	20001518 	.word	0x20001518
 800363c:	2000151c 	.word	0x2000151c

08003640 <REGULATION_POSITION_Init>:





void REGULATION_POSITION_Init(regu_position_t * regu_position_, regu_orientation_t * regu_orientation_, int16_t * outputs){
 8003640:	b480      	push	{r7}
 8003642:	b085      	sub	sp, #20
 8003644:	af00      	add	r7, sp, #0
 8003646:	60f8      	str	r0, [r7, #12]
 8003648:	60b9      	str	r1, [r7, #8]
 800364a:	607a      	str	r2, [r7, #4]
	regu_position = regu_position_;
 800364c:	4a09      	ldr	r2, [pc, #36]	; (8003674 <REGULATION_POSITION_Init+0x34>)
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	6013      	str	r3, [r2, #0]
	regu_orientation = regu_orientation_;
 8003652:	4a09      	ldr	r2, [pc, #36]	; (8003678 <REGULATION_POSITION_Init+0x38>)
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	6013      	str	r3, [r2, #0]
	regu_position->mode = REGULATION_POSITION_MODE_OFF ;
 8003658:	4b06      	ldr	r3, [pc, #24]	; (8003674 <REGULATION_POSITION_Init+0x34>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	2200      	movs	r2, #0
 800365e:	721a      	strb	r2, [r3, #8]
	regu_position->outputs = outputs ;
 8003660:	4b04      	ldr	r3, [pc, #16]	; (8003674 <REGULATION_POSITION_Init+0x34>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	687a      	ldr	r2, [r7, #4]
 8003666:	605a      	str	r2, [r3, #4]


}
 8003668:	bf00      	nop
 800366a:	3714      	adds	r7, #20
 800366c:	46bd      	mov	sp, r7
 800366e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003672:	4770      	bx	lr
 8003674:	20001520 	.word	0x20001520
 8003678:	20001524 	.word	0x20001524

0800367c <REGULATION_POSITION_Set_Regulation_Mode>:

void REGULATION_POSITION_Set_Regulation_Mode(regu_position_mode_e regu_mode){
 800367c:	b480      	push	{r7}
 800367e:	b083      	sub	sp, #12
 8003680:	af00      	add	r7, sp, #0
 8003682:	4603      	mov	r3, r0
 8003684:	71fb      	strb	r3, [r7, #7]
	regu_position->mode = regu_mode ;
 8003686:	4b05      	ldr	r3, [pc, #20]	; (800369c <REGULATION_POSITION_Set_Regulation_Mode+0x20>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	79fa      	ldrb	r2, [r7, #7]
 800368c:	721a      	strb	r2, [r3, #8]
}
 800368e:	bf00      	nop
 8003690:	370c      	adds	r7, #12
 8003692:	46bd      	mov	sp, r7
 8003694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003698:	4770      	bx	lr
 800369a:	bf00      	nop
 800369c:	20001520 	.word	0x20001520

080036a0 <REGULATION_POSITION_Process>:

void REGULATION_POSITION_Process(void){
 80036a0:	b480      	push	{r7}
 80036a2:	af00      	add	r7, sp, #0
	switch(regu_position->mode){
 80036a4:	4b0e      	ldr	r3, [pc, #56]	; (80036e0 <REGULATION_POSITION_Process+0x40>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	7a1b      	ldrb	r3, [r3, #8]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d002      	beq.n	80036b4 <REGULATION_POSITION_Process+0x14>
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d007      	beq.n	80036c2 <REGULATION_POSITION_Process+0x22>
			break;
		case REGULATION_POSITION_MODE_ON:
			regu_position->outputs[PROP_CONSIGNE_THRUST] = regu_position->consigne;
			break;
	}
}
 80036b2:	e010      	b.n	80036d6 <REGULATION_POSITION_Process+0x36>
			regu_position->outputs[PROP_CONSIGNE_THRUST] = 0;
 80036b4:	4b0a      	ldr	r3, [pc, #40]	; (80036e0 <REGULATION_POSITION_Process+0x40>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	3306      	adds	r3, #6
 80036bc:	2200      	movs	r2, #0
 80036be:	801a      	strh	r2, [r3, #0]
			break;
 80036c0:	e009      	b.n	80036d6 <REGULATION_POSITION_Process+0x36>
			regu_position->outputs[PROP_CONSIGNE_THRUST] = regu_position->consigne;
 80036c2:	4b07      	ldr	r3, [pc, #28]	; (80036e0 <REGULATION_POSITION_Process+0x40>)
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	4b06      	ldr	r3, [pc, #24]	; (80036e0 <REGULATION_POSITION_Process+0x40>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	3306      	adds	r3, #6
 80036ce:	f9b2 2000 	ldrsh.w	r2, [r2]
 80036d2:	801a      	strh	r2, [r3, #0]
			break;
 80036d4:	bf00      	nop
}
 80036d6:	bf00      	nop
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr
 80036e0:	20001520 	.word	0x20001520

080036e4 <ACC_init>:
static void acc_data_callback(void);

float filter_config [3] = {0.1f, 0.9f, 0};


void ACC_init(acc_t * acc, mpu_t * mpu){
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b082      	sub	sp, #8
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
 80036ec:	6039      	str	r1, [r7, #0]

	FILTER_init(&acc->filters[ACC_AXE_X], filter_config, FILTER_FIRST_ORDER);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	3314      	adds	r3, #20
 80036f2:	2200      	movs	r2, #0
 80036f4:	491a      	ldr	r1, [pc, #104]	; (8003760 <ACC_init+0x7c>)
 80036f6:	4618      	mov	r0, r3
 80036f8:	f007 f85a 	bl	800a7b0 <FILTER_init>
	FILTER_init(&acc->filters[ACC_AXE_Y], filter_config, FILTER_FIRST_ORDER);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	3330      	adds	r3, #48	; 0x30
 8003700:	2200      	movs	r2, #0
 8003702:	4917      	ldr	r1, [pc, #92]	; (8003760 <ACC_init+0x7c>)
 8003704:	4618      	mov	r0, r3
 8003706:	f007 f853 	bl	800a7b0 <FILTER_init>
	FILTER_init(&acc->filters[ACC_AXE_Z], filter_config, FILTER_FIRST_ORDER);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	334c      	adds	r3, #76	; 0x4c
 800370e:	2200      	movs	r2, #0
 8003710:	4913      	ldr	r1, [pc, #76]	; (8003760 <ACC_init+0x7c>)
 8003712:	4618      	mov	r0, r3
 8003714:	f007 f84c 	bl	800a7b0 <FILTER_init>


	acc->mpu = mpu ;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	683a      	ldr	r2, [r7, #0]
 800371c:	601a      	str	r2, [r3, #0]
	acc->raw = acc->mpu->acc ;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f103 0250 	add.w	r2, r3, #80	; 0x50
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	605a      	str	r2, [r3, #4]

	switch(MPU_init_acc(acc->mpu, MPU_ACC_4G, acc_data_callback)){
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a0d      	ldr	r2, [pc, #52]	; (8003764 <ACC_init+0x80>)
 8003730:	2101      	movs	r1, #1
 8003732:	4618      	mov	r0, r3
 8003734:	f000 fbec 	bl	8003f10 <MPU_init_acc>
 8003738:	4603      	mov	r3, r0
 800373a:	2b01      	cmp	r3, #1
 800373c:	d008      	beq.n	8003750 <ACC_init+0x6c>
 800373e:	2b02      	cmp	r3, #2
 8003740:	d008      	beq.n	8003754 <ACC_init+0x70>
 8003742:	2b00      	cmp	r3, #0
 8003744:	d000      	beq.n	8003748 <ACC_init+0x64>
			break;
		case SENSOR_REQUEST_BUSY:
			break;
	}

}
 8003746:	e006      	b.n	8003756 <ACC_init+0x72>
			EVENT_Set_flag(FLAG_ACC_OK);
 8003748:	2004      	movs	r0, #4
 800374a:	f7fe fc97 	bl	800207c <EVENT_Set_flag>
			break;
 800374e:	e002      	b.n	8003756 <ACC_init+0x72>
			break;
 8003750:	bf00      	nop
 8003752:	e000      	b.n	8003756 <ACC_init+0x72>
			break;
 8003754:	bf00      	nop
}
 8003756:	bf00      	nop
 8003758:	3708      	adds	r7, #8
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}
 800375e:	bf00      	nop
 8003760:	20001238 	.word	0x20001238
 8003764:	08003825 	.word	0x08003825

08003768 <ACC_update>:

void ACC_update(acc_t * acc){
 8003768:	b580      	push	{r7, lr}
 800376a:	b082      	sub	sp, #8
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
	switch(MPU_update_acc(acc->mpu)){
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4618      	mov	r0, r3
 8003776:	f000 fc6f 	bl	8004058 <MPU_update_acc>
 800377a:	4603      	mov	r3, r0
 800377c:	2b01      	cmp	r3, #1
 800377e:	d00c      	beq.n	800379a <ACC_update+0x32>
 8003780:	2b02      	cmp	r3, #2
 8003782:	d006      	beq.n	8003792 <ACC_update+0x2a>
 8003784:	2b00      	cmp	r3, #0
 8003786:	d000      	beq.n	800378a <ACC_update+0x22>
			EVENT_Clean_flag(FLAG_ACC_OK);
			break;
		case SENSOR_REQUEST_BUSY:
			break;
	}
}
 8003788:	e008      	b.n	800379c <ACC_update+0x34>
			EVENT_Set_flag(FLAG_ACC_DATA_READY);
 800378a:	2006      	movs	r0, #6
 800378c:	f7fe fc76 	bl	800207c <EVENT_Set_flag>
			break;
 8003790:	e004      	b.n	800379c <ACC_update+0x34>
			EVENT_Clean_flag(FLAG_ACC_OK);
 8003792:	2004      	movs	r0, #4
 8003794:	f7fe fc8a 	bl	80020ac <EVENT_Clean_flag>
			break;
 8003798:	e000      	b.n	800379c <ACC_update+0x34>
			break;
 800379a:	bf00      	nop
}
 800379c:	bf00      	nop
 800379e:	3708      	adds	r7, #8
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}

080037a4 <ACC_process_lpf>:
		case SENSOR_REQUEST_BUSY:
			break;
	}
}

void ACC_process_lpf(acc_t * acc){
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b082      	sub	sp, #8
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
	acc->filtered[ACC_AXE_X] = FILTER_process(&acc->filters[ACC_AXE_X], acc->raw[ACC_AXE_X]);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	f103 0214 	add.w	r2, r3, #20
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	edd3 7a00 	vldr	s15, [r3]
 80037ba:	eeb0 0a67 	vmov.f32	s0, s15
 80037be:	4610      	mov	r0, r2
 80037c0:	f007 f819 	bl	800a7f6 <FILTER_process>
 80037c4:	eef0 7a40 	vmov.f32	s15, s0
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	edc3 7a02 	vstr	s15, [r3, #8]
	acc->filtered[ACC_AXE_Y] = FILTER_process(&acc->filters[ACC_AXE_Y], acc->raw[ACC_AXE_Y]);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	3304      	adds	r3, #4
 80037da:	edd3 7a00 	vldr	s15, [r3]
 80037de:	eeb0 0a67 	vmov.f32	s0, s15
 80037e2:	4610      	mov	r0, r2
 80037e4:	f007 f807 	bl	800a7f6 <FILTER_process>
 80037e8:	eef0 7a40 	vmov.f32	s15, s0
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	edc3 7a03 	vstr	s15, [r3, #12]
	acc->filtered[ACC_AXE_Z] = FILTER_process(&acc->filters[ACC_AXE_Z], acc->raw[ACC_AXE_Z]);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	3308      	adds	r3, #8
 80037fe:	edd3 7a00 	vldr	s15, [r3]
 8003802:	eeb0 0a67 	vmov.f32	s0, s15
 8003806:	4610      	mov	r0, r2
 8003808:	f006 fff5 	bl	800a7f6 <FILTER_process>
 800380c:	eef0 7a40 	vmov.f32	s15, s0
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	edc3 7a04 	vstr	s15, [r3, #16]
	EVENT_Set_flag(FLAG_ACC_FILTERED_DATA_READY);
 8003816:	2007      	movs	r0, #7
 8003818:	f7fe fc30 	bl	800207c <EVENT_Set_flag>
}
 800381c:	bf00      	nop
 800381e:	3708      	adds	r7, #8
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}

08003824 <acc_data_callback>:

static void acc_data_callback(void){
 8003824:	b580      	push	{r7, lr}
 8003826:	af00      	add	r7, sp, #0
	EVENT_Set_flag(FLAG_ACC_DATA_READY);
 8003828:	2006      	movs	r0, #6
 800382a:	f7fe fc27 	bl	800207c <EVENT_Set_flag>
}
 800382e:	bf00      	nop
 8003830:	bd80      	pop	{r7, pc}

08003832 <BATTERIE_Init>:


#include "batterie.h"


void BATTERIE_Init(batterie_t * batterie, ADC_HandleTypeDef * hadc){
 8003832:	b580      	push	{r7, lr}
 8003834:	b082      	sub	sp, #8
 8003836:	af00      	add	r7, sp, #0
 8003838:	6078      	str	r0, [r7, #4]
 800383a:	6039      	str	r1, [r7, #0]
	batterie->hadc = hadc ;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	683a      	ldr	r2, [r7, #0]
 8003840:	601a      	str	r2, [r3, #0]
	HAL_ADC_Start_DMA(hadc, batterie->reading, 16);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	3304      	adds	r3, #4
 8003846:	2210      	movs	r2, #16
 8003848:	4619      	mov	r1, r3
 800384a:	6838      	ldr	r0, [r7, #0]
 800384c:	f002 f954 	bl	8005af8 <HAL_ADC_Start_DMA>
}
 8003850:	bf00      	nop
 8003852:	3708      	adds	r7, #8
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}

08003858 <GYRO_init>:

float filter[3] = {0.1f, 0.9f, 0};

static void gyro_data_callback(void);

void GYRO_init(gyro_t * gyro, mpu_t * mpu){
 8003858:	b580      	push	{r7, lr}
 800385a:	b082      	sub	sp, #8
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
 8003860:	6039      	str	r1, [r7, #0]

	//Filters init
	FILTER_init(&gyro->filters[GYRO_AXE_X], filter, FILTER_FIRST_ORDER);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	3320      	adds	r3, #32
 8003866:	2200      	movs	r2, #0
 8003868:	491a      	ldr	r1, [pc, #104]	; (80038d4 <GYRO_init+0x7c>)
 800386a:	4618      	mov	r0, r3
 800386c:	f006 ffa0 	bl	800a7b0 <FILTER_init>
	FILTER_init(&gyro->filters[GYRO_AXE_Y], filter, FILTER_FIRST_ORDER);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	333c      	adds	r3, #60	; 0x3c
 8003874:	2200      	movs	r2, #0
 8003876:	4917      	ldr	r1, [pc, #92]	; (80038d4 <GYRO_init+0x7c>)
 8003878:	4618      	mov	r0, r3
 800387a:	f006 ff99 	bl	800a7b0 <FILTER_init>
	FILTER_init(&gyro->filters[GYRO_AXE_Z], filter, FILTER_FIRST_ORDER);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	3358      	adds	r3, #88	; 0x58
 8003882:	2200      	movs	r2, #0
 8003884:	4913      	ldr	r1, [pc, #76]	; (80038d4 <GYRO_init+0x7c>)
 8003886:	4618      	mov	r0, r3
 8003888:	f006 ff92 	bl	800a7b0 <FILTER_init>

	gyro->mpu = mpu ;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	683a      	ldr	r2, [r7, #0]
 8003890:	601a      	str	r2, [r3, #0]
	gyro->raw = gyro->mpu->gyro ;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	605a      	str	r2, [r3, #4]

	//Raise the flag "ok" if the gyro get succesfully initiated
	switch(MPU_init_gyro(gyro->mpu, MPU_GYRO_2000s, gyro_data_callback)){
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a0d      	ldr	r2, [pc, #52]	; (80038d8 <GYRO_init+0x80>)
 80038a4:	2103      	movs	r1, #3
 80038a6:	4618      	mov	r0, r3
 80038a8:	f000 fa82 	bl	8003db0 <MPU_init_gyro>
 80038ac:	4603      	mov	r3, r0
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d008      	beq.n	80038c4 <GYRO_init+0x6c>
 80038b2:	2b02      	cmp	r3, #2
 80038b4:	d008      	beq.n	80038c8 <GYRO_init+0x70>
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d000      	beq.n	80038bc <GYRO_init+0x64>
		case SENSOR_REQUEST_FAIL:
			break;
		case SENSOR_REQUEST_BUSY:
			break;
	}
}
 80038ba:	e006      	b.n	80038ca <GYRO_init+0x72>
			EVENT_Set_flag(FLAG_GYRO_OK);
 80038bc:	2000      	movs	r0, #0
 80038be:	f7fe fbdd 	bl	800207c <EVENT_Set_flag>
			break;
 80038c2:	e002      	b.n	80038ca <GYRO_init+0x72>
			break;
 80038c4:	bf00      	nop
 80038c6:	e000      	b.n	80038ca <GYRO_init+0x72>
			break;
 80038c8:	bf00      	nop
}
 80038ca:	bf00      	nop
 80038cc:	3708      	adds	r7, #8
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}
 80038d2:	bf00      	nop
 80038d4:	20001244 	.word	0x20001244
 80038d8:	08003b07 	.word	0x08003b07

080038dc <GYRO_calibrate>:
			break;
		case SENSOR_REQUEST_BUSY:
			break;
	}
}
bool_e GYRO_calibrate(gyro_t * gyro, uint16_t iteration){
 80038dc:	b480      	push	{r7}
 80038de:	b083      	sub	sp, #12
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
 80038e4:	460b      	mov	r3, r1
 80038e6:	807b      	strh	r3, [r7, #2]
	static uint16_t compteur = 0;

	static float sum[3] = {0};

	if(!compteur){
 80038e8:	4b41      	ldr	r3, [pc, #260]	; (80039f0 <GYRO_calibrate+0x114>)
 80038ea:	881b      	ldrh	r3, [r3, #0]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d10b      	bne.n	8003908 <GYRO_calibrate+0x2c>
		sum[0] = 0 ;
 80038f0:	4b40      	ldr	r3, [pc, #256]	; (80039f4 <GYRO_calibrate+0x118>)
 80038f2:	f04f 0200 	mov.w	r2, #0
 80038f6:	601a      	str	r2, [r3, #0]
		sum[1] = 0 ;
 80038f8:	4b3e      	ldr	r3, [pc, #248]	; (80039f4 <GYRO_calibrate+0x118>)
 80038fa:	f04f 0200 	mov.w	r2, #0
 80038fe:	605a      	str	r2, [r3, #4]
		sum[2] = 0 ;
 8003900:	4b3c      	ldr	r3, [pc, #240]	; (80039f4 <GYRO_calibrate+0x118>)
 8003902:	f04f 0200 	mov.w	r2, #0
 8003906:	609a      	str	r2, [r3, #8]
	}

	sum[0] += gyro->raw[0] + gyro->offsets[0];
 8003908:	4b3a      	ldr	r3, [pc, #232]	; (80039f4 <GYRO_calibrate+0x118>)
 800390a:	ed93 7a00 	vldr	s14, [r3]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	edd3 6a00 	vldr	s13, [r3]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	edd3 7a05 	vldr	s15, [r3, #20]
 800391c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003920:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003924:	4b33      	ldr	r3, [pc, #204]	; (80039f4 <GYRO_calibrate+0x118>)
 8003926:	edc3 7a00 	vstr	s15, [r3]
	sum[1] += gyro->raw[1] + gyro->offsets[1];
 800392a:	4b32      	ldr	r3, [pc, #200]	; (80039f4 <GYRO_calibrate+0x118>)
 800392c:	ed93 7a01 	vldr	s14, [r3, #4]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	3304      	adds	r3, #4
 8003936:	edd3 6a00 	vldr	s13, [r3]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	edd3 7a06 	vldr	s15, [r3, #24]
 8003940:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003944:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003948:	4b2a      	ldr	r3, [pc, #168]	; (80039f4 <GYRO_calibrate+0x118>)
 800394a:	edc3 7a01 	vstr	s15, [r3, #4]
	sum[2] += gyro->raw[2] + gyro->offsets[2];
 800394e:	4b29      	ldr	r3, [pc, #164]	; (80039f4 <GYRO_calibrate+0x118>)
 8003950:	ed93 7a02 	vldr	s14, [r3, #8]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	3308      	adds	r3, #8
 800395a:	edd3 6a00 	vldr	s13, [r3]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	edd3 7a07 	vldr	s15, [r3, #28]
 8003964:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003968:	ee77 7a27 	vadd.f32	s15, s14, s15
 800396c:	4b21      	ldr	r3, [pc, #132]	; (80039f4 <GYRO_calibrate+0x118>)
 800396e:	edc3 7a02 	vstr	s15, [r3, #8]

	compteur ++;
 8003972:	4b1f      	ldr	r3, [pc, #124]	; (80039f0 <GYRO_calibrate+0x114>)
 8003974:	881b      	ldrh	r3, [r3, #0]
 8003976:	3301      	adds	r3, #1
 8003978:	b29a      	uxth	r2, r3
 800397a:	4b1d      	ldr	r3, [pc, #116]	; (80039f0 <GYRO_calibrate+0x114>)
 800397c:	801a      	strh	r2, [r3, #0]

	if(compteur == iteration){
 800397e:	4b1c      	ldr	r3, [pc, #112]	; (80039f0 <GYRO_calibrate+0x114>)
 8003980:	881b      	ldrh	r3, [r3, #0]
 8003982:	887a      	ldrh	r2, [r7, #2]
 8003984:	429a      	cmp	r2, r3
 8003986:	d12b      	bne.n	80039e0 <GYRO_calibrate+0x104>
		gyro->offsets[0] = sum[0] / (float)iteration;
 8003988:	4b1a      	ldr	r3, [pc, #104]	; (80039f4 <GYRO_calibrate+0x118>)
 800398a:	edd3 6a00 	vldr	s13, [r3]
 800398e:	887b      	ldrh	r3, [r7, #2]
 8003990:	ee07 3a90 	vmov	s15, r3
 8003994:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003998:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	edc3 7a05 	vstr	s15, [r3, #20]
		gyro->offsets[1] = sum[1] / (float)iteration;
 80039a2:	4b14      	ldr	r3, [pc, #80]	; (80039f4 <GYRO_calibrate+0x118>)
 80039a4:	edd3 6a01 	vldr	s13, [r3, #4]
 80039a8:	887b      	ldrh	r3, [r7, #2]
 80039aa:	ee07 3a90 	vmov	s15, r3
 80039ae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80039b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	edc3 7a06 	vstr	s15, [r3, #24]
		gyro->offsets[2] = sum[2] / (float)iteration;
 80039bc:	4b0d      	ldr	r3, [pc, #52]	; (80039f4 <GYRO_calibrate+0x118>)
 80039be:	edd3 6a02 	vldr	s13, [r3, #8]
 80039c2:	887b      	ldrh	r3, [r7, #2]
 80039c4:	ee07 3a90 	vmov	s15, r3
 80039c8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80039cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	edc3 7a07 	vstr	s15, [r3, #28]
		compteur = 0;
 80039d6:	4b06      	ldr	r3, [pc, #24]	; (80039f0 <GYRO_calibrate+0x114>)
 80039d8:	2200      	movs	r2, #0
 80039da:	801a      	strh	r2, [r3, #0]
		return TRUE;
 80039dc:	2301      	movs	r3, #1
 80039de:	e000      	b.n	80039e2 <GYRO_calibrate+0x106>
	}

	return FALSE;
 80039e0:	2300      	movs	r3, #0

}
 80039e2:	4618      	mov	r0, r3
 80039e4:	370c      	adds	r7, #12
 80039e6:	46bd      	mov	sp, r7
 80039e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ec:	4770      	bx	lr
 80039ee:	bf00      	nop
 80039f0:	20001528 	.word	0x20001528
 80039f4:	2000152c 	.word	0x2000152c

080039f8 <GYRO_ACC_update_dma>:
		case SENSOR_REQUEST_BUSY:
			break;
	}
}

void GYRO_ACC_update_dma(gyro_t * gyro){
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
	switch(MPU_update_all_dma(gyro->mpu)){
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4618      	mov	r0, r3
 8003a06:	f000 fb66 	bl	80040d6 <MPU_update_all_dma>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d00a      	beq.n	8003a26 <GYRO_ACC_update_dma+0x2e>
 8003a10:	2b02      	cmp	r3, #2
 8003a12:	d001      	beq.n	8003a18 <GYRO_ACC_update_dma+0x20>
 8003a14:	2b00      	cmp	r3, #0
		case SENSOR_REQUEST_OK:
			break;
 8003a16:	e007      	b.n	8003a28 <GYRO_ACC_update_dma+0x30>
		case SENSOR_REQUEST_FAIL:
			EVENT_Clean_flag(FLAG_GYRO_OK);
 8003a18:	2000      	movs	r0, #0
 8003a1a:	f7fe fb47 	bl	80020ac <EVENT_Clean_flag>
			EVENT_Clean_flag(FLAG_ACC_OK);
 8003a1e:	2004      	movs	r0, #4
 8003a20:	f7fe fb44 	bl	80020ac <EVENT_Clean_flag>
			break;
 8003a24:	e000      	b.n	8003a28 <GYRO_ACC_update_dma+0x30>
		case SENSOR_REQUEST_BUSY:
			break;
 8003a26:	bf00      	nop
	}
}
 8003a28:	bf00      	nop
 8003a2a:	3708      	adds	r7, #8
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}

08003a30 <GYRO_process_lpf>:

void GYRO_process_lpf(gyro_t * gyro){
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b082      	sub	sp, #8
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
	//Offset correction first
	gyro->raw[GYRO_AXE_X] -= gyro->offsets[GYRO_AXE_X];
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	ed93 7a00 	vldr	s14, [r3]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	edd3 7a05 	vldr	s15, [r3, #20]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a4e:	edc3 7a00 	vstr	s15, [r3]
	gyro->raw[GYRO_AXE_Y] -= gyro->offsets[GYRO_AXE_Y];
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	3304      	adds	r3, #4
 8003a58:	ed93 7a00 	vldr	s14, [r3]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	edd3 7a06 	vldr	s15, [r3, #24]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	3304      	adds	r3, #4
 8003a68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a6c:	edc3 7a00 	vstr	s15, [r3]
	gyro->raw[GYRO_AXE_Z] -= gyro->offsets[GYRO_AXE_Z];
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	3308      	adds	r3, #8
 8003a76:	ed93 7a00 	vldr	s14, [r3]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	edd3 7a07 	vldr	s15, [r3, #28]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	3308      	adds	r3, #8
 8003a86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a8a:	edc3 7a00 	vstr	s15, [r3]
	//Then the actual low pass filter
	gyro->filtered[GYRO_AXE_X] =  FILTER_process(&gyro->filters[GYRO_AXE_X], gyro->raw[GYRO_AXE_X]);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	f103 0220 	add.w	r2, r3, #32
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	edd3 7a00 	vldr	s15, [r3]
 8003a9c:	eeb0 0a67 	vmov.f32	s0, s15
 8003aa0:	4610      	mov	r0, r2
 8003aa2:	f006 fea8 	bl	800a7f6 <FILTER_process>
 8003aa6:	eef0 7a40 	vmov.f32	s15, s0
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	edc3 7a02 	vstr	s15, [r3, #8]
	gyro->filtered[GYRO_AXE_Y] =  FILTER_process(&gyro->filters[GYRO_AXE_Y], gyro->raw[GYRO_AXE_Y]);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	3304      	adds	r3, #4
 8003abc:	edd3 7a00 	vldr	s15, [r3]
 8003ac0:	eeb0 0a67 	vmov.f32	s0, s15
 8003ac4:	4610      	mov	r0, r2
 8003ac6:	f006 fe96 	bl	800a7f6 <FILTER_process>
 8003aca:	eef0 7a40 	vmov.f32	s15, s0
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	edc3 7a03 	vstr	s15, [r3, #12]
	gyro->filtered[GYRO_AXE_Z] =  FILTER_process(&gyro->filters[GYRO_AXE_Z], gyro->raw[GYRO_AXE_Z]);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	3308      	adds	r3, #8
 8003ae0:	edd3 7a00 	vldr	s15, [r3]
 8003ae4:	eeb0 0a67 	vmov.f32	s0, s15
 8003ae8:	4610      	mov	r0, r2
 8003aea:	f006 fe84 	bl	800a7f6 <FILTER_process>
 8003aee:	eef0 7a40 	vmov.f32	s15, s0
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	edc3 7a04 	vstr	s15, [r3, #16]
	//We warn the system that we ve got new data ready to be used :)
	EVENT_Set_flag(FLAG_GYRO_FILTERED_DATA_READY);
 8003af8:	2003      	movs	r0, #3
 8003afa:	f7fe fabf 	bl	800207c <EVENT_Set_flag>
}
 8003afe:	bf00      	nop
 8003b00:	3708      	adds	r7, #8
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}

08003b06 <gyro_data_callback>:

static void gyro_data_callback(void){
 8003b06:	b580      	push	{r7, lr}
 8003b08:	af00      	add	r7, sp, #0
	EVENT_Set_flag(FLAG_GYRO_DATA_READY);
 8003b0a:	2002      	movs	r0, #2
 8003b0c:	f7fe fab6 	bl	800207c <EVENT_Set_flag>
}
 8003b10:	bf00      	nop
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <convert_gyro>:
static void MPU_cs_lock(mpu_t * mpu);
static void MPU_cs_unlock(mpu_t * mpu);


//Private functions def
static void convert_gyro(mpu_t * mpu){
 8003b14:	b480      	push	{r7}
 8003b16:	b083      	sub	sp, #12
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
	mpu->gyro_raw[GYRO_AXE_X] = (int16_t)(mpu->gyro_data[1] << 8 | mpu->gyro_data[0]);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6a1b      	ldr	r3, [r3, #32]
 8003b20:	3301      	adds	r3, #1
 8003b22:	781b      	ldrb	r3, [r3, #0]
 8003b24:	021b      	lsls	r3, r3, #8
 8003b26:	b21a      	sxth	r2, r3
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6a1b      	ldr	r3, [r3, #32]
 8003b2c:	781b      	ldrb	r3, [r3, #0]
 8003b2e:	b21b      	sxth	r3, r3
 8003b30:	4313      	orrs	r3, r2
 8003b32:	b21a      	sxth	r2, r3
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	849a      	strh	r2, [r3, #36]	; 0x24
	mpu->gyro_raw[GYRO_AXE_Y] = (int16_t)(mpu->gyro_data[3] << 8 | mpu->gyro_data[2]);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6a1b      	ldr	r3, [r3, #32]
 8003b3c:	3303      	adds	r3, #3
 8003b3e:	781b      	ldrb	r3, [r3, #0]
 8003b40:	021b      	lsls	r3, r3, #8
 8003b42:	b21a      	sxth	r2, r3
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6a1b      	ldr	r3, [r3, #32]
 8003b48:	3302      	adds	r3, #2
 8003b4a:	781b      	ldrb	r3, [r3, #0]
 8003b4c:	b21b      	sxth	r3, r3
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	b21a      	sxth	r2, r3
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	84da      	strh	r2, [r3, #38]	; 0x26
	mpu->gyro_raw[GYRO_AXE_Z] = (int16_t)(mpu->gyro_data[5] << 8 | mpu->gyro_data[4]);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6a1b      	ldr	r3, [r3, #32]
 8003b5a:	3305      	adds	r3, #5
 8003b5c:	781b      	ldrb	r3, [r3, #0]
 8003b5e:	021b      	lsls	r3, r3, #8
 8003b60:	b21a      	sxth	r2, r3
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6a1b      	ldr	r3, [r3, #32]
 8003b66:	3304      	adds	r3, #4
 8003b68:	781b      	ldrb	r3, [r3, #0]
 8003b6a:	b21b      	sxth	r3, r3
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	b21a      	sxth	r2, r3
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	851a      	strh	r2, [r3, #40]	; 0x28

	//Convertion
	mpu->gyro[GYRO_AXE_X] = (float)mpu->gyro_raw[GYRO_AXE_X] * mpu->gyro_sensi ;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8003b7a:	ee07 3a90 	vmov	s15, r3
 8003b7e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8003b88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	mpu->gyro[GYRO_AXE_Y] = (float)mpu->gyro_raw[GYRO_AXE_Y] * mpu->gyro_sensi ;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 8003b98:	ee07 3a90 	vmov	s15, r3
 8003b9c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8003ba6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
	mpu->gyro[GYRO_AXE_Z] = (float)mpu->gyro_raw[GYRO_AXE_Z] * mpu->gyro_sensi ;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 8003bb6:	ee07 3a90 	vmov	s15, r3
 8003bba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8003bc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
}
 8003bce:	bf00      	nop
 8003bd0:	370c      	adds	r7, #12
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd8:	4770      	bx	lr

08003bda <convert_acc>:
static void convert_acc(mpu_t * mpu){
 8003bda:	b480      	push	{r7}
 8003bdc:	b083      	sub	sp, #12
 8003bde:	af00      	add	r7, sp, #0
 8003be0:	6078      	str	r0, [r7, #4]
	mpu->acc_raw[ACC_AXE_X] = (int16_t)(mpu->acc_data[1] << 8 | mpu->acc_data[0]);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003be6:	3301      	adds	r3, #1
 8003be8:	781b      	ldrb	r3, [r3, #0]
 8003bea:	021b      	lsls	r3, r3, #8
 8003bec:	b21a      	sxth	r2, r3
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bf2:	781b      	ldrb	r3, [r3, #0]
 8003bf4:	b21b      	sxth	r3, r3
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	b21a      	sxth	r2, r3
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
	mpu->acc_raw[ACC_AXE_Y] = (int16_t)(mpu->acc_data[3] << 8 | mpu->acc_data[2]);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c04:	3303      	adds	r3, #3
 8003c06:	781b      	ldrb	r3, [r3, #0]
 8003c08:	021b      	lsls	r3, r3, #8
 8003c0a:	b21a      	sxth	r2, r3
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c10:	3302      	adds	r3, #2
 8003c12:	781b      	ldrb	r3, [r3, #0]
 8003c14:	b21b      	sxth	r3, r3
 8003c16:	4313      	orrs	r3, r2
 8003c18:	b21a      	sxth	r2, r3
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
	mpu->acc_raw[ACC_AXE_Z] = (int16_t)(mpu->acc_data[5] << 8 | mpu->acc_data[4]);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c24:	3305      	adds	r3, #5
 8003c26:	781b      	ldrb	r3, [r3, #0]
 8003c28:	021b      	lsls	r3, r3, #8
 8003c2a:	b21a      	sxth	r2, r3
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c30:	3304      	adds	r3, #4
 8003c32:	781b      	ldrb	r3, [r3, #0]
 8003c34:	b21b      	sxth	r3, r3
 8003c36:	4313      	orrs	r3, r2
 8003c38:	b21a      	sxth	r2, r3
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

	//Convertion
	mpu->acc[ACC_AXE_X] = (float)mpu->acc_raw[ACC_AXE_X] * mpu->acc_sensi ;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	f9b3 3048 	ldrsh.w	r3, [r3, #72]	; 0x48
 8003c46:	ee07 3a90 	vmov	s15, r3
 8003c4a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8003c54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
	mpu->acc[ACC_AXE_Y] = (float)mpu->acc_raw[ACC_AXE_Y] * mpu->acc_sensi ;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	f9b3 304a 	ldrsh.w	r3, [r3, #74]	; 0x4a
 8003c64:	ee07 3a90 	vmov	s15, r3
 8003c68:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8003c72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
	mpu->acc[ACC_AXE_Z] = (float)mpu->acc_raw[ACC_AXE_Z] * mpu->acc_sensi ;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	f9b3 304c 	ldrsh.w	r3, [r3, #76]	; 0x4c
 8003c82:	ee07 3a90 	vmov	s15, r3
 8003c86:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8003c90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
}
 8003c9a:	bf00      	nop
 8003c9c:	370c      	adds	r7, #12
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr

08003ca6 <MPU_cs_lock>:

static void MPU_cs_lock(mpu_t * mpu){
 8003ca6:	b580      	push	{r7, lr}
 8003ca8:	b082      	sub	sp, #8
 8003caa:	af00      	add	r7, sp, #0
 8003cac:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(mpu->pin_cs_gpio, mpu->pin_cs, RESET);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6898      	ldr	r0, [r3, #8]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	899b      	ldrh	r3, [r3, #12]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	4619      	mov	r1, r3
 8003cba:	f003 f909 	bl	8006ed0 <HAL_GPIO_WritePin>
}
 8003cbe:	bf00      	nop
 8003cc0:	3708      	adds	r7, #8
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}

08003cc6 <MPU_cs_unlock>:
static void MPU_cs_unlock(mpu_t * mpu){
 8003cc6:	b580      	push	{r7, lr}
 8003cc8:	b082      	sub	sp, #8
 8003cca:	af00      	add	r7, sp, #0
 8003ccc:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(mpu->pin_cs_gpio, mpu->pin_cs, SET);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6898      	ldr	r0, [r3, #8]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	899b      	ldrh	r3, [r3, #12]
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	4619      	mov	r1, r3
 8003cda:	f003 f8f9 	bl	8006ed0 <HAL_GPIO_WritePin>
}
 8003cde:	bf00      	nop
 8003ce0:	3708      	adds	r7, #8
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}
	...

08003ce8 <MPU_init>:

/*
 *
 */
sensor_request_e MPU_init(mpu_t * mpu, SPI_HandleTypeDef * hspi, GPIO_TypeDef * pin_cs_gpio, uint16_t pin_cs){
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b086      	sub	sp, #24
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	60f8      	str	r0, [r7, #12]
 8003cf0:	60b9      	str	r1, [r7, #8]
 8003cf2:	607a      	str	r2, [r7, #4]
 8003cf4:	807b      	strh	r3, [r7, #2]

	//Etat par default
	mpu->state = SENSOR_NOT_INIT ;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	73da      	strb	r2, [r3, #15]

	//Dfinit d'aprs la doc pour les registres du mpu
	mpu->gyro_data = &mpu->data[8] ;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	f103 021a 	add.w	r2, r3, #26
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	621a      	str	r2, [r3, #32]
	mpu->acc_data = &mpu->data[0] ;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	f103 0212 	add.w	r2, r3, #18
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	645a      	str	r2, [r3, #68]	; 0x44


	//Requiert un I2C ou SPI pour fonctionner
	if(hspi == NULL)
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d101      	bne.n	8003d1a <MPU_init+0x32>
		return SENSOR_REQUEST_FAIL ;
 8003d16:	2302      	movs	r3, #2
 8003d18:	e040      	b.n	8003d9c <MPU_init+0xb4>

	//Application des paramtres de connexion
	mpu->hspi = hspi ;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	68ba      	ldr	r2, [r7, #8]
 8003d1e:	605a      	str	r2, [r3, #4]
	mpu->pin_cs = pin_cs ;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	887a      	ldrh	r2, [r7, #2]
 8003d24:	819a      	strh	r2, [r3, #12]
	mpu->pin_cs_gpio = pin_cs_gpio ;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	687a      	ldr	r2, [r7, #4]
 8003d2a:	609a      	str	r2, [r3, #8]

	mpu->adresse = MPU6050_I2C_ADDR ;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	22d0      	movs	r2, #208	; 0xd0
 8003d30:	745a      	strb	r2, [r3, #17]

	mpu_handlers[mpu_init_compteur] = mpu ;
 8003d32:	4b1c      	ldr	r3, [pc, #112]	; (8003da4 <MPU_init+0xbc>)
 8003d34:	781b      	ldrb	r3, [r3, #0]
 8003d36:	4619      	mov	r1, r3
 8003d38:	4a1b      	ldr	r2, [pc, #108]	; (8003da8 <MPU_init+0xc0>)
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	SPI_handlers[mpu_init_compteur++] = hspi ;
 8003d40:	4b18      	ldr	r3, [pc, #96]	; (8003da4 <MPU_init+0xbc>)
 8003d42:	781b      	ldrb	r3, [r3, #0]
 8003d44:	1c5a      	adds	r2, r3, #1
 8003d46:	b2d1      	uxtb	r1, r2
 8003d48:	4a16      	ldr	r2, [pc, #88]	; (8003da4 <MPU_init+0xbc>)
 8003d4a:	7011      	strb	r1, [r2, #0]
 8003d4c:	4619      	mov	r1, r3
 8003d4e:	4a17      	ldr	r2, [pc, #92]	; (8003dac <MPU_init+0xc4>)
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

	uint8_t wakeup_data[] = {MPU6050_PWR_MGMT_1, 0x00} ;
 8003d56:	236b      	movs	r3, #107	; 0x6b
 8003d58:	753b      	strb	r3, [r7, #20]
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	757b      	strb	r3, [r7, #21]

	MPU_cs_lock(mpu);
 8003d5e:	68f8      	ldr	r0, [r7, #12]
 8003d60:	f7ff ffa1 	bl	8003ca6 <MPU_cs_lock>
	mpu->hal_state = HAL_SPI_Transmit(mpu->hspi, wakeup_data, 2, 2);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	6858      	ldr	r0, [r3, #4]
 8003d68:	f107 0114 	add.w	r1, r7, #20
 8003d6c:	2302      	movs	r3, #2
 8003d6e:	2202      	movs	r2, #2
 8003d70:	f003 fea0 	bl	8007ab4 <HAL_SPI_Transmit>
 8003d74:	4603      	mov	r3, r0
 8003d76:	461a      	mov	r2, r3
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	739a      	strb	r2, [r3, #14]
	MPU_cs_unlock(mpu);
 8003d7c:	68f8      	ldr	r0, [r7, #12]
 8003d7e:	f7ff ffa2 	bl	8003cc6 <MPU_cs_unlock>

	//Pour l'init on ne s'occupe pas des cas HAL busy etc, c'est bon ou c'est pas bon c est tout^^
	if(mpu->hal_state != HAL_OK){
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	7b9b      	ldrb	r3, [r3, #14]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d004      	beq.n	8003d94 <MPU_init+0xac>
		mpu->state = SENSOR_ERROR ;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2204      	movs	r2, #4
 8003d8e:	73da      	strb	r2, [r3, #15]
		return SENSOR_REQUEST_FAIL ;
 8003d90:	2302      	movs	r3, #2
 8003d92:	e003      	b.n	8003d9c <MPU_init+0xb4>
	}

	mpu->state = SENSOR_IDDLE ;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2200      	movs	r2, #0
 8003d98:	73da      	strb	r2, [r3, #15]
	return SENSOR_REQUEST_OK;
 8003d9a:	2300      	movs	r3, #0
}
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	3718      	adds	r7, #24
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bd80      	pop	{r7, pc}
 8003da4:	20001540 	.word	0x20001540
 8003da8:	2000153c 	.word	0x2000153c
 8003dac:	20001538 	.word	0x20001538

08003db0 <MPU_init_gyro>:

/*
 *
 */
sensor_request_e MPU_init_gyro(mpu_t * mpu, MPU_gyro_range_e gyro_range, void (*gyro_data_callback)){
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b088      	sub	sp, #32
 8003db4:	af02      	add	r7, sp, #8
 8003db6:	60f8      	str	r0, [r7, #12]
 8003db8:	460b      	mov	r3, r1
 8003dba:	607a      	str	r2, [r7, #4]
 8003dbc:	72fb      	strb	r3, [r7, #11]

	mpu->gyro_range = gyro_range ;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	7afa      	ldrb	r2, [r7, #11]
 8003dc2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	mpu->gyro_data_callback = gyro_data_callback ;
 8003dc6:	687a      	ldr	r2, [r7, #4]
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	641a      	str	r2, [r3, #64]	; 0x40

	//Si mpu non utilisable
	if(mpu->state != SENSOR_IDDLE)
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	7bdb      	ldrb	r3, [r3, #15]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d001      	beq.n	8003dd8 <MPU_init_gyro+0x28>
		return SENSOR_REQUEST_FAIL ;
 8003dd4:	2302      	movs	r3, #2
 8003dd6:	e08e      	b.n	8003ef6 <MPU_init_gyro+0x146>

	//Configuration de la sensi du gyro dans le mpu
	//On lit
	uint8_t temp[2] ;
	temp[0] = MPU6050_GYRO_CONFIG | MPU6050_READ ;
 8003dd8:	239b      	movs	r3, #155	; 0x9b
 8003dda:	753b      	strb	r3, [r7, #20]
	MPU_cs_lock(mpu);
 8003ddc:	68f8      	ldr	r0, [r7, #12]
 8003dde:	f7ff ff62 	bl	8003ca6 <MPU_cs_lock>
	mpu->hal_state = HAL_SPI_TransmitReceive(mpu->hspi, temp, temp, 2, 2);
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	6858      	ldr	r0, [r3, #4]
 8003de6:	f107 0214 	add.w	r2, r7, #20
 8003dea:	f107 0114 	add.w	r1, r7, #20
 8003dee:	2302      	movs	r3, #2
 8003df0:	9300      	str	r3, [sp, #0]
 8003df2:	2302      	movs	r3, #2
 8003df4:	f003 ff92 	bl	8007d1c <HAL_SPI_TransmitReceive>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	461a      	mov	r2, r3
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	739a      	strb	r2, [r3, #14]
	MPU_cs_unlock(mpu);
 8003e00:	68f8      	ldr	r0, [r7, #12]
 8003e02:	f7ff ff60 	bl	8003cc6 <MPU_cs_unlock>

	//On crit
	if(mpu->hal_state == HAL_OK){
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	7b9b      	ldrb	r3, [r3, #14]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d122      	bne.n	8003e54 <MPU_init_gyro+0xa4>
		HAL_Delay(1);
 8003e0e:	2001      	movs	r0, #1
 8003e10:	f001 fe0c 	bl	8005a2c <HAL_Delay>
		MPU_cs_lock(mpu);
 8003e14:	68f8      	ldr	r0, [r7, #12]
 8003e16:	f7ff ff46 	bl	8003ca6 <MPU_cs_lock>
		temp[0] = MPU6050_GYRO_CONFIG ;
 8003e1a:	231b      	movs	r3, #27
 8003e1c:	753b      	strb	r3, [r7, #20]
		temp[1] = (temp[1] & 0xE7) | (uint8_t)gyro_range << 3;
 8003e1e:	7d7b      	ldrb	r3, [r7, #21]
 8003e20:	b25b      	sxtb	r3, r3
 8003e22:	f023 0318 	bic.w	r3, r3, #24
 8003e26:	b25a      	sxtb	r2, r3
 8003e28:	7afb      	ldrb	r3, [r7, #11]
 8003e2a:	00db      	lsls	r3, r3, #3
 8003e2c:	b25b      	sxtb	r3, r3
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	b25b      	sxtb	r3, r3
 8003e32:	b2db      	uxtb	r3, r3
 8003e34:	757b      	strb	r3, [r7, #21]
		mpu->hal_state = HAL_SPI_Transmit(mpu->hspi, temp,  2, 2);
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	6858      	ldr	r0, [r3, #4]
 8003e3a:	f107 0114 	add.w	r1, r7, #20
 8003e3e:	2302      	movs	r3, #2
 8003e40:	2202      	movs	r2, #2
 8003e42:	f003 fe37 	bl	8007ab4 <HAL_SPI_Transmit>
 8003e46:	4603      	mov	r3, r0
 8003e48:	461a      	mov	r2, r3
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	739a      	strb	r2, [r3, #14]
		MPU_cs_unlock(mpu);
 8003e4e:	68f8      	ldr	r0, [r7, #12]
 8003e50:	f7ff ff39 	bl	8003cc6 <MPU_cs_unlock>
	}

	//ON vrifi si on a bien cris ce que l'on voulait
	if(mpu->hal_state == HAL_OK){ // on vrifi si on a bien configur le gyro comme on voulait
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	7b9b      	ldrb	r3, [r3, #14]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d124      	bne.n	8003ea6 <MPU_init_gyro+0xf6>
		uint8_t temp2 = temp[1];
 8003e5c:	7d7b      	ldrb	r3, [r7, #21]
 8003e5e:	75fb      	strb	r3, [r7, #23]
		temp[0] = MPU6050_GYRO_CONFIG | MPU6050_READ ;
 8003e60:	239b      	movs	r3, #155	; 0x9b
 8003e62:	753b      	strb	r3, [r7, #20]
		HAL_Delay(1);
 8003e64:	2001      	movs	r0, #1
 8003e66:	f001 fde1 	bl	8005a2c <HAL_Delay>
		MPU_cs_lock(mpu);
 8003e6a:	68f8      	ldr	r0, [r7, #12]
 8003e6c:	f7ff ff1b 	bl	8003ca6 <MPU_cs_lock>
		mpu->hal_state = HAL_SPI_TransmitReceive(mpu->hspi, temp, temp, 2, 2);
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	6858      	ldr	r0, [r3, #4]
 8003e74:	f107 0214 	add.w	r2, r7, #20
 8003e78:	f107 0114 	add.w	r1, r7, #20
 8003e7c:	2302      	movs	r3, #2
 8003e7e:	9300      	str	r3, [sp, #0]
 8003e80:	2302      	movs	r3, #2
 8003e82:	f003 ff4b 	bl	8007d1c <HAL_SPI_TransmitReceive>
 8003e86:	4603      	mov	r3, r0
 8003e88:	461a      	mov	r2, r3
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	739a      	strb	r2, [r3, #14]
		MPU_cs_unlock(mpu);
 8003e8e:	68f8      	ldr	r0, [r7, #12]
 8003e90:	f7ff ff19 	bl	8003cc6 <MPU_cs_unlock>

		if(temp[1] != temp2)
 8003e94:	7d7b      	ldrb	r3, [r7, #21]
 8003e96:	7dfa      	ldrb	r2, [r7, #23]
 8003e98:	429a      	cmp	r2, r3
 8003e9a:	d004      	beq.n	8003ea6 <MPU_init_gyro+0xf6>
		{
			mpu->state = SENSOR_ERROR ;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2204      	movs	r2, #4
 8003ea0:	73da      	strb	r2, [r3, #15]
			return SENSOR_REQUEST_FAIL ;
 8003ea2:	2302      	movs	r3, #2
 8003ea4:	e027      	b.n	8003ef6 <MPU_init_gyro+0x146>

	}



	if(mpu->hal_state != HAL_OK)
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	7b9b      	ldrb	r3, [r3, #14]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d004      	beq.n	8003eb8 <MPU_init_gyro+0x108>
	{
		mpu->state = SENSOR_ERROR ;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2204      	movs	r2, #4
 8003eb2:	73da      	strb	r2, [r3, #15]
		return SENSOR_REQUEST_FAIL ;
 8003eb4:	2302      	movs	r3, #2
 8003eb6:	e01e      	b.n	8003ef6 <MPU_init_gyro+0x146>
	}

	switch(gyro_range){
 8003eb8:	7afb      	ldrb	r3, [r7, #11]
 8003eba:	2b03      	cmp	r3, #3
 8003ebc:	d81a      	bhi.n	8003ef4 <MPU_init_gyro+0x144>
 8003ebe:	a201      	add	r2, pc, #4	; (adr r2, 8003ec4 <MPU_init_gyro+0x114>)
 8003ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ec4:	08003ed5 	.word	0x08003ed5
 8003ec8:	08003edd 	.word	0x08003edd
 8003ecc:	08003ee5 	.word	0x08003ee5
 8003ed0:	08003eed 	.word	0x08003eed
		case MPU_GYRO_250s :
			mpu->gyro_sensi = (float)1 / MPU6050_GYRO_SENS_250 ;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	4a0a      	ldr	r2, [pc, #40]	; (8003f00 <MPU_init_gyro+0x150>)
 8003ed8:	63da      	str	r2, [r3, #60]	; 0x3c
			break;
 8003eda:	e00b      	b.n	8003ef4 <MPU_init_gyro+0x144>
		case MPU_GYRO_500s :
			mpu->gyro_sensi = (float)1 / MPU6050_GYRO_SENS_500 ;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	4a09      	ldr	r2, [pc, #36]	; (8003f04 <MPU_init_gyro+0x154>)
 8003ee0:	63da      	str	r2, [r3, #60]	; 0x3c
			break;
 8003ee2:	e007      	b.n	8003ef4 <MPU_init_gyro+0x144>
		case MPU_GYRO_1000s :
			mpu->gyro_sensi = (float)1 / MPU6050_GYRO_SENS_1000 ;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	4a08      	ldr	r2, [pc, #32]	; (8003f08 <MPU_init_gyro+0x158>)
 8003ee8:	63da      	str	r2, [r3, #60]	; 0x3c
			break;
 8003eea:	e003      	b.n	8003ef4 <MPU_init_gyro+0x144>
		case MPU_GYRO_2000s :
			mpu->gyro_sensi = (float)1 / MPU6050_GYRO_SENS_2000 ;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	4a07      	ldr	r2, [pc, #28]	; (8003f0c <MPU_init_gyro+0x15c>)
 8003ef0:	63da      	str	r2, [r3, #60]	; 0x3c
			break;
 8003ef2:	bf00      	nop
	}
	return SENSOR_REQUEST_OK;
 8003ef4:	2300      	movs	r3, #0
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3718      	adds	r7, #24
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}
 8003efe:	bf00      	nop
 8003f00:	3bfa232d 	.word	0x3bfa232d
 8003f04:	3c7a232d 	.word	0x3c7a232d
 8003f08:	3cf9c190 	.word	0x3cf9c190
 8003f0c:	3d79c190 	.word	0x3d79c190

08003f10 <MPU_init_acc>:

/*
 *
 */
sensor_request_e MPU_init_acc(mpu_t * mpu, MPU_acc_range_e acc_range, void (*acc_data_callback)){
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b088      	sub	sp, #32
 8003f14:	af02      	add	r7, sp, #8
 8003f16:	60f8      	str	r0, [r7, #12]
 8003f18:	460b      	mov	r3, r1
 8003f1a:	607a      	str	r2, [r7, #4]
 8003f1c:	72fb      	strb	r3, [r7, #11]
	mpu->acc_range = acc_range ;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	7afa      	ldrb	r2, [r7, #11]
 8003f22:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	mpu->acc_data_callback = acc_data_callback ;
 8003f26:	687a      	ldr	r2, [r7, #4]
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	665a      	str	r2, [r3, #100]	; 0x64
	//Si mpu non utilisable
	if(mpu->state != SENSOR_IDDLE)
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	7bdb      	ldrb	r3, [r3, #15]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d001      	beq.n	8003f38 <MPU_init_acc+0x28>
		return SENSOR_REQUEST_FAIL ;
 8003f34:	2302      	movs	r3, #2
 8003f36:	e08a      	b.n	800404e <MPU_init_acc+0x13e>


	//Configuration de la sensi de l'acc dans le mpu
	//On lit
	uint8_t temp[2] ;
	temp[0] = MPU6050_ACCEL_CONFIG | MPU6050_READ ;
 8003f38:	239c      	movs	r3, #156	; 0x9c
 8003f3a:	753b      	strb	r3, [r7, #20]
	MPU_cs_lock(mpu);
 8003f3c:	68f8      	ldr	r0, [r7, #12]
 8003f3e:	f7ff feb2 	bl	8003ca6 <MPU_cs_lock>
	mpu->hal_state = HAL_SPI_TransmitReceive(mpu->hspi, temp, temp, 2, 2);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	6858      	ldr	r0, [r3, #4]
 8003f46:	f107 0214 	add.w	r2, r7, #20
 8003f4a:	f107 0114 	add.w	r1, r7, #20
 8003f4e:	2302      	movs	r3, #2
 8003f50:	9300      	str	r3, [sp, #0]
 8003f52:	2302      	movs	r3, #2
 8003f54:	f003 fee2 	bl	8007d1c <HAL_SPI_TransmitReceive>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	461a      	mov	r2, r3
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	739a      	strb	r2, [r3, #14]
	MPU_cs_unlock(mpu);
 8003f60:	68f8      	ldr	r0, [r7, #12]
 8003f62:	f7ff feb0 	bl	8003cc6 <MPU_cs_unlock>

	//On crit
	if(mpu->hal_state == HAL_OK){	//Si mpu ok on crit en spi dans le registre de config du mpu ddi au gyro
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	7b9b      	ldrb	r3, [r3, #14]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d122      	bne.n	8003fb4 <MPU_init_acc+0xa4>
		HAL_Delay(1);
 8003f6e:	2001      	movs	r0, #1
 8003f70:	f001 fd5c 	bl	8005a2c <HAL_Delay>
		MPU_cs_lock(mpu);
 8003f74:	68f8      	ldr	r0, [r7, #12]
 8003f76:	f7ff fe96 	bl	8003ca6 <MPU_cs_lock>
		temp[0] = MPU6050_ACCEL_CONFIG ;
 8003f7a:	231c      	movs	r3, #28
 8003f7c:	753b      	strb	r3, [r7, #20]
		temp[1] = (temp[1] & 0xE7) | (uint8_t)acc_range << 3;
 8003f7e:	7d7b      	ldrb	r3, [r7, #21]
 8003f80:	b25b      	sxtb	r3, r3
 8003f82:	f023 0318 	bic.w	r3, r3, #24
 8003f86:	b25a      	sxtb	r2, r3
 8003f88:	7afb      	ldrb	r3, [r7, #11]
 8003f8a:	00db      	lsls	r3, r3, #3
 8003f8c:	b25b      	sxtb	r3, r3
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	b25b      	sxtb	r3, r3
 8003f92:	b2db      	uxtb	r3, r3
 8003f94:	757b      	strb	r3, [r7, #21]
		mpu->hal_state = HAL_SPI_Transmit(mpu->hspi, temp,  2, 2);
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	6858      	ldr	r0, [r3, #4]
 8003f9a:	f107 0114 	add.w	r1, r7, #20
 8003f9e:	2302      	movs	r3, #2
 8003fa0:	2202      	movs	r2, #2
 8003fa2:	f003 fd87 	bl	8007ab4 <HAL_SPI_Transmit>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	461a      	mov	r2, r3
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	739a      	strb	r2, [r3, #14]
		MPU_cs_unlock(mpu);
 8003fae:	68f8      	ldr	r0, [r7, #12]
 8003fb0:	f7ff fe89 	bl	8003cc6 <MPU_cs_unlock>
	}

	//On test si on a bien crit ce que l'on voulait
	if(mpu->hal_state == HAL_OK){ // on vrifi si on a bien configur le gyro comme on voulait
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	7b9b      	ldrb	r3, [r3, #14]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d124      	bne.n	8004006 <MPU_init_acc+0xf6>
		uint8_t temp2 = temp[1];
 8003fbc:	7d7b      	ldrb	r3, [r7, #21]
 8003fbe:	75fb      	strb	r3, [r7, #23]
		temp[0] = MPU6050_ACCEL_CONFIG | MPU6050_READ ;
 8003fc0:	239c      	movs	r3, #156	; 0x9c
 8003fc2:	753b      	strb	r3, [r7, #20]
		HAL_Delay(1);
 8003fc4:	2001      	movs	r0, #1
 8003fc6:	f001 fd31 	bl	8005a2c <HAL_Delay>
		MPU_cs_lock(mpu);
 8003fca:	68f8      	ldr	r0, [r7, #12]
 8003fcc:	f7ff fe6b 	bl	8003ca6 <MPU_cs_lock>
		mpu->hal_state = HAL_SPI_TransmitReceive(mpu->hspi, temp, temp, 2, 2);
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	6858      	ldr	r0, [r3, #4]
 8003fd4:	f107 0214 	add.w	r2, r7, #20
 8003fd8:	f107 0114 	add.w	r1, r7, #20
 8003fdc:	2302      	movs	r3, #2
 8003fde:	9300      	str	r3, [sp, #0]
 8003fe0:	2302      	movs	r3, #2
 8003fe2:	f003 fe9b 	bl	8007d1c <HAL_SPI_TransmitReceive>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	461a      	mov	r2, r3
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	739a      	strb	r2, [r3, #14]
		MPU_cs_unlock(mpu);
 8003fee:	68f8      	ldr	r0, [r7, #12]
 8003ff0:	f7ff fe69 	bl	8003cc6 <MPU_cs_unlock>

		if(temp[1] != temp2)
 8003ff4:	7d7b      	ldrb	r3, [r7, #21]
 8003ff6:	7dfa      	ldrb	r2, [r7, #23]
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d004      	beq.n	8004006 <MPU_init_acc+0xf6>
		{
			mpu->state = SENSOR_ERROR ;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2204      	movs	r2, #4
 8004000:	73da      	strb	r2, [r3, #15]
			return SENSOR_REQUEST_FAIL ;
 8004002:	2302      	movs	r3, #2
 8004004:	e023      	b.n	800404e <MPU_init_acc+0x13e>
		}
	}



	switch(acc_range){
 8004006:	7afb      	ldrb	r3, [r7, #11]
 8004008:	2b03      	cmp	r3, #3
 800400a:	d81f      	bhi.n	800404c <MPU_init_acc+0x13c>
 800400c:	a201      	add	r2, pc, #4	; (adr r2, 8004014 <MPU_init_acc+0x104>)
 800400e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004012:	bf00      	nop
 8004014:	08004025 	.word	0x08004025
 8004018:	0800402f 	.word	0x0800402f
 800401c:	08004039 	.word	0x08004039
 8004020:	08004043 	.word	0x08004043
		case MPU_ACC_2G :
			mpu->acc_sensi = (float)1 / MPU6050_ACCE_SENS_2 ;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
 800402a:	661a      	str	r2, [r3, #96]	; 0x60
			break;
 800402c:	e00e      	b.n	800404c <MPU_init_acc+0x13c>
		case MPU_ACC_4G :
			mpu->acc_sensi = (float)1 / MPU6050_ACCE_SENS_4 ;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 8004034:	661a      	str	r2, [r3, #96]	; 0x60
			break;
 8004036:	e009      	b.n	800404c <MPU_init_acc+0x13c>
		case MPU_ACC_8G :
			mpu->acc_sensi = (float)1 / MPU6050_ACCE_SENS_8 ;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 800403e:	661a      	str	r2, [r3, #96]	; 0x60
			break;
 8004040:	e004      	b.n	800404c <MPU_init_acc+0x13c>
		case MPU_ACC_16G :
			mpu->acc_sensi = (float)1 / MPU6050_ACCE_SENS_16 ;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 8004048:	661a      	str	r2, [r3, #96]	; 0x60
			break;
 800404a:	bf00      	nop
	}
	return SENSOR_REQUEST_OK;
 800404c:	2300      	movs	r3, #0
}
 800404e:	4618      	mov	r0, r3
 8004050:	3718      	adds	r7, #24
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}
 8004056:	bf00      	nop

08004058 <MPU_update_acc>:
	convert_gyro(mpu);
	return SENSOR_REQUEST_OK ;

}

sensor_request_e MPU_update_acc(mpu_t * mpu){
 8004058:	b580      	push	{r7, lr}
 800405a:	b086      	sub	sp, #24
 800405c:	af02      	add	r7, sp, #8
 800405e:	6078      	str	r0, [r7, #4]

	if(mpu->state != SENSOR_IDDLE){
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	7bdb      	ldrb	r3, [r3, #15]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d001      	beq.n	800406c <MPU_update_acc+0x14>
		return SENSOR_REQUEST_FAIL ;
 8004068:	2302      	movs	r3, #2
 800406a:	e030      	b.n	80040ce <MPU_update_acc+0x76>
	}

	//Update des valeurs
	uint8_t registers [] = {MPU6050_ACCEL_XOUT_H | MPU6050_READ, 0, 0, 0, 0, 0};
 800406c:	23bb      	movs	r3, #187	; 0xbb
 800406e:	723b      	strb	r3, [r7, #8]
 8004070:	2300      	movs	r3, #0
 8004072:	727b      	strb	r3, [r7, #9]
 8004074:	2300      	movs	r3, #0
 8004076:	72bb      	strb	r3, [r7, #10]
 8004078:	2300      	movs	r3, #0
 800407a:	72fb      	strb	r3, [r7, #11]
 800407c:	2300      	movs	r3, #0
 800407e:	733b      	strb	r3, [r7, #12]
 8004080:	2300      	movs	r3, #0
 8004082:	737b      	strb	r3, [r7, #13]
	MPU_cs_lock(mpu);
 8004084:	6878      	ldr	r0, [r7, #4]
 8004086:	f7ff fe0e 	bl	8003ca6 <MPU_cs_lock>
	mpu->hal_state = HAL_SPI_TransmitReceive(mpu->hspi, registers, mpu->acc_data, 6, 2);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6858      	ldr	r0, [r3, #4]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004092:	f107 0108 	add.w	r1, r7, #8
 8004096:	2302      	movs	r3, #2
 8004098:	9300      	str	r3, [sp, #0]
 800409a:	2306      	movs	r3, #6
 800409c:	f003 fe3e 	bl	8007d1c <HAL_SPI_TransmitReceive>
 80040a0:	4603      	mov	r3, r0
 80040a2:	461a      	mov	r2, r3
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	739a      	strb	r2, [r3, #14]
	MPU_cs_unlock(mpu);
 80040a8:	6878      	ldr	r0, [r7, #4]
 80040aa:	f7ff fe0c 	bl	8003cc6 <MPU_cs_unlock>


	if(mpu->hal_state == HAL_BUSY)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	7b9b      	ldrb	r3, [r3, #14]
 80040b2:	2b02      	cmp	r3, #2
 80040b4:	d101      	bne.n	80040ba <MPU_update_acc+0x62>
		return SENSOR_REQUEST_BUSY ;
 80040b6:	2301      	movs	r3, #1
 80040b8:	e009      	b.n	80040ce <MPU_update_acc+0x76>
	if(mpu->hal_state != HAL_OK){
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	7b9b      	ldrb	r3, [r3, #14]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d001      	beq.n	80040c6 <MPU_update_acc+0x6e>
		return SENSOR_REQUEST_FAIL ;
 80040c2:	2302      	movs	r3, #2
 80040c4:	e003      	b.n	80040ce <MPU_update_acc+0x76>
	}

	//Convertion des valeurs
	convert_acc(mpu);
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	f7ff fd87 	bl	8003bda <convert_acc>
	return SENSOR_REQUEST_OK ;
 80040cc:	2300      	movs	r3, #0
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	3710      	adds	r7, #16
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}

080040d6 <MPU_update_all_dma>:
	}

	return SENSOR_REQUEST_OK;
}

sensor_request_e MPU_update_all_dma(mpu_t * mpu){
 80040d6:	b580      	push	{r7, lr}
 80040d8:	b086      	sub	sp, #24
 80040da:	af00      	add	r7, sp, #0
 80040dc:	6078      	str	r0, [r7, #4]

	uint8_t registers [14] = {0};
 80040de:	f107 0308 	add.w	r3, r7, #8
 80040e2:	2200      	movs	r2, #0
 80040e4:	601a      	str	r2, [r3, #0]
 80040e6:	605a      	str	r2, [r3, #4]
 80040e8:	609a      	str	r2, [r3, #8]
 80040ea:	819a      	strh	r2, [r3, #12]
	registers[0] = MPU6050_ACCEL_XOUT_H | MPU6050_READ ;
 80040ec:	23bb      	movs	r3, #187	; 0xbb
 80040ee:	723b      	strb	r3, [r7, #8]
	MPU_cs_lock(mpu);
 80040f0:	6878      	ldr	r0, [r7, #4]
 80040f2:	f7ff fdd8 	bl	8003ca6 <MPU_cs_lock>
	mpu->hal_state = HAL_SPI_TransmitReceive_DMA(mpu->hspi, registers, mpu->data, 14);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6858      	ldr	r0, [r3, #4]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	f103 0212 	add.w	r2, r3, #18
 8004100:	f107 0108 	add.w	r1, r7, #8
 8004104:	230e      	movs	r3, #14
 8004106:	f003 ffab 	bl	8008060 <HAL_SPI_TransmitReceive_DMA>
 800410a:	4603      	mov	r3, r0
 800410c:	461a      	mov	r2, r3
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	739a      	strb	r2, [r3, #14]

	if(mpu->hal_state == HAL_OK)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	7b9b      	ldrb	r3, [r3, #14]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d107      	bne.n	800412a <MPU_update_all_dma+0x54>
	{
		mpu->state = SENSOR_BUSY ;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2203      	movs	r2, #3
 800411e:	73da      	strb	r2, [r3, #15]
		mpu->dma_state = MPU_DMA_ACC_AND_GYRO_IN_PROGRESS;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2203      	movs	r2, #3
 8004124:	741a      	strb	r2, [r3, #16]
	{
		mpu->state = SENSOR_ERROR ;
		return SENSOR_REQUEST_FAIL ;
	}

	return SENSOR_REQUEST_OK;
 8004126:	2300      	movs	r3, #0
 8004128:	e009      	b.n	800413e <MPU_update_all_dma+0x68>
	else if(mpu->hal_state == HAL_BUSY)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	7b9b      	ldrb	r3, [r3, #14]
 800412e:	2b02      	cmp	r3, #2
 8004130:	d101      	bne.n	8004136 <MPU_update_all_dma+0x60>
		return SENSOR_REQUEST_BUSY;
 8004132:	2301      	movs	r3, #1
 8004134:	e003      	b.n	800413e <MPU_update_all_dma+0x68>
		mpu->state = SENSOR_ERROR ;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2204      	movs	r2, #4
 800413a:	73da      	strb	r2, [r3, #15]
		return SENSOR_REQUEST_FAIL ;
 800413c:	2302      	movs	r3, #2
}
 800413e:	4618      	mov	r0, r3
 8004140:	3718      	adds	r7, #24
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}

08004146 <MPU_dma_transmit_complete>:



static void MPU_dma_transmit_complete(mpu_t * mpu){
 8004146:	b580      	push	{r7, lr}
 8004148:	b082      	sub	sp, #8
 800414a:	af00      	add	r7, sp, #0
 800414c:	6078      	str	r0, [r7, #4]

	//On relche le pin CS du mpu
	MPU_cs_unlock(mpu);
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	f7ff fdb9 	bl	8003cc6 <MPU_cs_unlock>


	switch(mpu->dma_state){
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	7c1b      	ldrb	r3, [r3, #16]
 8004158:	2b02      	cmp	r3, #2
 800415a:	d00b      	beq.n	8004174 <MPU_dma_transmit_complete+0x2e>
 800415c:	2b03      	cmp	r3, #3
 800415e:	d010      	beq.n	8004182 <MPU_dma_transmit_complete+0x3c>
 8004160:	2b01      	cmp	r3, #1
 8004162:	d000      	beq.n	8004166 <MPU_dma_transmit_complete+0x20>
			mpu->gyro_data_callback();

			break;
		case MPU_DMA_IDDLE:
		default:
			break;
 8004164:	e014      	b.n	8004190 <MPU_dma_transmit_complete+0x4a>
			convert_gyro(mpu);
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f7ff fcd4 	bl	8003b14 <convert_gyro>
			mpu->gyro_data_callback();
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004170:	4798      	blx	r3
			break;
 8004172:	e00d      	b.n	8004190 <MPU_dma_transmit_complete+0x4a>
			convert_acc(mpu);
 8004174:	6878      	ldr	r0, [r7, #4]
 8004176:	f7ff fd30 	bl	8003bda <convert_acc>
			mpu->acc_data_callback();
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800417e:	4798      	blx	r3
			break;
 8004180:	e006      	b.n	8004190 <MPU_dma_transmit_complete+0x4a>
			convert_gyro(mpu);
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	f7ff fcc6 	bl	8003b14 <convert_gyro>
			mpu->gyro_data_callback();
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800418c:	4798      	blx	r3
			break;
 800418e:	bf00      	nop

	}
	mpu->dma_state = MPU_DMA_IDDLE ;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2200      	movs	r2, #0
 8004194:	741a      	strb	r2, [r3, #16]
}
 8004196:	bf00      	nop
 8004198:	3708      	adds	r7, #8
 800419a:	46bd      	mov	sp, r7
 800419c:	bd80      	pop	{r7, pc}

0800419e <MPU_dma_transmit_half_complete>:
static void MPU_dma_transmit_half_complete(mpu_t * mpu){
 800419e:	b580      	push	{r7, lr}
 80041a0:	b082      	sub	sp, #8
 80041a2:	af00      	add	r7, sp, #0
 80041a4:	6078      	str	r0, [r7, #4]

	if(mpu->dma_state == MPU_DMA_ACC_AND_GYRO_IN_PROGRESS)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	7c1b      	ldrb	r3, [r3, #16]
 80041aa:	2b03      	cmp	r3, #3
 80041ac:	d105      	bne.n	80041ba <MPU_dma_transmit_half_complete+0x1c>
	{
		//A la moiti donc les donnes de l'acc sont arrives
		convert_acc(mpu);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f7ff fd13 	bl	8003bda <convert_acc>
		mpu->acc_data_callback();
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80041b8:	4798      	blx	r3
	}
}
 80041ba:	bf00      	nop
 80041bc:	3708      	adds	r7, #8
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}
	...

080041c4 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b082      	sub	sp, #8
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
#if NB_MPU_USED == 1
	if(hspi == SPI_handlers[0])
 80041cc:	4b06      	ldr	r3, [pc, #24]	; (80041e8 <HAL_SPI_TxRxCpltCallback+0x24>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	687a      	ldr	r2, [r7, #4]
 80041d2:	429a      	cmp	r2, r3
 80041d4:	d104      	bne.n	80041e0 <HAL_SPI_TxRxCpltCallback+0x1c>
		MPU_dma_transmit_complete(mpu_handlers[0]);
 80041d6:	4b05      	ldr	r3, [pc, #20]	; (80041ec <HAL_SPI_TxRxCpltCallback+0x28>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4618      	mov	r0, r3
 80041dc:	f7ff ffb3 	bl	8004146 <MPU_dma_transmit_complete>
#else
#error Code  faire pour grer plusieurs MPU en mme temps
#endif
}
 80041e0:	bf00      	nop
 80041e2:	3708      	adds	r7, #8
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bd80      	pop	{r7, pc}
 80041e8:	20001538 	.word	0x20001538
 80041ec:	2000153c 	.word	0x2000153c

080041f0 <HAL_SPI_TxRxHalfCpltCallback>:

void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b082      	sub	sp, #8
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
#if NB_MPU_USED == 1
if(hspi == SPI_handlers[0])
 80041f8:	4b06      	ldr	r3, [pc, #24]	; (8004214 <HAL_SPI_TxRxHalfCpltCallback+0x24>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	687a      	ldr	r2, [r7, #4]
 80041fe:	429a      	cmp	r2, r3
 8004200:	d104      	bne.n	800420c <HAL_SPI_TxRxHalfCpltCallback+0x1c>
	MPU_dma_transmit_half_complete(mpu_handlers[0]);
 8004202:	4b05      	ldr	r3, [pc, #20]	; (8004218 <HAL_SPI_TxRxHalfCpltCallback+0x28>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4618      	mov	r0, r3
 8004208:	f7ff ffc9 	bl	800419e <MPU_dma_transmit_half_complete>
#else
#error Code  faire pour grer plusieurs MPU en mme temps
#endif

}
 800420c:	bf00      	nop
 800420e:	3708      	adds	r7, #8
 8004210:	46bd      	mov	sp, r7
 8004212:	bd80      	pop	{r7, pc}
 8004214:	20001538 	.word	0x20001538
 8004218:	2000153c 	.word	0x2000153c

0800421c <MX_ADC2_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b084      	sub	sp, #16
 8004220:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8004222:	463b      	mov	r3, r7
 8004224:	2200      	movs	r2, #0
 8004226:	601a      	str	r2, [r3, #0]
 8004228:	605a      	str	r2, [r3, #4]
 800422a:	609a      	str	r2, [r3, #8]
 800422c:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800422e:	4b21      	ldr	r3, [pc, #132]	; (80042b4 <MX_ADC2_Init+0x98>)
 8004230:	4a21      	ldr	r2, [pc, #132]	; (80042b8 <MX_ADC2_Init+0x9c>)
 8004232:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004234:	4b1f      	ldr	r3, [pc, #124]	; (80042b4 <MX_ADC2_Init+0x98>)
 8004236:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800423a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800423c:	4b1d      	ldr	r3, [pc, #116]	; (80042b4 <MX_ADC2_Init+0x98>)
 800423e:	2200      	movs	r2, #0
 8004240:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8004242:	4b1c      	ldr	r3, [pc, #112]	; (80042b4 <MX_ADC2_Init+0x98>)
 8004244:	2200      	movs	r2, #0
 8004246:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8004248:	4b1a      	ldr	r3, [pc, #104]	; (80042b4 <MX_ADC2_Init+0x98>)
 800424a:	2201      	movs	r2, #1
 800424c:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800424e:	4b19      	ldr	r3, [pc, #100]	; (80042b4 <MX_ADC2_Init+0x98>)
 8004250:	2200      	movs	r2, #0
 8004252:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004256:	4b17      	ldr	r3, [pc, #92]	; (80042b4 <MX_ADC2_Init+0x98>)
 8004258:	2200      	movs	r2, #0
 800425a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800425c:	4b15      	ldr	r3, [pc, #84]	; (80042b4 <MX_ADC2_Init+0x98>)
 800425e:	4a17      	ldr	r2, [pc, #92]	; (80042bc <MX_ADC2_Init+0xa0>)
 8004260:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004262:	4b14      	ldr	r3, [pc, #80]	; (80042b4 <MX_ADC2_Init+0x98>)
 8004264:	2200      	movs	r2, #0
 8004266:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8004268:	4b12      	ldr	r3, [pc, #72]	; (80042b4 <MX_ADC2_Init+0x98>)
 800426a:	2201      	movs	r2, #1
 800426c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800426e:	4b11      	ldr	r3, [pc, #68]	; (80042b4 <MX_ADC2_Init+0x98>)
 8004270:	2201      	movs	r2, #1
 8004272:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004276:	4b0f      	ldr	r3, [pc, #60]	; (80042b4 <MX_ADC2_Init+0x98>)
 8004278:	2201      	movs	r2, #1
 800427a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800427c:	480d      	ldr	r0, [pc, #52]	; (80042b4 <MX_ADC2_Init+0x98>)
 800427e:	f001 fbf7 	bl	8005a70 <HAL_ADC_Init>
 8004282:	4603      	mov	r3, r0
 8004284:	2b00      	cmp	r3, #0
 8004286:	d001      	beq.n	800428c <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8004288:	f000 fbc0 	bl	8004a0c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800428c:	2309      	movs	r3, #9
 800428e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8004290:	2301      	movs	r3, #1
 8004292:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8004294:	2300      	movs	r3, #0
 8004296:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004298:	463b      	mov	r3, r7
 800429a:	4619      	mov	r1, r3
 800429c:	4805      	ldr	r0, [pc, #20]	; (80042b4 <MX_ADC2_Init+0x98>)
 800429e:	f001 fd3b 	bl	8005d18 <HAL_ADC_ConfigChannel>
 80042a2:	4603      	mov	r3, r0
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d001      	beq.n	80042ac <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 80042a8:	f000 fbb0 	bl	8004a0c <Error_Handler>
  }

}
 80042ac:	bf00      	nop
 80042ae:	3710      	adds	r7, #16
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}
 80042b4:	2000155c 	.word	0x2000155c
 80042b8:	40012100 	.word	0x40012100
 80042bc:	0f000001 	.word	0x0f000001

080042c0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b08a      	sub	sp, #40	; 0x28
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042c8:	f107 0314 	add.w	r3, r7, #20
 80042cc:	2200      	movs	r2, #0
 80042ce:	601a      	str	r2, [r3, #0]
 80042d0:	605a      	str	r2, [r3, #4]
 80042d2:	609a      	str	r2, [r3, #8]
 80042d4:	60da      	str	r2, [r3, #12]
 80042d6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC2)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a3c      	ldr	r2, [pc, #240]	; (80043d0 <HAL_ADC_MspInit+0x110>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d172      	bne.n	80043c8 <HAL_ADC_MspInit+0x108>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* ADC2 clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 80042e2:	2300      	movs	r3, #0
 80042e4:	613b      	str	r3, [r7, #16]
 80042e6:	4b3b      	ldr	r3, [pc, #236]	; (80043d4 <HAL_ADC_MspInit+0x114>)
 80042e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ea:	4a3a      	ldr	r2, [pc, #232]	; (80043d4 <HAL_ADC_MspInit+0x114>)
 80042ec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80042f0:	6453      	str	r3, [r2, #68]	; 0x44
 80042f2:	4b38      	ldr	r3, [pc, #224]	; (80043d4 <HAL_ADC_MspInit+0x114>)
 80042f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042f6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80042fa:	613b      	str	r3, [r7, #16]
 80042fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80042fe:	2300      	movs	r3, #0
 8004300:	60fb      	str	r3, [r7, #12]
 8004302:	4b34      	ldr	r3, [pc, #208]	; (80043d4 <HAL_ADC_MspInit+0x114>)
 8004304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004306:	4a33      	ldr	r2, [pc, #204]	; (80043d4 <HAL_ADC_MspInit+0x114>)
 8004308:	f043 0304 	orr.w	r3, r3, #4
 800430c:	6313      	str	r3, [r2, #48]	; 0x30
 800430e:	4b31      	ldr	r3, [pc, #196]	; (80043d4 <HAL_ADC_MspInit+0x114>)
 8004310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004312:	f003 0304 	and.w	r3, r3, #4
 8004316:	60fb      	str	r3, [r7, #12]
 8004318:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800431a:	2300      	movs	r3, #0
 800431c:	60bb      	str	r3, [r7, #8]
 800431e:	4b2d      	ldr	r3, [pc, #180]	; (80043d4 <HAL_ADC_MspInit+0x114>)
 8004320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004322:	4a2c      	ldr	r2, [pc, #176]	; (80043d4 <HAL_ADC_MspInit+0x114>)
 8004324:	f043 0302 	orr.w	r3, r3, #2
 8004328:	6313      	str	r3, [r2, #48]	; 0x30
 800432a:	4b2a      	ldr	r3, [pc, #168]	; (80043d4 <HAL_ADC_MspInit+0x114>)
 800432c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800432e:	f003 0302 	and.w	r3, r3, #2
 8004332:	60bb      	str	r3, [r7, #8]
 8004334:	68bb      	ldr	r3, [r7, #8]
    /**ADC2 GPIO Configuration
    PC1     ------> ADC2_IN11
    PB1     ------> ADC2_IN9
    */
    GPIO_InitStruct.Pin = PIN_V_BAT_Pin;
 8004336:	2302      	movs	r3, #2
 8004338:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800433a:	2303      	movs	r3, #3
 800433c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800433e:	2300      	movs	r3, #0
 8004340:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PIN_V_BAT_GPIO_Port, &GPIO_InitStruct);
 8004342:	f107 0314 	add.w	r3, r7, #20
 8004346:	4619      	mov	r1, r3
 8004348:	4823      	ldr	r0, [pc, #140]	; (80043d8 <HAL_ADC_MspInit+0x118>)
 800434a:	f002 fc27 	bl	8006b9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PIN_CURRENT_Pin;
 800434e:	2302      	movs	r3, #2
 8004350:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004352:	2303      	movs	r3, #3
 8004354:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004356:	2300      	movs	r3, #0
 8004358:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PIN_CURRENT_GPIO_Port, &GPIO_InitStruct);
 800435a:	f107 0314 	add.w	r3, r7, #20
 800435e:	4619      	mov	r1, r3
 8004360:	481e      	ldr	r0, [pc, #120]	; (80043dc <HAL_ADC_MspInit+0x11c>)
 8004362:	f002 fc1b 	bl	8006b9c <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Stream2;
 8004366:	4b1e      	ldr	r3, [pc, #120]	; (80043e0 <HAL_ADC_MspInit+0x120>)
 8004368:	4a1e      	ldr	r2, [pc, #120]	; (80043e4 <HAL_ADC_MspInit+0x124>)
 800436a:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800436c:	4b1c      	ldr	r3, [pc, #112]	; (80043e0 <HAL_ADC_MspInit+0x120>)
 800436e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004372:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004374:	4b1a      	ldr	r3, [pc, #104]	; (80043e0 <HAL_ADC_MspInit+0x120>)
 8004376:	2200      	movs	r2, #0
 8004378:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800437a:	4b19      	ldr	r3, [pc, #100]	; (80043e0 <HAL_ADC_MspInit+0x120>)
 800437c:	2200      	movs	r2, #0
 800437e:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8004380:	4b17      	ldr	r3, [pc, #92]	; (80043e0 <HAL_ADC_MspInit+0x120>)
 8004382:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004386:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004388:	4b15      	ldr	r3, [pc, #84]	; (80043e0 <HAL_ADC_MspInit+0x120>)
 800438a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800438e:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004390:	4b13      	ldr	r3, [pc, #76]	; (80043e0 <HAL_ADC_MspInit+0x120>)
 8004392:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004396:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8004398:	4b11      	ldr	r3, [pc, #68]	; (80043e0 <HAL_ADC_MspInit+0x120>)
 800439a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800439e:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80043a0:	4b0f      	ldr	r3, [pc, #60]	; (80043e0 <HAL_ADC_MspInit+0x120>)
 80043a2:	2200      	movs	r2, #0
 80043a4:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80043a6:	4b0e      	ldr	r3, [pc, #56]	; (80043e0 <HAL_ADC_MspInit+0x120>)
 80043a8:	2200      	movs	r2, #0
 80043aa:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80043ac:	480c      	ldr	r0, [pc, #48]	; (80043e0 <HAL_ADC_MspInit+0x120>)
 80043ae:	f002 f865 	bl	800647c <HAL_DMA_Init>
 80043b2:	4603      	mov	r3, r0
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d001      	beq.n	80043bc <HAL_ADC_MspInit+0xfc>
    {
      Error_Handler();
 80043b8:	f000 fb28 	bl	8004a0c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	4a08      	ldr	r2, [pc, #32]	; (80043e0 <HAL_ADC_MspInit+0x120>)
 80043c0:	639a      	str	r2, [r3, #56]	; 0x38
 80043c2:	4a07      	ldr	r2, [pc, #28]	; (80043e0 <HAL_ADC_MspInit+0x120>)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80043c8:	bf00      	nop
 80043ca:	3728      	adds	r7, #40	; 0x28
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}
 80043d0:	40012100 	.word	0x40012100
 80043d4:	40023800 	.word	0x40023800
 80043d8:	40020800 	.word	0x40020800
 80043dc:	40020400 	.word	0x40020400
 80043e0:	200015a4 	.word	0x200015a4
 80043e4:	40026440 	.word	0x40026440

080043e8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b082      	sub	sp, #8
 80043ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80043ee:	2300      	movs	r3, #0
 80043f0:	607b      	str	r3, [r7, #4]
 80043f2:	4b3f      	ldr	r3, [pc, #252]	; (80044f0 <MX_DMA_Init+0x108>)
 80043f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043f6:	4a3e      	ldr	r2, [pc, #248]	; (80044f0 <MX_DMA_Init+0x108>)
 80043f8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80043fc:	6313      	str	r3, [r2, #48]	; 0x30
 80043fe:	4b3c      	ldr	r3, [pc, #240]	; (80044f0 <MX_DMA_Init+0x108>)
 8004400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004402:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004406:	607b      	str	r3, [r7, #4]
 8004408:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800440a:	2300      	movs	r3, #0
 800440c:	603b      	str	r3, [r7, #0]
 800440e:	4b38      	ldr	r3, [pc, #224]	; (80044f0 <MX_DMA_Init+0x108>)
 8004410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004412:	4a37      	ldr	r2, [pc, #220]	; (80044f0 <MX_DMA_Init+0x108>)
 8004414:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004418:	6313      	str	r3, [r2, #48]	; 0x30
 800441a:	4b35      	ldr	r3, [pc, #212]	; (80044f0 <MX_DMA_Init+0x108>)
 800441c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800441e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004422:	603b      	str	r3, [r7, #0]
 8004424:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8004426:	2200      	movs	r2, #0
 8004428:	2100      	movs	r1, #0
 800442a:	200b      	movs	r0, #11
 800442c:	f001 ffef 	bl	800640e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8004430:	200b      	movs	r0, #11
 8004432:	f002 f808 	bl	8006446 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8004436:	2200      	movs	r2, #0
 8004438:	2100      	movs	r1, #0
 800443a:	200c      	movs	r0, #12
 800443c:	f001 ffe7 	bl	800640e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8004440:	200c      	movs	r0, #12
 8004442:	f002 f800 	bl	8006446 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8004446:	2200      	movs	r2, #0
 8004448:	2100      	movs	r1, #0
 800444a:	200e      	movs	r0, #14
 800444c:	f001 ffdf 	bl	800640e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8004450:	200e      	movs	r0, #14
 8004452:	f001 fff8 	bl	8006446 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8004456:	2200      	movs	r2, #0
 8004458:	2100      	movs	r1, #0
 800445a:	200f      	movs	r0, #15
 800445c:	f001 ffd7 	bl	800640e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8004460:	200f      	movs	r0, #15
 8004462:	f001 fff0 	bl	8006446 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8004466:	2200      	movs	r2, #0
 8004468:	2100      	movs	r1, #0
 800446a:	2010      	movs	r0, #16
 800446c:	f001 ffcf 	bl	800640e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8004470:	2010      	movs	r0, #16
 8004472:	f001 ffe8 	bl	8006446 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8004476:	2200      	movs	r2, #0
 8004478:	2100      	movs	r1, #0
 800447a:	2011      	movs	r0, #17
 800447c:	f001 ffc7 	bl	800640e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8004480:	2011      	movs	r0, #17
 8004482:	f001 ffe0 	bl	8006446 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 8004486:	2200      	movs	r2, #0
 8004488:	2100      	movs	r1, #0
 800448a:	202f      	movs	r0, #47	; 0x2f
 800448c:	f001 ffbf 	bl	800640e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8004490:	202f      	movs	r0, #47	; 0x2f
 8004492:	f001 ffd8 	bl	8006446 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8004496:	2200      	movs	r2, #0
 8004498:	2100      	movs	r1, #0
 800449a:	2038      	movs	r0, #56	; 0x38
 800449c:	f001 ffb7 	bl	800640e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80044a0:	2038      	movs	r0, #56	; 0x38
 80044a2:	f001 ffd0 	bl	8006446 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 80044a6:	2200      	movs	r2, #0
 80044a8:	2100      	movs	r1, #0
 80044aa:	2039      	movs	r0, #57	; 0x39
 80044ac:	f001 ffaf 	bl	800640e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80044b0:	2039      	movs	r0, #57	; 0x39
 80044b2:	f001 ffc8 	bl	8006446 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80044b6:	2200      	movs	r2, #0
 80044b8:	2100      	movs	r1, #0
 80044ba:	203a      	movs	r0, #58	; 0x3a
 80044bc:	f001 ffa7 	bl	800640e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80044c0:	203a      	movs	r0, #58	; 0x3a
 80044c2:	f001 ffc0 	bl	8006446 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80044c6:	2200      	movs	r2, #0
 80044c8:	2100      	movs	r1, #0
 80044ca:	203b      	movs	r0, #59	; 0x3b
 80044cc:	f001 ff9f 	bl	800640e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80044d0:	203b      	movs	r0, #59	; 0x3b
 80044d2:	f001 ffb8 	bl	8006446 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80044d6:	2200      	movs	r2, #0
 80044d8:	2100      	movs	r1, #0
 80044da:	2045      	movs	r0, #69	; 0x45
 80044dc:	f001 ff97 	bl	800640e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80044e0:	2045      	movs	r0, #69	; 0x45
 80044e2:	f001 ffb0 	bl	8006446 <HAL_NVIC_EnableIRQ>

}
 80044e6:	bf00      	nop
 80044e8:	3708      	adds	r7, #8
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}
 80044ee:	bf00      	nop
 80044f0:	40023800 	.word	0x40023800

080044f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b08a      	sub	sp, #40	; 0x28
 80044f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044fa:	f107 0314 	add.w	r3, r7, #20
 80044fe:	2200      	movs	r2, #0
 8004500:	601a      	str	r2, [r3, #0]
 8004502:	605a      	str	r2, [r3, #4]
 8004504:	609a      	str	r2, [r3, #8]
 8004506:	60da      	str	r2, [r3, #12]
 8004508:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800450a:	2300      	movs	r3, #0
 800450c:	613b      	str	r3, [r7, #16]
 800450e:	4b44      	ldr	r3, [pc, #272]	; (8004620 <MX_GPIO_Init+0x12c>)
 8004510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004512:	4a43      	ldr	r2, [pc, #268]	; (8004620 <MX_GPIO_Init+0x12c>)
 8004514:	f043 0304 	orr.w	r3, r3, #4
 8004518:	6313      	str	r3, [r2, #48]	; 0x30
 800451a:	4b41      	ldr	r3, [pc, #260]	; (8004620 <MX_GPIO_Init+0x12c>)
 800451c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800451e:	f003 0304 	and.w	r3, r3, #4
 8004522:	613b      	str	r3, [r7, #16]
 8004524:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004526:	2300      	movs	r3, #0
 8004528:	60fb      	str	r3, [r7, #12]
 800452a:	4b3d      	ldr	r3, [pc, #244]	; (8004620 <MX_GPIO_Init+0x12c>)
 800452c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800452e:	4a3c      	ldr	r2, [pc, #240]	; (8004620 <MX_GPIO_Init+0x12c>)
 8004530:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004534:	6313      	str	r3, [r2, #48]	; 0x30
 8004536:	4b3a      	ldr	r3, [pc, #232]	; (8004620 <MX_GPIO_Init+0x12c>)
 8004538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800453a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800453e:	60fb      	str	r3, [r7, #12]
 8004540:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004542:	2300      	movs	r3, #0
 8004544:	60bb      	str	r3, [r7, #8]
 8004546:	4b36      	ldr	r3, [pc, #216]	; (8004620 <MX_GPIO_Init+0x12c>)
 8004548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800454a:	4a35      	ldr	r2, [pc, #212]	; (8004620 <MX_GPIO_Init+0x12c>)
 800454c:	f043 0301 	orr.w	r3, r3, #1
 8004550:	6313      	str	r3, [r2, #48]	; 0x30
 8004552:	4b33      	ldr	r3, [pc, #204]	; (8004620 <MX_GPIO_Init+0x12c>)
 8004554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004556:	f003 0301 	and.w	r3, r3, #1
 800455a:	60bb      	str	r3, [r7, #8]
 800455c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800455e:	2300      	movs	r3, #0
 8004560:	607b      	str	r3, [r7, #4]
 8004562:	4b2f      	ldr	r3, [pc, #188]	; (8004620 <MX_GPIO_Init+0x12c>)
 8004564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004566:	4a2e      	ldr	r2, [pc, #184]	; (8004620 <MX_GPIO_Init+0x12c>)
 8004568:	f043 0302 	orr.w	r3, r3, #2
 800456c:	6313      	str	r3, [r2, #48]	; 0x30
 800456e:	4b2c      	ldr	r3, [pc, #176]	; (8004620 <MX_GPIO_Init+0x12c>)
 8004570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004572:	f003 0302 	and.w	r3, r3, #2
 8004576:	607b      	str	r3, [r7, #4]
 8004578:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PIN_LED_RED_Pin|PIN_LED_GREEN_Pin|PIN_LED_BLUE_Pin|PIN_USER_1_Pin
 800457a:	2200      	movs	r2, #0
 800457c:	f24e 211c 	movw	r1, #57884	; 0xe21c
 8004580:	4828      	ldr	r0, [pc, #160]	; (8004624 <MX_GPIO_Init+0x130>)
 8004582:	f002 fca5 	bl	8006ed0 <HAL_GPIO_WritePin>
                          |PIN_USER_2_Pin|PIN_CS_MICRO_SD_Pin|PIN_LED_RGB_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PIN_LED_RGB_1_GPIO_Port, PIN_LED_RGB_1_Pin, GPIO_PIN_SET);
 8004586:	2201      	movs	r2, #1
 8004588:	2101      	movs	r1, #1
 800458a:	4826      	ldr	r0, [pc, #152]	; (8004624 <MX_GPIO_Init+0x130>)
 800458c:	f002 fca0 	bl	8006ed0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PIN_USER_3_GPIO_Port, PIN_USER_3_Pin, GPIO_PIN_RESET);
 8004590:	2200      	movs	r2, #0
 8004592:	2101      	movs	r1, #1
 8004594:	4824      	ldr	r0, [pc, #144]	; (8004628 <MX_GPIO_Init+0x134>)
 8004596:	f002 fc9b 	bl	8006ed0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PIN_CS_MPU_GPIO_Port, PIN_CS_MPU_Pin, GPIO_PIN_RESET);
 800459a:	2200      	movs	r2, #0
 800459c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80045a0:	4822      	ldr	r0, [pc, #136]	; (800462c <MX_GPIO_Init+0x138>)
 80045a2:	f002 fc95 	bl	8006ed0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = PIN_LED_RED_Pin|PIN_LED_GREEN_Pin|PIN_LED_BLUE_Pin|PIN_LED_RGB_1_Pin
 80045a6:	f24e 231d 	movw	r3, #57885	; 0xe21d
 80045aa:	617b      	str	r3, [r7, #20]
                          |PIN_USER_1_Pin|PIN_USER_2_Pin|PIN_CS_MICRO_SD_Pin|PIN_LED_RGB_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045ac:	2301      	movs	r3, #1
 80045ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045b0:	2300      	movs	r3, #0
 80045b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045b4:	2300      	movs	r3, #0
 80045b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045b8:	f107 0314 	add.w	r3, r7, #20
 80045bc:	4619      	mov	r1, r3
 80045be:	4819      	ldr	r0, [pc, #100]	; (8004624 <MX_GPIO_Init+0x130>)
 80045c0:	f002 faec 	bl	8006b9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PIN_USER_3_Pin;
 80045c4:	2301      	movs	r3, #1
 80045c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045c8:	2301      	movs	r3, #1
 80045ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045cc:	2300      	movs	r3, #0
 80045ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045d0:	2300      	movs	r3, #0
 80045d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_USER_3_GPIO_Port, &GPIO_InitStruct);
 80045d4:	f107 0314 	add.w	r3, r7, #20
 80045d8:	4619      	mov	r1, r3
 80045da:	4813      	ldr	r0, [pc, #76]	; (8004628 <MX_GPIO_Init+0x134>)
 80045dc:	f002 fade 	bl	8006b9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PIN_USER_4_Pin;
 80045e0:	2302      	movs	r3, #2
 80045e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80045e4:	2300      	movs	r3, #0
 80045e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045e8:	2300      	movs	r3, #0
 80045ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PIN_USER_4_GPIO_Port, &GPIO_InitStruct);
 80045ec:	f107 0314 	add.w	r3, r7, #20
 80045f0:	4619      	mov	r1, r3
 80045f2:	480d      	ldr	r0, [pc, #52]	; (8004628 <MX_GPIO_Init+0x134>)
 80045f4:	f002 fad2 	bl	8006b9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PIN_CS_MPU_Pin;
 80045f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80045fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045fe:	2301      	movs	r3, #1
 8004600:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004602:	2300      	movs	r3, #0
 8004604:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004606:	2300      	movs	r3, #0
 8004608:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_CS_MPU_GPIO_Port, &GPIO_InitStruct);
 800460a:	f107 0314 	add.w	r3, r7, #20
 800460e:	4619      	mov	r1, r3
 8004610:	4806      	ldr	r0, [pc, #24]	; (800462c <MX_GPIO_Init+0x138>)
 8004612:	f002 fac3 	bl	8006b9c <HAL_GPIO_Init>

}
 8004616:	bf00      	nop
 8004618:	3728      	adds	r7, #40	; 0x28
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop
 8004620:	40023800 	.word	0x40023800
 8004624:	40020800 	.word	0x40020800
 8004628:	40020000 	.word	0x40020000
 800462c:	40020400 	.word	0x40020400

08004630 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8004634:	4b12      	ldr	r3, [pc, #72]	; (8004680 <MX_I2C1_Init+0x50>)
 8004636:	4a13      	ldr	r2, [pc, #76]	; (8004684 <MX_I2C1_Init+0x54>)
 8004638:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800463a:	4b11      	ldr	r3, [pc, #68]	; (8004680 <MX_I2C1_Init+0x50>)
 800463c:	4a12      	ldr	r2, [pc, #72]	; (8004688 <MX_I2C1_Init+0x58>)
 800463e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004640:	4b0f      	ldr	r3, [pc, #60]	; (8004680 <MX_I2C1_Init+0x50>)
 8004642:	2200      	movs	r2, #0
 8004644:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8004646:	4b0e      	ldr	r3, [pc, #56]	; (8004680 <MX_I2C1_Init+0x50>)
 8004648:	2200      	movs	r2, #0
 800464a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800464c:	4b0c      	ldr	r3, [pc, #48]	; (8004680 <MX_I2C1_Init+0x50>)
 800464e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004652:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004654:	4b0a      	ldr	r3, [pc, #40]	; (8004680 <MX_I2C1_Init+0x50>)
 8004656:	2200      	movs	r2, #0
 8004658:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800465a:	4b09      	ldr	r3, [pc, #36]	; (8004680 <MX_I2C1_Init+0x50>)
 800465c:	2200      	movs	r2, #0
 800465e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004660:	4b07      	ldr	r3, [pc, #28]	; (8004680 <MX_I2C1_Init+0x50>)
 8004662:	2200      	movs	r2, #0
 8004664:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004666:	4b06      	ldr	r3, [pc, #24]	; (8004680 <MX_I2C1_Init+0x50>)
 8004668:	2200      	movs	r2, #0
 800466a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800466c:	4804      	ldr	r0, [pc, #16]	; (8004680 <MX_I2C1_Init+0x50>)
 800466e:	f002 fc49 	bl	8006f04 <HAL_I2C_Init>
 8004672:	4603      	mov	r3, r0
 8004674:	2b00      	cmp	r3, #0
 8004676:	d001      	beq.n	800467c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8004678:	f000 f9c8 	bl	8004a0c <Error_Handler>
  }

}
 800467c:	bf00      	nop
 800467e:	bd80      	pop	{r7, pc}
 8004680:	20001664 	.word	0x20001664
 8004684:	40005400 	.word	0x40005400
 8004688:	00061a80 	.word	0x00061a80

0800468c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b08a      	sub	sp, #40	; 0x28
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004694:	f107 0314 	add.w	r3, r7, #20
 8004698:	2200      	movs	r2, #0
 800469a:	601a      	str	r2, [r3, #0]
 800469c:	605a      	str	r2, [r3, #4]
 800469e:	609a      	str	r2, [r3, #8]
 80046a0:	60da      	str	r2, [r3, #12]
 80046a2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4a47      	ldr	r2, [pc, #284]	; (80047c8 <HAL_I2C_MspInit+0x13c>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	f040 8088 	bne.w	80047c0 <HAL_I2C_MspInit+0x134>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80046b0:	2300      	movs	r3, #0
 80046b2:	613b      	str	r3, [r7, #16]
 80046b4:	4b45      	ldr	r3, [pc, #276]	; (80047cc <HAL_I2C_MspInit+0x140>)
 80046b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046b8:	4a44      	ldr	r2, [pc, #272]	; (80047cc <HAL_I2C_MspInit+0x140>)
 80046ba:	f043 0302 	orr.w	r3, r3, #2
 80046be:	6313      	str	r3, [r2, #48]	; 0x30
 80046c0:	4b42      	ldr	r3, [pc, #264]	; (80047cc <HAL_I2C_MspInit+0x140>)
 80046c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046c4:	f003 0302 	and.w	r3, r3, #2
 80046c8:	613b      	str	r3, [r7, #16]
 80046ca:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80046cc:	23c0      	movs	r3, #192	; 0xc0
 80046ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80046d0:	2312      	movs	r3, #18
 80046d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80046d4:	2301      	movs	r3, #1
 80046d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046d8:	2303      	movs	r3, #3
 80046da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80046dc:	2304      	movs	r3, #4
 80046de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046e0:	f107 0314 	add.w	r3, r7, #20
 80046e4:	4619      	mov	r1, r3
 80046e6:	483a      	ldr	r0, [pc, #232]	; (80047d0 <HAL_I2C_MspInit+0x144>)
 80046e8:	f002 fa58 	bl	8006b9c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80046ec:	2300      	movs	r3, #0
 80046ee:	60fb      	str	r3, [r7, #12]
 80046f0:	4b36      	ldr	r3, [pc, #216]	; (80047cc <HAL_I2C_MspInit+0x140>)
 80046f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f4:	4a35      	ldr	r2, [pc, #212]	; (80047cc <HAL_I2C_MspInit+0x140>)
 80046f6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80046fa:	6413      	str	r3, [r2, #64]	; 0x40
 80046fc:	4b33      	ldr	r3, [pc, #204]	; (80047cc <HAL_I2C_MspInit+0x140>)
 80046fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004700:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004704:	60fb      	str	r3, [r7, #12]
 8004706:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8004708:	4b32      	ldr	r3, [pc, #200]	; (80047d4 <HAL_I2C_MspInit+0x148>)
 800470a:	4a33      	ldr	r2, [pc, #204]	; (80047d8 <HAL_I2C_MspInit+0x14c>)
 800470c:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 800470e:	4b31      	ldr	r3, [pc, #196]	; (80047d4 <HAL_I2C_MspInit+0x148>)
 8004710:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004714:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004716:	4b2f      	ldr	r3, [pc, #188]	; (80047d4 <HAL_I2C_MspInit+0x148>)
 8004718:	2200      	movs	r2, #0
 800471a:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800471c:	4b2d      	ldr	r3, [pc, #180]	; (80047d4 <HAL_I2C_MspInit+0x148>)
 800471e:	2200      	movs	r2, #0
 8004720:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004722:	4b2c      	ldr	r3, [pc, #176]	; (80047d4 <HAL_I2C_MspInit+0x148>)
 8004724:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004728:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800472a:	4b2a      	ldr	r3, [pc, #168]	; (80047d4 <HAL_I2C_MspInit+0x148>)
 800472c:	2200      	movs	r2, #0
 800472e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004730:	4b28      	ldr	r3, [pc, #160]	; (80047d4 <HAL_I2C_MspInit+0x148>)
 8004732:	2200      	movs	r2, #0
 8004734:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8004736:	4b27      	ldr	r3, [pc, #156]	; (80047d4 <HAL_I2C_MspInit+0x148>)
 8004738:	2200      	movs	r2, #0
 800473a:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800473c:	4b25      	ldr	r3, [pc, #148]	; (80047d4 <HAL_I2C_MspInit+0x148>)
 800473e:	2200      	movs	r2, #0
 8004740:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004742:	4b24      	ldr	r3, [pc, #144]	; (80047d4 <HAL_I2C_MspInit+0x148>)
 8004744:	2200      	movs	r2, #0
 8004746:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8004748:	4822      	ldr	r0, [pc, #136]	; (80047d4 <HAL_I2C_MspInit+0x148>)
 800474a:	f001 fe97 	bl	800647c <HAL_DMA_Init>
 800474e:	4603      	mov	r3, r0
 8004750:	2b00      	cmp	r3, #0
 8004752:	d001      	beq.n	8004758 <HAL_I2C_MspInit+0xcc>
    {
      Error_Handler();
 8004754:	f000 f95a 	bl	8004a0c <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	4a1e      	ldr	r2, [pc, #120]	; (80047d4 <HAL_I2C_MspInit+0x148>)
 800475c:	639a      	str	r2, [r3, #56]	; 0x38
 800475e:	4a1d      	ldr	r2, [pc, #116]	; (80047d4 <HAL_I2C_MspInit+0x148>)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream7;
 8004764:	4b1d      	ldr	r3, [pc, #116]	; (80047dc <HAL_I2C_MspInit+0x150>)
 8004766:	4a1e      	ldr	r2, [pc, #120]	; (80047e0 <HAL_I2C_MspInit+0x154>)
 8004768:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 800476a:	4b1c      	ldr	r3, [pc, #112]	; (80047dc <HAL_I2C_MspInit+0x150>)
 800476c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004770:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004772:	4b1a      	ldr	r3, [pc, #104]	; (80047dc <HAL_I2C_MspInit+0x150>)
 8004774:	2240      	movs	r2, #64	; 0x40
 8004776:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004778:	4b18      	ldr	r3, [pc, #96]	; (80047dc <HAL_I2C_MspInit+0x150>)
 800477a:	2200      	movs	r2, #0
 800477c:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800477e:	4b17      	ldr	r3, [pc, #92]	; (80047dc <HAL_I2C_MspInit+0x150>)
 8004780:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004784:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004786:	4b15      	ldr	r3, [pc, #84]	; (80047dc <HAL_I2C_MspInit+0x150>)
 8004788:	2200      	movs	r2, #0
 800478a:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800478c:	4b13      	ldr	r3, [pc, #76]	; (80047dc <HAL_I2C_MspInit+0x150>)
 800478e:	2200      	movs	r2, #0
 8004790:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8004792:	4b12      	ldr	r3, [pc, #72]	; (80047dc <HAL_I2C_MspInit+0x150>)
 8004794:	2200      	movs	r2, #0
 8004796:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004798:	4b10      	ldr	r3, [pc, #64]	; (80047dc <HAL_I2C_MspInit+0x150>)
 800479a:	2200      	movs	r2, #0
 800479c:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800479e:	4b0f      	ldr	r3, [pc, #60]	; (80047dc <HAL_I2C_MspInit+0x150>)
 80047a0:	2200      	movs	r2, #0
 80047a2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80047a4:	480d      	ldr	r0, [pc, #52]	; (80047dc <HAL_I2C_MspInit+0x150>)
 80047a6:	f001 fe69 	bl	800647c <HAL_DMA_Init>
 80047aa:	4603      	mov	r3, r0
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d001      	beq.n	80047b4 <HAL_I2C_MspInit+0x128>
    {
      Error_Handler();
 80047b0:	f000 f92c 	bl	8004a0c <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	4a09      	ldr	r2, [pc, #36]	; (80047dc <HAL_I2C_MspInit+0x150>)
 80047b8:	635a      	str	r2, [r3, #52]	; 0x34
 80047ba:	4a08      	ldr	r2, [pc, #32]	; (80047dc <HAL_I2C_MspInit+0x150>)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80047c0:	bf00      	nop
 80047c2:	3728      	adds	r7, #40	; 0x28
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}
 80047c8:	40005400 	.word	0x40005400
 80047cc:	40023800 	.word	0x40023800
 80047d0:	40020400 	.word	0x40020400
 80047d4:	200016b8 	.word	0x200016b8
 80047d8:	40026010 	.word	0x40026010
 80047dc:	20001604 	.word	0x20001604
 80047e0:	400260b8 	.word	0x400260b8

080047e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80047e8:	f001 f8ae 	bl	8005948 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80047ec:	f000 f8a4 	bl	8004938 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  HAL_Delay(100);	//Let the time to the components to start
 80047f0:	2064      	movs	r0, #100	; 0x64
 80047f2:	f001 f91b 	bl	8005a2c <HAL_Delay>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80047f6:	f7ff fe7d 	bl	80044f4 <MX_GPIO_Init>
  MX_DMA_Init();
 80047fa:	f7ff fdf5 	bl	80043e8 <MX_DMA_Init>
  MX_I2C1_Init();
 80047fe:	f7ff ff17 	bl	8004630 <MX_I2C1_Init>
  MX_SPI1_Init();
 8004802:	f000 f90b 	bl	8004a1c <MX_SPI1_Init>
  MX_SPI2_Init();
 8004806:	f000 f93f 	bl	8004a88 <MX_SPI2_Init>
  MX_TIM1_Init();
 800480a:	f000 fc07 	bl	800501c <MX_TIM1_Init>
  MX_USART2_UART_Init();
 800480e:	f000 fd8d 	bl	800532c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8004812:	f000 fdb5 	bl	8005380 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8004816:	f000 fddd 	bl	80053d4 <MX_USART6_UART_Init>
  MX_ADC2_Init();
 800481a:	f7ff fcff 	bl	800421c <MX_ADC2_Init>
  MX_TIM2_Init();
 800481e:	f000 fcc3 	bl	80051a8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(100);	//Let the time for the components to start
 8004822:	2064      	movs	r0, #100	; 0x64
 8004824:	f001 f902 	bl	8005a2c <HAL_Delay>

  //Init du baromtre
  //MS5611_init(&sys.sensors.ms5611, &hi2c1);

  //Init du GYRO et de l ACC en utilisant un MPU6000
  MPU_init(&sys.sensors.mpu, &hspi2, PIN_CS_MPU_GPIO_Port, PIN_CS_MPU_Pin);
 8004828:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800482c:	4a2e      	ldr	r2, [pc, #184]	; (80048e8 <main+0x104>)
 800482e:	492f      	ldr	r1, [pc, #188]	; (80048ec <main+0x108>)
 8004830:	482f      	ldr	r0, [pc, #188]	; (80048f0 <main+0x10c>)
 8004832:	f7ff fa59 	bl	8003ce8 <MPU_init>
  GYRO_init(&sys.sensors.gyro, &sys.sensors.mpu);
 8004836:	492e      	ldr	r1, [pc, #184]	; (80048f0 <main+0x10c>)
 8004838:	482e      	ldr	r0, [pc, #184]	; (80048f4 <main+0x110>)
 800483a:	f7ff f80d 	bl	8003858 <GYRO_init>
  ACC_init(&sys.sensors.acc, &sys.sensors.mpu);
 800483e:	492c      	ldr	r1, [pc, #176]	; (80048f0 <main+0x10c>)
 8004840:	482d      	ldr	r0, [pc, #180]	; (80048f8 <main+0x114>)
 8004842:	f7fe ff4f 	bl	80036e4 <ACC_init>



  IHM_Init(&sys.ihm);
 8004846:	482d      	ldr	r0, [pc, #180]	; (80048fc <main+0x118>)
 8004848:	f7fc ffb8 	bl	80017bc <IHM_Init>
  IHM_Led_Init(LED_HIGH_LVL, 30, PIN_LED_RGB_1_Pin, LED_OUTPUT_NEGATIVE);
 800484c:	2301      	movs	r3, #1
 800484e:	2201      	movs	r2, #1
 8004850:	211e      	movs	r1, #30
 8004852:	2000      	movs	r0, #0
 8004854:	f7fc ffc2 	bl	80017dc <IHM_Led_Init>
  IHM_Led_Init(LED_SENSORS, 30, PIN_LED_RGB_2_Pin, LED_OUTPUT_NEGATIVE);
 8004858:	2301      	movs	r3, #1
 800485a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800485e:	211e      	movs	r1, #30
 8004860:	2001      	movs	r0, #1
 8004862:	f7fc ffbb 	bl	80017dc <IHM_Led_Init>

  IHM_Set_Sequences(LED_HIGH_LVL, SEQUENCE_LED_OFF, SEQUENCE_LED_1, SEQUENCE_LED_OFF);
 8004866:	2300      	movs	r3, #0
 8004868:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800486c:	2100      	movs	r1, #0
 800486e:	2000      	movs	r0, #0
 8004870:	f7fd f822 	bl	80018b8 <IHM_Set_Sequences>
  IHM_Set_Sequences(LED_SENSORS, SEQUENCE_LED_OFF, SEQUENCE_LED_1, SEQUENCE_LED_OFF);
 8004874:	2300      	movs	r3, #0
 8004876:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800487a:	2100      	movs	r1, #0
 800487c:	2001      	movs	r0, #1
 800487e:	f7fd f81b 	bl	80018b8 <IHM_Set_Sequences>

  BATTERIE_Init(&sys.sensors.batterie, &hadc2);
 8004882:	491f      	ldr	r1, [pc, #124]	; (8004900 <main+0x11c>)
 8004884:	481f      	ldr	r0, [pc, #124]	; (8004904 <main+0x120>)
 8004886:	f7fe ffd4 	bl	8003832 <BATTERIE_Init>

  CONTROLLER_Init(&sys.radio.controller, &sys.radio.ibus);
 800488a:	491f      	ldr	r1, [pc, #124]	; (8004908 <main+0x124>)
 800488c:	481f      	ldr	r0, [pc, #124]	; (800490c <main+0x128>)
 800488e:	f7fe fb2b 	bl	8002ee8 <CONTROLLER_Init>
  IBUS_init(&sys.radio.ibus, &huart3, CONTROLLER_Rx_Data_Rdy);
 8004892:	4a1f      	ldr	r2, [pc, #124]	; (8004910 <main+0x12c>)
 8004894:	491f      	ldr	r1, [pc, #124]	; (8004914 <main+0x130>)
 8004896:	481c      	ldr	r0, [pc, #112]	; (8004908 <main+0x124>)
 8004898:	f006 f832 	bl	800a900 <IBUS_init>

  ORIENTATION_Init(&sys.orientation, &sys.sensors.gyro, &sys.sensors.acc, GYRO_FREQUENCY);
 800489c:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80048a0:	4a15      	ldr	r2, [pc, #84]	; (80048f8 <main+0x114>)
 80048a2:	4914      	ldr	r1, [pc, #80]	; (80048f4 <main+0x110>)
 80048a4:	481c      	ldr	r0, [pc, #112]	; (8004918 <main+0x134>)
 80048a6:	f7fc fbcb 	bl	8001040 <ORIENTATION_Init>
  REGULATION_ORIENTATION_Init(&sys.regulation.orientation, &sys.orientation, sys.propulsion.consigne);
 80048aa:	4a1c      	ldr	r2, [pc, #112]	; (800491c <main+0x138>)
 80048ac:	491a      	ldr	r1, [pc, #104]	; (8004918 <main+0x134>)
 80048ae:	481c      	ldr	r0, [pc, #112]	; (8004920 <main+0x13c>)
 80048b0:	f7fe fde4 	bl	800347c <REGULATION_ORIENTATION_Init>
  REGULATION_POSITION_Init(&sys.regulation.position, &sys.regulation.orientation, sys.propulsion.consigne);
 80048b4:	4a19      	ldr	r2, [pc, #100]	; (800491c <main+0x138>)
 80048b6:	491a      	ldr	r1, [pc, #104]	; (8004920 <main+0x13c>)
 80048b8:	481a      	ldr	r0, [pc, #104]	; (8004924 <main+0x140>)
 80048ba:	f7fe fec1 	bl	8003640 <REGULATION_POSITION_Init>
  PROPULSION_Init(&sys.propulsion, &htim1);
 80048be:	491a      	ldr	r1, [pc, #104]	; (8004928 <main+0x144>)
 80048c0:	481a      	ldr	r0, [pc, #104]	; (800492c <main+0x148>)
 80048c2:	f7fe fa59 	bl	8002d78 <PROPULSION_Init>

  TELEMETRY_Init(&sys.radio.telemetry, &huart2);
 80048c6:	491a      	ldr	r1, [pc, #104]	; (8004930 <main+0x14c>)
 80048c8:	481a      	ldr	r0, [pc, #104]	; (8004934 <main+0x150>)
 80048ca:	f000 ff9a 	bl	8005802 <TELEMETRY_Init>

  FLIGHT_MODE_Init(&sys);
 80048ce:	480b      	ldr	r0, [pc, #44]	; (80048fc <main+0x118>)
 80048d0:	f7fc fe3a 	bl	8001548 <FLIGHT_MODE_Init>

  SCHEDULER_init(&sys);
 80048d4:	4809      	ldr	r0, [pc, #36]	; (80048fc <main+0x118>)
 80048d6:	f7fd fe03 	bl	80024e0 <SCHEDULER_init>
  EVENT_init(&sys);
 80048da:	4808      	ldr	r0, [pc, #32]	; (80048fc <main+0x118>)
 80048dc:	f7fd fb28 	bl	8001f30 <EVENT_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	SCHEDULER_run();
 80048e0:	f7fd fe10 	bl	8002504 <SCHEDULER_run>
 80048e4:	e7fc      	b.n	80048e0 <main+0xfc>
 80048e6:	bf00      	nop
 80048e8:	40020400 	.word	0x40020400
 80048ec:	20001ccc 	.word	0x20001ccc
 80048f0:	20001868 	.word	0x20001868
 80048f4:	20001748 	.word	0x20001748
 80048f8:	200017bc 	.word	0x200017bc
 80048fc:	20001718 	.word	0x20001718
 8004900:	2000155c 	.word	0x2000155c
 8004904:	20001824 	.word	0x20001824
 8004908:	2000192c 	.word	0x2000192c
 800490c:	2000198c 	.word	0x2000198c
 8004910:	0800346f 	.word	0x0800346f
 8004914:	2000209c 	.word	0x2000209c
 8004918:	200018f8 	.word	0x200018f8
 800491c:	20001ba8 	.word	0x20001ba8
 8004920:	20001bb8 	.word	0x20001bb8
 8004924:	20001cc0 	.word	0x20001cc0
 8004928:	20001efc 	.word	0x20001efc
 800492c:	20001b98 	.word	0x20001b98
 8004930:	200021dc 	.word	0x200021dc
 8004934:	200019e4 	.word	0x200019e4

08004938 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b094      	sub	sp, #80	; 0x50
 800493c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800493e:	f107 0320 	add.w	r3, r7, #32
 8004942:	2230      	movs	r2, #48	; 0x30
 8004944:	2100      	movs	r1, #0
 8004946:	4618      	mov	r0, r3
 8004948:	f006 fb6d 	bl	800b026 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800494c:	f107 030c 	add.w	r3, r7, #12
 8004950:	2200      	movs	r2, #0
 8004952:	601a      	str	r2, [r3, #0]
 8004954:	605a      	str	r2, [r3, #4]
 8004956:	609a      	str	r2, [r3, #8]
 8004958:	60da      	str	r2, [r3, #12]
 800495a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800495c:	2300      	movs	r3, #0
 800495e:	60bb      	str	r3, [r7, #8]
 8004960:	4b28      	ldr	r3, [pc, #160]	; (8004a04 <SystemClock_Config+0xcc>)
 8004962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004964:	4a27      	ldr	r2, [pc, #156]	; (8004a04 <SystemClock_Config+0xcc>)
 8004966:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800496a:	6413      	str	r3, [r2, #64]	; 0x40
 800496c:	4b25      	ldr	r3, [pc, #148]	; (8004a04 <SystemClock_Config+0xcc>)
 800496e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004970:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004974:	60bb      	str	r3, [r7, #8]
 8004976:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004978:	2300      	movs	r3, #0
 800497a:	607b      	str	r3, [r7, #4]
 800497c:	4b22      	ldr	r3, [pc, #136]	; (8004a08 <SystemClock_Config+0xd0>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a21      	ldr	r2, [pc, #132]	; (8004a08 <SystemClock_Config+0xd0>)
 8004982:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004986:	6013      	str	r3, [r2, #0]
 8004988:	4b1f      	ldr	r3, [pc, #124]	; (8004a08 <SystemClock_Config+0xd0>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004990:	607b      	str	r3, [r7, #4]
 8004992:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004994:	2302      	movs	r3, #2
 8004996:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004998:	2301      	movs	r3, #1
 800499a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800499c:	2310      	movs	r3, #16
 800499e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80049a0:	2302      	movs	r3, #2
 80049a2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80049a4:	2300      	movs	r3, #0
 80049a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80049a8:	2308      	movs	r3, #8
 80049aa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80049ac:	23a8      	movs	r3, #168	; 0xa8
 80049ae:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80049b0:	2302      	movs	r3, #2
 80049b2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80049b4:	2304      	movs	r3, #4
 80049b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80049b8:	f107 0320 	add.w	r3, r7, #32
 80049bc:	4618      	mov	r0, r3
 80049be:	f002 fbd9 	bl	8007174 <HAL_RCC_OscConfig>
 80049c2:	4603      	mov	r3, r0
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d001      	beq.n	80049cc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80049c8:	f000 f820 	bl	8004a0c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80049cc:	230f      	movs	r3, #15
 80049ce:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80049d0:	2302      	movs	r3, #2
 80049d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80049d4:	2300      	movs	r3, #0
 80049d6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80049d8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80049dc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80049de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80049e2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80049e4:	f107 030c 	add.w	r3, r7, #12
 80049e8:	2105      	movs	r1, #5
 80049ea:	4618      	mov	r0, r3
 80049ec:	f002 fe32 	bl	8007654 <HAL_RCC_ClockConfig>
 80049f0:	4603      	mov	r3, r0
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d001      	beq.n	80049fa <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80049f6:	f000 f809 	bl	8004a0c <Error_Handler>
  }
}
 80049fa:	bf00      	nop
 80049fc:	3750      	adds	r7, #80	; 0x50
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}
 8004a02:	bf00      	nop
 8004a04:	40023800 	.word	0x40023800
 8004a08:	40007000 	.word	0x40007000

08004a0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004a10:	bf00      	nop
 8004a12:	46bd      	mov	sp, r7
 8004a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a18:	4770      	bx	lr
	...

08004a1c <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8004a20:	4b17      	ldr	r3, [pc, #92]	; (8004a80 <MX_SPI1_Init+0x64>)
 8004a22:	4a18      	ldr	r2, [pc, #96]	; (8004a84 <MX_SPI1_Init+0x68>)
 8004a24:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004a26:	4b16      	ldr	r3, [pc, #88]	; (8004a80 <MX_SPI1_Init+0x64>)
 8004a28:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004a2c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004a2e:	4b14      	ldr	r3, [pc, #80]	; (8004a80 <MX_SPI1_Init+0x64>)
 8004a30:	2200      	movs	r2, #0
 8004a32:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004a34:	4b12      	ldr	r3, [pc, #72]	; (8004a80 <MX_SPI1_Init+0x64>)
 8004a36:	2200      	movs	r2, #0
 8004a38:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004a3a:	4b11      	ldr	r3, [pc, #68]	; (8004a80 <MX_SPI1_Init+0x64>)
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004a40:	4b0f      	ldr	r3, [pc, #60]	; (8004a80 <MX_SPI1_Init+0x64>)
 8004a42:	2200      	movs	r2, #0
 8004a44:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004a46:	4b0e      	ldr	r3, [pc, #56]	; (8004a80 <MX_SPI1_Init+0x64>)
 8004a48:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a4c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8004a4e:	4b0c      	ldr	r3, [pc, #48]	; (8004a80 <MX_SPI1_Init+0x64>)
 8004a50:	2238      	movs	r2, #56	; 0x38
 8004a52:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004a54:	4b0a      	ldr	r3, [pc, #40]	; (8004a80 <MX_SPI1_Init+0x64>)
 8004a56:	2200      	movs	r2, #0
 8004a58:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004a5a:	4b09      	ldr	r3, [pc, #36]	; (8004a80 <MX_SPI1_Init+0x64>)
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a60:	4b07      	ldr	r3, [pc, #28]	; (8004a80 <MX_SPI1_Init+0x64>)
 8004a62:	2200      	movs	r2, #0
 8004a64:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8004a66:	4b06      	ldr	r3, [pc, #24]	; (8004a80 <MX_SPI1_Init+0x64>)
 8004a68:	220a      	movs	r2, #10
 8004a6a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004a6c:	4804      	ldr	r0, [pc, #16]	; (8004a80 <MX_SPI1_Init+0x64>)
 8004a6e:	f002 ffbd 	bl	80079ec <HAL_SPI_Init>
 8004a72:	4603      	mov	r3, r0
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d001      	beq.n	8004a7c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8004a78:	f7ff ffc8 	bl	8004a0c <Error_Handler>
  }

}
 8004a7c:	bf00      	nop
 8004a7e:	bd80      	pop	{r7, pc}
 8004a80:	20001d84 	.word	0x20001d84
 8004a84:	40013000 	.word	0x40013000

08004a88 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8004a8c:	4b17      	ldr	r3, [pc, #92]	; (8004aec <MX_SPI2_Init+0x64>)
 8004a8e:	4a18      	ldr	r2, [pc, #96]	; (8004af0 <MX_SPI2_Init+0x68>)
 8004a90:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8004a92:	4b16      	ldr	r3, [pc, #88]	; (8004aec <MX_SPI2_Init+0x64>)
 8004a94:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004a98:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004a9a:	4b14      	ldr	r3, [pc, #80]	; (8004aec <MX_SPI2_Init+0x64>)
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004aa0:	4b12      	ldr	r3, [pc, #72]	; (8004aec <MX_SPI2_Init+0x64>)
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004aa6:	4b11      	ldr	r3, [pc, #68]	; (8004aec <MX_SPI2_Init+0x64>)
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004aac:	4b0f      	ldr	r3, [pc, #60]	; (8004aec <MX_SPI2_Init+0x64>)
 8004aae:	2200      	movs	r2, #0
 8004ab0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8004ab2:	4b0e      	ldr	r3, [pc, #56]	; (8004aec <MX_SPI2_Init+0x64>)
 8004ab4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ab8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8004aba:	4b0c      	ldr	r3, [pc, #48]	; (8004aec <MX_SPI2_Init+0x64>)
 8004abc:	2208      	movs	r2, #8
 8004abe:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004ac0:	4b0a      	ldr	r3, [pc, #40]	; (8004aec <MX_SPI2_Init+0x64>)
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004ac6:	4b09      	ldr	r3, [pc, #36]	; (8004aec <MX_SPI2_Init+0x64>)
 8004ac8:	2200      	movs	r2, #0
 8004aca:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004acc:	4b07      	ldr	r3, [pc, #28]	; (8004aec <MX_SPI2_Init+0x64>)
 8004ace:	2200      	movs	r2, #0
 8004ad0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8004ad2:	4b06      	ldr	r3, [pc, #24]	; (8004aec <MX_SPI2_Init+0x64>)
 8004ad4:	220a      	movs	r2, #10
 8004ad6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004ad8:	4804      	ldr	r0, [pc, #16]	; (8004aec <MX_SPI2_Init+0x64>)
 8004ada:	f002 ff87 	bl	80079ec <HAL_SPI_Init>
 8004ade:	4603      	mov	r3, r0
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d001      	beq.n	8004ae8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8004ae4:	f7ff ff92 	bl	8004a0c <Error_Handler>
  }

}
 8004ae8:	bf00      	nop
 8004aea:	bd80      	pop	{r7, pc}
 8004aec:	20001ccc 	.word	0x20001ccc
 8004af0:	40003800 	.word	0x40003800

08004af4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b08c      	sub	sp, #48	; 0x30
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004afc:	f107 031c 	add.w	r3, r7, #28
 8004b00:	2200      	movs	r2, #0
 8004b02:	601a      	str	r2, [r3, #0]
 8004b04:	605a      	str	r2, [r3, #4]
 8004b06:	609a      	str	r2, [r3, #8]
 8004b08:	60da      	str	r2, [r3, #12]
 8004b0a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a8e      	ldr	r2, [pc, #568]	; (8004d4c <HAL_SPI_MspInit+0x258>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	f040 8089 	bne.w	8004c2a <HAL_SPI_MspInit+0x136>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004b18:	2300      	movs	r3, #0
 8004b1a:	61bb      	str	r3, [r7, #24]
 8004b1c:	4b8c      	ldr	r3, [pc, #560]	; (8004d50 <HAL_SPI_MspInit+0x25c>)
 8004b1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b20:	4a8b      	ldr	r2, [pc, #556]	; (8004d50 <HAL_SPI_MspInit+0x25c>)
 8004b22:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004b26:	6453      	str	r3, [r2, #68]	; 0x44
 8004b28:	4b89      	ldr	r3, [pc, #548]	; (8004d50 <HAL_SPI_MspInit+0x25c>)
 8004b2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b2c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b30:	61bb      	str	r3, [r7, #24]
 8004b32:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b34:	2300      	movs	r3, #0
 8004b36:	617b      	str	r3, [r7, #20]
 8004b38:	4b85      	ldr	r3, [pc, #532]	; (8004d50 <HAL_SPI_MspInit+0x25c>)
 8004b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b3c:	4a84      	ldr	r2, [pc, #528]	; (8004d50 <HAL_SPI_MspInit+0x25c>)
 8004b3e:	f043 0301 	orr.w	r3, r3, #1
 8004b42:	6313      	str	r3, [r2, #48]	; 0x30
 8004b44:	4b82      	ldr	r3, [pc, #520]	; (8004d50 <HAL_SPI_MspInit+0x25c>)
 8004b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b48:	f003 0301 	and.w	r3, r3, #1
 8004b4c:	617b      	str	r3, [r7, #20]
 8004b4e:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004b50:	23e0      	movs	r3, #224	; 0xe0
 8004b52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b54:	2302      	movs	r3, #2
 8004b56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b58:	2300      	movs	r3, #0
 8004b5a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b5c:	2303      	movs	r3, #3
 8004b5e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004b60:	2305      	movs	r3, #5
 8004b62:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b64:	f107 031c 	add.w	r3, r7, #28
 8004b68:	4619      	mov	r1, r3
 8004b6a:	487a      	ldr	r0, [pc, #488]	; (8004d54 <HAL_SPI_MspInit+0x260>)
 8004b6c:	f002 f816 	bl	8006b9c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8004b70:	4b79      	ldr	r3, [pc, #484]	; (8004d58 <HAL_SPI_MspInit+0x264>)
 8004b72:	4a7a      	ldr	r2, [pc, #488]	; (8004d5c <HAL_SPI_MspInit+0x268>)
 8004b74:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8004b76:	4b78      	ldr	r3, [pc, #480]	; (8004d58 <HAL_SPI_MspInit+0x264>)
 8004b78:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8004b7c:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004b7e:	4b76      	ldr	r3, [pc, #472]	; (8004d58 <HAL_SPI_MspInit+0x264>)
 8004b80:	2200      	movs	r2, #0
 8004b82:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b84:	4b74      	ldr	r3, [pc, #464]	; (8004d58 <HAL_SPI_MspInit+0x264>)
 8004b86:	2200      	movs	r2, #0
 8004b88:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004b8a:	4b73      	ldr	r3, [pc, #460]	; (8004d58 <HAL_SPI_MspInit+0x264>)
 8004b8c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004b90:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004b92:	4b71      	ldr	r3, [pc, #452]	; (8004d58 <HAL_SPI_MspInit+0x264>)
 8004b94:	2200      	movs	r2, #0
 8004b96:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004b98:	4b6f      	ldr	r3, [pc, #444]	; (8004d58 <HAL_SPI_MspInit+0x264>)
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8004b9e:	4b6e      	ldr	r3, [pc, #440]	; (8004d58 <HAL_SPI_MspInit+0x264>)
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004ba4:	4b6c      	ldr	r3, [pc, #432]	; (8004d58 <HAL_SPI_MspInit+0x264>)
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004baa:	4b6b      	ldr	r3, [pc, #428]	; (8004d58 <HAL_SPI_MspInit+0x264>)
 8004bac:	2200      	movs	r2, #0
 8004bae:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8004bb0:	4869      	ldr	r0, [pc, #420]	; (8004d58 <HAL_SPI_MspInit+0x264>)
 8004bb2:	f001 fc63 	bl	800647c <HAL_DMA_Init>
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d001      	beq.n	8004bc0 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8004bbc:	f7ff ff26 	bl	8004a0c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	4a65      	ldr	r2, [pc, #404]	; (8004d58 <HAL_SPI_MspInit+0x264>)
 8004bc4:	64da      	str	r2, [r3, #76]	; 0x4c
 8004bc6:	4a64      	ldr	r2, [pc, #400]	; (8004d58 <HAL_SPI_MspInit+0x264>)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8004bcc:	4b64      	ldr	r3, [pc, #400]	; (8004d60 <HAL_SPI_MspInit+0x26c>)
 8004bce:	4a65      	ldr	r2, [pc, #404]	; (8004d64 <HAL_SPI_MspInit+0x270>)
 8004bd0:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8004bd2:	4b63      	ldr	r3, [pc, #396]	; (8004d60 <HAL_SPI_MspInit+0x26c>)
 8004bd4:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8004bd8:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004bda:	4b61      	ldr	r3, [pc, #388]	; (8004d60 <HAL_SPI_MspInit+0x26c>)
 8004bdc:	2240      	movs	r2, #64	; 0x40
 8004bde:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004be0:	4b5f      	ldr	r3, [pc, #380]	; (8004d60 <HAL_SPI_MspInit+0x26c>)
 8004be2:	2200      	movs	r2, #0
 8004be4:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004be6:	4b5e      	ldr	r3, [pc, #376]	; (8004d60 <HAL_SPI_MspInit+0x26c>)
 8004be8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004bec:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004bee:	4b5c      	ldr	r3, [pc, #368]	; (8004d60 <HAL_SPI_MspInit+0x26c>)
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004bf4:	4b5a      	ldr	r3, [pc, #360]	; (8004d60 <HAL_SPI_MspInit+0x26c>)
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8004bfa:	4b59      	ldr	r3, [pc, #356]	; (8004d60 <HAL_SPI_MspInit+0x26c>)
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004c00:	4b57      	ldr	r3, [pc, #348]	; (8004d60 <HAL_SPI_MspInit+0x26c>)
 8004c02:	2200      	movs	r2, #0
 8004c04:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004c06:	4b56      	ldr	r3, [pc, #344]	; (8004d60 <HAL_SPI_MspInit+0x26c>)
 8004c08:	2200      	movs	r2, #0
 8004c0a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8004c0c:	4854      	ldr	r0, [pc, #336]	; (8004d60 <HAL_SPI_MspInit+0x26c>)
 8004c0e:	f001 fc35 	bl	800647c <HAL_DMA_Init>
 8004c12:	4603      	mov	r3, r0
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d001      	beq.n	8004c1c <HAL_SPI_MspInit+0x128>
    {
      Error_Handler();
 8004c18:	f7ff fef8 	bl	8004a0c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	4a50      	ldr	r2, [pc, #320]	; (8004d60 <HAL_SPI_MspInit+0x26c>)
 8004c20:	649a      	str	r2, [r3, #72]	; 0x48
 8004c22:	4a4f      	ldr	r2, [pc, #316]	; (8004d60 <HAL_SPI_MspInit+0x26c>)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8004c28:	e08c      	b.n	8004d44 <HAL_SPI_MspInit+0x250>
  else if(spiHandle->Instance==SPI2)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a4e      	ldr	r2, [pc, #312]	; (8004d68 <HAL_SPI_MspInit+0x274>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	f040 8087 	bne.w	8004d44 <HAL_SPI_MspInit+0x250>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004c36:	2300      	movs	r3, #0
 8004c38:	613b      	str	r3, [r7, #16]
 8004c3a:	4b45      	ldr	r3, [pc, #276]	; (8004d50 <HAL_SPI_MspInit+0x25c>)
 8004c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c3e:	4a44      	ldr	r2, [pc, #272]	; (8004d50 <HAL_SPI_MspInit+0x25c>)
 8004c40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c44:	6413      	str	r3, [r2, #64]	; 0x40
 8004c46:	4b42      	ldr	r3, [pc, #264]	; (8004d50 <HAL_SPI_MspInit+0x25c>)
 8004c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c4e:	613b      	str	r3, [r7, #16]
 8004c50:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c52:	2300      	movs	r3, #0
 8004c54:	60fb      	str	r3, [r7, #12]
 8004c56:	4b3e      	ldr	r3, [pc, #248]	; (8004d50 <HAL_SPI_MspInit+0x25c>)
 8004c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c5a:	4a3d      	ldr	r2, [pc, #244]	; (8004d50 <HAL_SPI_MspInit+0x25c>)
 8004c5c:	f043 0302 	orr.w	r3, r3, #2
 8004c60:	6313      	str	r3, [r2, #48]	; 0x30
 8004c62:	4b3b      	ldr	r3, [pc, #236]	; (8004d50 <HAL_SPI_MspInit+0x25c>)
 8004c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c66:	f003 0302 	and.w	r3, r3, #2
 8004c6a:	60fb      	str	r3, [r7, #12]
 8004c6c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8004c6e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8004c72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c74:	2302      	movs	r3, #2
 8004c76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c7c:	2303      	movs	r3, #3
 8004c7e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004c80:	2305      	movs	r3, #5
 8004c82:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c84:	f107 031c 	add.w	r3, r7, #28
 8004c88:	4619      	mov	r1, r3
 8004c8a:	4838      	ldr	r0, [pc, #224]	; (8004d6c <HAL_SPI_MspInit+0x278>)
 8004c8c:	f001 ff86 	bl	8006b9c <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8004c90:	4b37      	ldr	r3, [pc, #220]	; (8004d70 <HAL_SPI_MspInit+0x27c>)
 8004c92:	4a38      	ldr	r2, [pc, #224]	; (8004d74 <HAL_SPI_MspInit+0x280>)
 8004c94:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8004c96:	4b36      	ldr	r3, [pc, #216]	; (8004d70 <HAL_SPI_MspInit+0x27c>)
 8004c98:	2200      	movs	r2, #0
 8004c9a:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004c9c:	4b34      	ldr	r3, [pc, #208]	; (8004d70 <HAL_SPI_MspInit+0x27c>)
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004ca2:	4b33      	ldr	r3, [pc, #204]	; (8004d70 <HAL_SPI_MspInit+0x27c>)
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004ca8:	4b31      	ldr	r3, [pc, #196]	; (8004d70 <HAL_SPI_MspInit+0x27c>)
 8004caa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004cae:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004cb0:	4b2f      	ldr	r3, [pc, #188]	; (8004d70 <HAL_SPI_MspInit+0x27c>)
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004cb6:	4b2e      	ldr	r3, [pc, #184]	; (8004d70 <HAL_SPI_MspInit+0x27c>)
 8004cb8:	2200      	movs	r2, #0
 8004cba:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8004cbc:	4b2c      	ldr	r3, [pc, #176]	; (8004d70 <HAL_SPI_MspInit+0x27c>)
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004cc2:	4b2b      	ldr	r3, [pc, #172]	; (8004d70 <HAL_SPI_MspInit+0x27c>)
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004cc8:	4b29      	ldr	r3, [pc, #164]	; (8004d70 <HAL_SPI_MspInit+0x27c>)
 8004cca:	2200      	movs	r2, #0
 8004ccc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8004cce:	4828      	ldr	r0, [pc, #160]	; (8004d70 <HAL_SPI_MspInit+0x27c>)
 8004cd0:	f001 fbd4 	bl	800647c <HAL_DMA_Init>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d001      	beq.n	8004cde <HAL_SPI_MspInit+0x1ea>
      Error_Handler();
 8004cda:	f7ff fe97 	bl	8004a0c <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	4a23      	ldr	r2, [pc, #140]	; (8004d70 <HAL_SPI_MspInit+0x27c>)
 8004ce2:	64da      	str	r2, [r3, #76]	; 0x4c
 8004ce4:	4a22      	ldr	r2, [pc, #136]	; (8004d70 <HAL_SPI_MspInit+0x27c>)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8004cea:	4b23      	ldr	r3, [pc, #140]	; (8004d78 <HAL_SPI_MspInit+0x284>)
 8004cec:	4a23      	ldr	r2, [pc, #140]	; (8004d7c <HAL_SPI_MspInit+0x288>)
 8004cee:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8004cf0:	4b21      	ldr	r3, [pc, #132]	; (8004d78 <HAL_SPI_MspInit+0x284>)
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004cf6:	4b20      	ldr	r3, [pc, #128]	; (8004d78 <HAL_SPI_MspInit+0x284>)
 8004cf8:	2240      	movs	r2, #64	; 0x40
 8004cfa:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004cfc:	4b1e      	ldr	r3, [pc, #120]	; (8004d78 <HAL_SPI_MspInit+0x284>)
 8004cfe:	2200      	movs	r2, #0
 8004d00:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004d02:	4b1d      	ldr	r3, [pc, #116]	; (8004d78 <HAL_SPI_MspInit+0x284>)
 8004d04:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004d08:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004d0a:	4b1b      	ldr	r3, [pc, #108]	; (8004d78 <HAL_SPI_MspInit+0x284>)
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004d10:	4b19      	ldr	r3, [pc, #100]	; (8004d78 <HAL_SPI_MspInit+0x284>)
 8004d12:	2200      	movs	r2, #0
 8004d14:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8004d16:	4b18      	ldr	r3, [pc, #96]	; (8004d78 <HAL_SPI_MspInit+0x284>)
 8004d18:	2200      	movs	r2, #0
 8004d1a:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004d1c:	4b16      	ldr	r3, [pc, #88]	; (8004d78 <HAL_SPI_MspInit+0x284>)
 8004d1e:	2200      	movs	r2, #0
 8004d20:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004d22:	4b15      	ldr	r3, [pc, #84]	; (8004d78 <HAL_SPI_MspInit+0x284>)
 8004d24:	2200      	movs	r2, #0
 8004d26:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8004d28:	4813      	ldr	r0, [pc, #76]	; (8004d78 <HAL_SPI_MspInit+0x284>)
 8004d2a:	f001 fba7 	bl	800647c <HAL_DMA_Init>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d001      	beq.n	8004d38 <HAL_SPI_MspInit+0x244>
      Error_Handler();
 8004d34:	f7ff fe6a 	bl	8004a0c <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	4a0f      	ldr	r2, [pc, #60]	; (8004d78 <HAL_SPI_MspInit+0x284>)
 8004d3c:	649a      	str	r2, [r3, #72]	; 0x48
 8004d3e:	4a0e      	ldr	r2, [pc, #56]	; (8004d78 <HAL_SPI_MspInit+0x284>)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6393      	str	r3, [r2, #56]	; 0x38
}
 8004d44:	bf00      	nop
 8004d46:	3730      	adds	r7, #48	; 0x30
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bd80      	pop	{r7, pc}
 8004d4c:	40013000 	.word	0x40013000
 8004d50:	40023800 	.word	0x40023800
 8004d54:	40020000 	.word	0x40020000
 8004d58:	20001ddc 	.word	0x20001ddc
 8004d5c:	40026410 	.word	0x40026410
 8004d60:	20001e9c 	.word	0x20001e9c
 8004d64:	40026458 	.word	0x40026458
 8004d68:	40003800 	.word	0x40003800
 8004d6c:	40020400 	.word	0x40020400
 8004d70:	20001d24 	.word	0x20001d24
 8004d74:	40026058 	.word	0x40026058
 8004d78:	20001e3c 	.word	0x20001e3c
 8004d7c:	40026070 	.word	0x40026070

08004d80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b083      	sub	sp, #12
 8004d84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d86:	2300      	movs	r3, #0
 8004d88:	607b      	str	r3, [r7, #4]
 8004d8a:	4b10      	ldr	r3, [pc, #64]	; (8004dcc <HAL_MspInit+0x4c>)
 8004d8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d8e:	4a0f      	ldr	r2, [pc, #60]	; (8004dcc <HAL_MspInit+0x4c>)
 8004d90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004d94:	6453      	str	r3, [r2, #68]	; 0x44
 8004d96:	4b0d      	ldr	r3, [pc, #52]	; (8004dcc <HAL_MspInit+0x4c>)
 8004d98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d9e:	607b      	str	r3, [r7, #4]
 8004da0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004da2:	2300      	movs	r3, #0
 8004da4:	603b      	str	r3, [r7, #0]
 8004da6:	4b09      	ldr	r3, [pc, #36]	; (8004dcc <HAL_MspInit+0x4c>)
 8004da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004daa:	4a08      	ldr	r2, [pc, #32]	; (8004dcc <HAL_MspInit+0x4c>)
 8004dac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004db0:	6413      	str	r3, [r2, #64]	; 0x40
 8004db2:	4b06      	ldr	r3, [pc, #24]	; (8004dcc <HAL_MspInit+0x4c>)
 8004db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004db6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004dba:	603b      	str	r3, [r7, #0]
 8004dbc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004dbe:	bf00      	nop
 8004dc0:	370c      	adds	r7, #12
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc8:	4770      	bx	lr
 8004dca:	bf00      	nop
 8004dcc:	40023800 	.word	0x40023800

08004dd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004dd4:	bf00      	nop
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ddc:	4770      	bx	lr

08004dde <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004dde:	b480      	push	{r7}
 8004de0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004de2:	e7fe      	b.n	8004de2 <HardFault_Handler+0x4>

08004de4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004de4:	b480      	push	{r7}
 8004de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004de8:	e7fe      	b.n	8004de8 <MemManage_Handler+0x4>

08004dea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004dea:	b480      	push	{r7}
 8004dec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004dee:	e7fe      	b.n	8004dee <BusFault_Handler+0x4>

08004df0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004df0:	b480      	push	{r7}
 8004df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004df4:	e7fe      	b.n	8004df4 <UsageFault_Handler+0x4>

08004df6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004df6:	b480      	push	{r7}
 8004df8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004dfa:	bf00      	nop
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr

08004e04 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004e04:	b480      	push	{r7}
 8004e06:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004e08:	bf00      	nop
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e10:	4770      	bx	lr

08004e12 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004e12:	b480      	push	{r7}
 8004e14:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004e16:	bf00      	nop
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1e:	4770      	bx	lr

08004e20 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004e24:	f000 fde2 	bl	80059ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004e28:	bf00      	nop
 8004e2a:	bd80      	pop	{r7, pc}

08004e2c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8004e30:	4802      	ldr	r0, [pc, #8]	; (8004e3c <DMA1_Stream0_IRQHandler+0x10>)
 8004e32:	f001 fc4b 	bl	80066cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8004e36:	bf00      	nop
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	200016b8 	.word	0x200016b8

08004e40 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8004e44:	4802      	ldr	r0, [pc, #8]	; (8004e50 <DMA1_Stream1_IRQHandler+0x10>)
 8004e46:	f001 fc41 	bl	80066cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8004e4a:	bf00      	nop
 8004e4c:	bd80      	pop	{r7, pc}
 8004e4e:	bf00      	nop
 8004e50:	2000203c 	.word	0x2000203c

08004e54 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8004e58:	4802      	ldr	r0, [pc, #8]	; (8004e64 <DMA1_Stream3_IRQHandler+0x10>)
 8004e5a:	f001 fc37 	bl	80066cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8004e5e:	bf00      	nop
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	bf00      	nop
 8004e64:	20001d24 	.word	0x20001d24

08004e68 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8004e6c:	4802      	ldr	r0, [pc, #8]	; (8004e78 <DMA1_Stream4_IRQHandler+0x10>)
 8004e6e:	f001 fc2d 	bl	80066cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8004e72:	bf00      	nop
 8004e74:	bd80      	pop	{r7, pc}
 8004e76:	bf00      	nop
 8004e78:	20001e3c 	.word	0x20001e3c

08004e7c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004e80:	4802      	ldr	r0, [pc, #8]	; (8004e8c <DMA1_Stream5_IRQHandler+0x10>)
 8004e82:	f001 fc23 	bl	80066cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8004e86:	bf00      	nop
 8004e88:	bd80      	pop	{r7, pc}
 8004e8a:	bf00      	nop
 8004e8c:	20001f7c 	.word	0x20001f7c

08004e90 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004e94:	4802      	ldr	r0, [pc, #8]	; (8004ea0 <DMA1_Stream6_IRQHandler+0x10>)
 8004e96:	f001 fc19 	bl	80066cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8004e9a:	bf00      	nop
 8004e9c:	bd80      	pop	{r7, pc}
 8004e9e:	bf00      	nop
 8004ea0:	2000213c 	.word	0x2000213c

08004ea4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004ea8:	4802      	ldr	r0, [pc, #8]	; (8004eb4 <TIM2_IRQHandler+0x10>)
 8004eaa:	f003 fc81 	bl	80087b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004eae:	bf00      	nop
 8004eb0:	bd80      	pop	{r7, pc}
 8004eb2:	bf00      	nop
 8004eb4:	20001f3c 	.word	0x20001f3c

08004eb8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004ebc:	4802      	ldr	r0, [pc, #8]	; (8004ec8 <USART2_IRQHandler+0x10>)
 8004ebe:	f004 fd99 	bl	80099f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004ec2:	bf00      	nop
 8004ec4:	bd80      	pop	{r7, pc}
 8004ec6:	bf00      	nop
 8004ec8:	200021dc 	.word	0x200021dc

08004ecc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004ed0:	4802      	ldr	r0, [pc, #8]	; (8004edc <USART3_IRQHandler+0x10>)
 8004ed2:	f004 fd8f 	bl	80099f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004ed6:	bf00      	nop
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop
 8004edc:	2000209c 	.word	0x2000209c

08004ee0 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8004ee4:	4802      	ldr	r0, [pc, #8]	; (8004ef0 <DMA1_Stream7_IRQHandler+0x10>)
 8004ee6:	f001 fbf1 	bl	80066cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8004eea:	bf00      	nop
 8004eec:	bd80      	pop	{r7, pc}
 8004eee:	bf00      	nop
 8004ef0:	20001604 	.word	0x20001604

08004ef4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8004ef8:	4802      	ldr	r0, [pc, #8]	; (8004f04 <DMA2_Stream0_IRQHandler+0x10>)
 8004efa:	f001 fbe7 	bl	80066cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004efe:	bf00      	nop
 8004f00:	bd80      	pop	{r7, pc}
 8004f02:	bf00      	nop
 8004f04:	20001ddc 	.word	0x20001ddc

08004f08 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8004f0c:	4802      	ldr	r0, [pc, #8]	; (8004f18 <DMA2_Stream1_IRQHandler+0x10>)
 8004f0e:	f001 fbdd 	bl	80066cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8004f12:	bf00      	nop
 8004f14:	bd80      	pop	{r7, pc}
 8004f16:	bf00      	nop
 8004f18:	20001fdc 	.word	0x20001fdc

08004f1c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8004f20:	4802      	ldr	r0, [pc, #8]	; (8004f2c <DMA2_Stream2_IRQHandler+0x10>)
 8004f22:	f001 fbd3 	bl	80066cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8004f26:	bf00      	nop
 8004f28:	bd80      	pop	{r7, pc}
 8004f2a:	bf00      	nop
 8004f2c:	200015a4 	.word	0x200015a4

08004f30 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8004f34:	4802      	ldr	r0, [pc, #8]	; (8004f40 <DMA2_Stream3_IRQHandler+0x10>)
 8004f36:	f001 fbc9 	bl	80066cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8004f3a:	bf00      	nop
 8004f3c:	bd80      	pop	{r7, pc}
 8004f3e:	bf00      	nop
 8004f40:	20001e9c 	.word	0x20001e9c

08004f44 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8004f48:	4802      	ldr	r0, [pc, #8]	; (8004f54 <DMA2_Stream6_IRQHandler+0x10>)
 8004f4a:	f001 fbbf 	bl	80066cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8004f4e:	bf00      	nop
 8004f50:	bd80      	pop	{r7, pc}
 8004f52:	bf00      	nop
 8004f54:	200020dc 	.word	0x200020dc

08004f58 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b082      	sub	sp, #8
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
	IBUS_RxCplt(huart);
 8004f60:	6878      	ldr	r0, [r7, #4]
 8004f62:	f005 fcf3 	bl	800a94c <IBUS_RxCplt>
}
 8004f66:	bf00      	nop
 8004f68:	3708      	adds	r7, #8
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}

08004f6e <HAL_UART_RxHalfCpltCallback>:
void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart){
 8004f6e:	b580      	push	{r7, lr}
 8004f70:	b082      	sub	sp, #8
 8004f72:	af00      	add	r7, sp, #0
 8004f74:	6078      	str	r0, [r7, #4]
	IBUS_RxHalfCplt(huart);
 8004f76:	6878      	ldr	r0, [r7, #4]
 8004f78:	f005 fd02 	bl	800a980 <IBUS_RxHalfCplt>
}
 8004f7c:	bf00      	nop
 8004f7e:	3708      	adds	r7, #8
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}

08004f84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b086      	sub	sp, #24
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004f8c:	4a14      	ldr	r2, [pc, #80]	; (8004fe0 <_sbrk+0x5c>)
 8004f8e:	4b15      	ldr	r3, [pc, #84]	; (8004fe4 <_sbrk+0x60>)
 8004f90:	1ad3      	subs	r3, r2, r3
 8004f92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004f98:	4b13      	ldr	r3, [pc, #76]	; (8004fe8 <_sbrk+0x64>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d102      	bne.n	8004fa6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004fa0:	4b11      	ldr	r3, [pc, #68]	; (8004fe8 <_sbrk+0x64>)
 8004fa2:	4a12      	ldr	r2, [pc, #72]	; (8004fec <_sbrk+0x68>)
 8004fa4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004fa6:	4b10      	ldr	r3, [pc, #64]	; (8004fe8 <_sbrk+0x64>)
 8004fa8:	681a      	ldr	r2, [r3, #0]
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	4413      	add	r3, r2
 8004fae:	693a      	ldr	r2, [r7, #16]
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	d207      	bcs.n	8004fc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004fb4:	f005 fff4 	bl	800afa0 <__errno>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	230c      	movs	r3, #12
 8004fbc:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8004fbe:	f04f 33ff 	mov.w	r3, #4294967295
 8004fc2:	e009      	b.n	8004fd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004fc4:	4b08      	ldr	r3, [pc, #32]	; (8004fe8 <_sbrk+0x64>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004fca:	4b07      	ldr	r3, [pc, #28]	; (8004fe8 <_sbrk+0x64>)
 8004fcc:	681a      	ldr	r2, [r3, #0]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	4413      	add	r3, r2
 8004fd2:	4a05      	ldr	r2, [pc, #20]	; (8004fe8 <_sbrk+0x64>)
 8004fd4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	3718      	adds	r7, #24
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	bd80      	pop	{r7, pc}
 8004fe0:	20020000 	.word	0x20020000
 8004fe4:	00000400 	.word	0x00000400
 8004fe8:	20001544 	.word	0x20001544
 8004fec:	20002228 	.word	0x20002228

08004ff0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004ff4:	4b08      	ldr	r3, [pc, #32]	; (8005018 <SystemInit+0x28>)
 8004ff6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ffa:	4a07      	ldr	r2, [pc, #28]	; (8005018 <SystemInit+0x28>)
 8004ffc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005000:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005004:	4b04      	ldr	r3, [pc, #16]	; (8005018 <SystemInit+0x28>)
 8005006:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800500a:	609a      	str	r2, [r3, #8]
#endif
}
 800500c:	bf00      	nop
 800500e:	46bd      	mov	sp, r7
 8005010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005014:	4770      	bx	lr
 8005016:	bf00      	nop
 8005018:	e000ed00 	.word	0xe000ed00

0800501c <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b096      	sub	sp, #88	; 0x58
 8005020:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005022:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005026:	2200      	movs	r2, #0
 8005028:	601a      	str	r2, [r3, #0]
 800502a:	605a      	str	r2, [r3, #4]
 800502c:	609a      	str	r2, [r3, #8]
 800502e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005030:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005034:	2200      	movs	r2, #0
 8005036:	601a      	str	r2, [r3, #0]
 8005038:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800503a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800503e:	2200      	movs	r2, #0
 8005040:	601a      	str	r2, [r3, #0]
 8005042:	605a      	str	r2, [r3, #4]
 8005044:	609a      	str	r2, [r3, #8]
 8005046:	60da      	str	r2, [r3, #12]
 8005048:	611a      	str	r2, [r3, #16]
 800504a:	615a      	str	r2, [r3, #20]
 800504c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800504e:	1d3b      	adds	r3, r7, #4
 8005050:	2220      	movs	r2, #32
 8005052:	2100      	movs	r1, #0
 8005054:	4618      	mov	r0, r3
 8005056:	f005 ffe6 	bl	800b026 <memset>

  htim1.Instance = TIM1;
 800505a:	4b51      	ldr	r3, [pc, #324]	; (80051a0 <MX_TIM1_Init+0x184>)
 800505c:	4a51      	ldr	r2, [pc, #324]	; (80051a4 <MX_TIM1_Init+0x188>)
 800505e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 20;
 8005060:	4b4f      	ldr	r3, [pc, #316]	; (80051a0 <MX_TIM1_Init+0x184>)
 8005062:	2214      	movs	r2, #20
 8005064:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005066:	4b4e      	ldr	r3, [pc, #312]	; (80051a0 <MX_TIM1_Init+0x184>)
 8005068:	2200      	movs	r2, #0
 800506a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3999;
 800506c:	4b4c      	ldr	r3, [pc, #304]	; (80051a0 <MX_TIM1_Init+0x184>)
 800506e:	f640 729f 	movw	r2, #3999	; 0xf9f
 8005072:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005074:	4b4a      	ldr	r3, [pc, #296]	; (80051a0 <MX_TIM1_Init+0x184>)
 8005076:	2200      	movs	r2, #0
 8005078:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800507a:	4b49      	ldr	r3, [pc, #292]	; (80051a0 <MX_TIM1_Init+0x184>)
 800507c:	2200      	movs	r2, #0
 800507e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005080:	4b47      	ldr	r3, [pc, #284]	; (80051a0 <MX_TIM1_Init+0x184>)
 8005082:	2280      	movs	r2, #128	; 0x80
 8005084:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8005086:	4846      	ldr	r0, [pc, #280]	; (80051a0 <MX_TIM1_Init+0x184>)
 8005088:	f003 faf4 	bl	8008674 <HAL_TIM_Base_Init>
 800508c:	4603      	mov	r3, r0
 800508e:	2b00      	cmp	r3, #0
 8005090:	d001      	beq.n	8005096 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8005092:	f7ff fcbb 	bl	8004a0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005096:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800509a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800509c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80050a0:	4619      	mov	r1, r3
 80050a2:	483f      	ldr	r0, [pc, #252]	; (80051a0 <MX_TIM1_Init+0x184>)
 80050a4:	f003 fd52 	bl	8008b4c <HAL_TIM_ConfigClockSource>
 80050a8:	4603      	mov	r3, r0
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d001      	beq.n	80050b2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80050ae:	f7ff fcad 	bl	8004a0c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80050b2:	483b      	ldr	r0, [pc, #236]	; (80051a0 <MX_TIM1_Init+0x184>)
 80050b4:	f003 fb09 	bl	80086ca <HAL_TIM_PWM_Init>
 80050b8:	4603      	mov	r3, r0
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d001      	beq.n	80050c2 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80050be:	f7ff fca5 	bl	8004a0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80050c2:	2300      	movs	r3, #0
 80050c4:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80050c6:	2300      	movs	r3, #0
 80050c8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80050ca:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80050ce:	4619      	mov	r1, r3
 80050d0:	4833      	ldr	r0, [pc, #204]	; (80051a0 <MX_TIM1_Init+0x184>)
 80050d2:	f004 f935 	bl	8009340 <HAL_TIMEx_MasterConfigSynchronization>
 80050d6:	4603      	mov	r3, r0
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d001      	beq.n	80050e0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80050dc:	f7ff fc96 	bl	8004a0c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80050e0:	2360      	movs	r3, #96	; 0x60
 80050e2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 999;
 80050e4:	f240 33e7 	movw	r3, #999	; 0x3e7
 80050e8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80050ea:	2300      	movs	r3, #0
 80050ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80050ee:	2300      	movs	r3, #0
 80050f0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80050f2:	2300      	movs	r3, #0
 80050f4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80050f6:	2300      	movs	r3, #0
 80050f8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80050fa:	2300      	movs	r3, #0
 80050fc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80050fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005102:	2200      	movs	r2, #0
 8005104:	4619      	mov	r1, r3
 8005106:	4826      	ldr	r0, [pc, #152]	; (80051a0 <MX_TIM1_Init+0x184>)
 8005108:	f003 fc5a 	bl	80089c0 <HAL_TIM_PWM_ConfigChannel>
 800510c:	4603      	mov	r3, r0
 800510e:	2b00      	cmp	r3, #0
 8005110:	d001      	beq.n	8005116 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8005112:	f7ff fc7b 	bl	8004a0c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005116:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800511a:	2204      	movs	r2, #4
 800511c:	4619      	mov	r1, r3
 800511e:	4820      	ldr	r0, [pc, #128]	; (80051a0 <MX_TIM1_Init+0x184>)
 8005120:	f003 fc4e 	bl	80089c0 <HAL_TIM_PWM_ConfigChannel>
 8005124:	4603      	mov	r3, r0
 8005126:	2b00      	cmp	r3, #0
 8005128:	d001      	beq.n	800512e <MX_TIM1_Init+0x112>
  {
    Error_Handler();
 800512a:	f7ff fc6f 	bl	8004a0c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800512e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005132:	2208      	movs	r2, #8
 8005134:	4619      	mov	r1, r3
 8005136:	481a      	ldr	r0, [pc, #104]	; (80051a0 <MX_TIM1_Init+0x184>)
 8005138:	f003 fc42 	bl	80089c0 <HAL_TIM_PWM_ConfigChannel>
 800513c:	4603      	mov	r3, r0
 800513e:	2b00      	cmp	r3, #0
 8005140:	d001      	beq.n	8005146 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8005142:	f7ff fc63 	bl	8004a0c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005146:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800514a:	220c      	movs	r2, #12
 800514c:	4619      	mov	r1, r3
 800514e:	4814      	ldr	r0, [pc, #80]	; (80051a0 <MX_TIM1_Init+0x184>)
 8005150:	f003 fc36 	bl	80089c0 <HAL_TIM_PWM_ConfigChannel>
 8005154:	4603      	mov	r3, r0
 8005156:	2b00      	cmp	r3, #0
 8005158:	d001      	beq.n	800515e <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 800515a:	f7ff fc57 	bl	8004a0c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800515e:	2300      	movs	r3, #0
 8005160:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005162:	2300      	movs	r3, #0
 8005164:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005166:	2300      	movs	r3, #0
 8005168:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800516a:	2300      	movs	r3, #0
 800516c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800516e:	2300      	movs	r3, #0
 8005170:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005172:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005176:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005178:	2300      	movs	r3, #0
 800517a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800517c:	1d3b      	adds	r3, r7, #4
 800517e:	4619      	mov	r1, r3
 8005180:	4807      	ldr	r0, [pc, #28]	; (80051a0 <MX_TIM1_Init+0x184>)
 8005182:	f004 f959 	bl	8009438 <HAL_TIMEx_ConfigBreakDeadTime>
 8005186:	4603      	mov	r3, r0
 8005188:	2b00      	cmp	r3, #0
 800518a:	d001      	beq.n	8005190 <MX_TIM1_Init+0x174>
  {
    Error_Handler();
 800518c:	f7ff fc3e 	bl	8004a0c <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8005190:	4803      	ldr	r0, [pc, #12]	; (80051a0 <MX_TIM1_Init+0x184>)
 8005192:	f000 f891 	bl	80052b8 <HAL_TIM_MspPostInit>

}
 8005196:	bf00      	nop
 8005198:	3758      	adds	r7, #88	; 0x58
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}
 800519e:	bf00      	nop
 80051a0:	20001efc 	.word	0x20001efc
 80051a4:	40010000 	.word	0x40010000

080051a8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b086      	sub	sp, #24
 80051ac:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80051ae:	f107 0308 	add.w	r3, r7, #8
 80051b2:	2200      	movs	r2, #0
 80051b4:	601a      	str	r2, [r3, #0]
 80051b6:	605a      	str	r2, [r3, #4]
 80051b8:	609a      	str	r2, [r3, #8]
 80051ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80051bc:	463b      	mov	r3, r7
 80051be:	2200      	movs	r2, #0
 80051c0:	601a      	str	r2, [r3, #0]
 80051c2:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 80051c4:	4b1d      	ldr	r3, [pc, #116]	; (800523c <MX_TIM2_Init+0x94>)
 80051c6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80051ca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 167;
 80051cc:	4b1b      	ldr	r3, [pc, #108]	; (800523c <MX_TIM2_Init+0x94>)
 80051ce:	22a7      	movs	r2, #167	; 0xa7
 80051d0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80051d2:	4b1a      	ldr	r3, [pc, #104]	; (800523c <MX_TIM2_Init+0x94>)
 80051d4:	2200      	movs	r2, #0
 80051d6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3;
 80051d8:	4b18      	ldr	r3, [pc, #96]	; (800523c <MX_TIM2_Init+0x94>)
 80051da:	2203      	movs	r2, #3
 80051dc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80051de:	4b17      	ldr	r3, [pc, #92]	; (800523c <MX_TIM2_Init+0x94>)
 80051e0:	2200      	movs	r2, #0
 80051e2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80051e4:	4b15      	ldr	r3, [pc, #84]	; (800523c <MX_TIM2_Init+0x94>)
 80051e6:	2200      	movs	r2, #0
 80051e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80051ea:	4814      	ldr	r0, [pc, #80]	; (800523c <MX_TIM2_Init+0x94>)
 80051ec:	f003 fa42 	bl	8008674 <HAL_TIM_Base_Init>
 80051f0:	4603      	mov	r3, r0
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d001      	beq.n	80051fa <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 80051f6:	f7ff fc09 	bl	8004a0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80051fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80051fe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005200:	f107 0308 	add.w	r3, r7, #8
 8005204:	4619      	mov	r1, r3
 8005206:	480d      	ldr	r0, [pc, #52]	; (800523c <MX_TIM2_Init+0x94>)
 8005208:	f003 fca0 	bl	8008b4c <HAL_TIM_ConfigClockSource>
 800520c:	4603      	mov	r3, r0
 800520e:	2b00      	cmp	r3, #0
 8005210:	d001      	beq.n	8005216 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8005212:	f7ff fbfb 	bl	8004a0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005216:	2300      	movs	r3, #0
 8005218:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800521a:	2300      	movs	r3, #0
 800521c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800521e:	463b      	mov	r3, r7
 8005220:	4619      	mov	r1, r3
 8005222:	4806      	ldr	r0, [pc, #24]	; (800523c <MX_TIM2_Init+0x94>)
 8005224:	f004 f88c 	bl	8009340 <HAL_TIMEx_MasterConfigSynchronization>
 8005228:	4603      	mov	r3, r0
 800522a:	2b00      	cmp	r3, #0
 800522c:	d001      	beq.n	8005232 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 800522e:	f7ff fbed 	bl	8004a0c <Error_Handler>
  }

}
 8005232:	bf00      	nop
 8005234:	3718      	adds	r7, #24
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}
 800523a:	bf00      	nop
 800523c:	20001f3c 	.word	0x20001f3c

08005240 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b084      	sub	sp, #16
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a18      	ldr	r2, [pc, #96]	; (80052b0 <HAL_TIM_Base_MspInit+0x70>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d10e      	bne.n	8005270 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005252:	2300      	movs	r3, #0
 8005254:	60fb      	str	r3, [r7, #12]
 8005256:	4b17      	ldr	r3, [pc, #92]	; (80052b4 <HAL_TIM_Base_MspInit+0x74>)
 8005258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800525a:	4a16      	ldr	r2, [pc, #88]	; (80052b4 <HAL_TIM_Base_MspInit+0x74>)
 800525c:	f043 0301 	orr.w	r3, r3, #1
 8005260:	6453      	str	r3, [r2, #68]	; 0x44
 8005262:	4b14      	ldr	r3, [pc, #80]	; (80052b4 <HAL_TIM_Base_MspInit+0x74>)
 8005264:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005266:	f003 0301 	and.w	r3, r3, #1
 800526a:	60fb      	str	r3, [r7, #12]
 800526c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800526e:	e01a      	b.n	80052a6 <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM2)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005278:	d115      	bne.n	80052a6 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800527a:	2300      	movs	r3, #0
 800527c:	60bb      	str	r3, [r7, #8]
 800527e:	4b0d      	ldr	r3, [pc, #52]	; (80052b4 <HAL_TIM_Base_MspInit+0x74>)
 8005280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005282:	4a0c      	ldr	r2, [pc, #48]	; (80052b4 <HAL_TIM_Base_MspInit+0x74>)
 8005284:	f043 0301 	orr.w	r3, r3, #1
 8005288:	6413      	str	r3, [r2, #64]	; 0x40
 800528a:	4b0a      	ldr	r3, [pc, #40]	; (80052b4 <HAL_TIM_Base_MspInit+0x74>)
 800528c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800528e:	f003 0301 	and.w	r3, r3, #1
 8005292:	60bb      	str	r3, [r7, #8]
 8005294:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8005296:	2200      	movs	r2, #0
 8005298:	2100      	movs	r1, #0
 800529a:	201c      	movs	r0, #28
 800529c:	f001 f8b7 	bl	800640e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80052a0:	201c      	movs	r0, #28
 80052a2:	f001 f8d0 	bl	8006446 <HAL_NVIC_EnableIRQ>
}
 80052a6:	bf00      	nop
 80052a8:	3710      	adds	r7, #16
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}
 80052ae:	bf00      	nop
 80052b0:	40010000 	.word	0x40010000
 80052b4:	40023800 	.word	0x40023800

080052b8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b088      	sub	sp, #32
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052c0:	f107 030c 	add.w	r3, r7, #12
 80052c4:	2200      	movs	r2, #0
 80052c6:	601a      	str	r2, [r3, #0]
 80052c8:	605a      	str	r2, [r3, #4]
 80052ca:	609a      	str	r2, [r3, #8]
 80052cc:	60da      	str	r2, [r3, #12]
 80052ce:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4a12      	ldr	r2, [pc, #72]	; (8005320 <HAL_TIM_MspPostInit+0x68>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d11e      	bne.n	8005318 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80052da:	2300      	movs	r3, #0
 80052dc:	60bb      	str	r3, [r7, #8]
 80052de:	4b11      	ldr	r3, [pc, #68]	; (8005324 <HAL_TIM_MspPostInit+0x6c>)
 80052e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052e2:	4a10      	ldr	r2, [pc, #64]	; (8005324 <HAL_TIM_MspPostInit+0x6c>)
 80052e4:	f043 0301 	orr.w	r3, r3, #1
 80052e8:	6313      	str	r3, [r2, #48]	; 0x30
 80052ea:	4b0e      	ldr	r3, [pc, #56]	; (8005324 <HAL_TIM_MspPostInit+0x6c>)
 80052ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ee:	f003 0301 	and.w	r3, r3, #1
 80052f2:	60bb      	str	r3, [r7, #8]
 80052f4:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 80052f6:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80052fa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052fc:	2302      	movs	r3, #2
 80052fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005300:	2300      	movs	r3, #0
 8005302:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005304:	2300      	movs	r3, #0
 8005306:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005308:	2301      	movs	r3, #1
 800530a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800530c:	f107 030c 	add.w	r3, r7, #12
 8005310:	4619      	mov	r1, r3
 8005312:	4805      	ldr	r0, [pc, #20]	; (8005328 <HAL_TIM_MspPostInit+0x70>)
 8005314:	f001 fc42 	bl	8006b9c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8005318:	bf00      	nop
 800531a:	3720      	adds	r7, #32
 800531c:	46bd      	mov	sp, r7
 800531e:	bd80      	pop	{r7, pc}
 8005320:	40010000 	.word	0x40010000
 8005324:	40023800 	.word	0x40023800
 8005328:	40020000 	.word	0x40020000

0800532c <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart6_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8005330:	4b11      	ldr	r3, [pc, #68]	; (8005378 <MX_USART2_UART_Init+0x4c>)
 8005332:	4a12      	ldr	r2, [pc, #72]	; (800537c <MX_USART2_UART_Init+0x50>)
 8005334:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 57600;
 8005336:	4b10      	ldr	r3, [pc, #64]	; (8005378 <MX_USART2_UART_Init+0x4c>)
 8005338:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 800533c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800533e:	4b0e      	ldr	r3, [pc, #56]	; (8005378 <MX_USART2_UART_Init+0x4c>)
 8005340:	2200      	movs	r2, #0
 8005342:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005344:	4b0c      	ldr	r3, [pc, #48]	; (8005378 <MX_USART2_UART_Init+0x4c>)
 8005346:	2200      	movs	r2, #0
 8005348:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800534a:	4b0b      	ldr	r3, [pc, #44]	; (8005378 <MX_USART2_UART_Init+0x4c>)
 800534c:	2200      	movs	r2, #0
 800534e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005350:	4b09      	ldr	r3, [pc, #36]	; (8005378 <MX_USART2_UART_Init+0x4c>)
 8005352:	220c      	movs	r2, #12
 8005354:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005356:	4b08      	ldr	r3, [pc, #32]	; (8005378 <MX_USART2_UART_Init+0x4c>)
 8005358:	2200      	movs	r2, #0
 800535a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800535c:	4b06      	ldr	r3, [pc, #24]	; (8005378 <MX_USART2_UART_Init+0x4c>)
 800535e:	2200      	movs	r2, #0
 8005360:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005362:	4805      	ldr	r0, [pc, #20]	; (8005378 <MX_USART2_UART_Init+0x4c>)
 8005364:	f004 f8ce 	bl	8009504 <HAL_UART_Init>
 8005368:	4603      	mov	r3, r0
 800536a:	2b00      	cmp	r3, #0
 800536c:	d001      	beq.n	8005372 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800536e:	f7ff fb4d 	bl	8004a0c <Error_Handler>
  }

}
 8005372:	bf00      	nop
 8005374:	bd80      	pop	{r7, pc}
 8005376:	bf00      	nop
 8005378:	200021dc 	.word	0x200021dc
 800537c:	40004400 	.word	0x40004400

08005380 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8005384:	4b11      	ldr	r3, [pc, #68]	; (80053cc <MX_USART3_UART_Init+0x4c>)
 8005386:	4a12      	ldr	r2, [pc, #72]	; (80053d0 <MX_USART3_UART_Init+0x50>)
 8005388:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800538a:	4b10      	ldr	r3, [pc, #64]	; (80053cc <MX_USART3_UART_Init+0x4c>)
 800538c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005390:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005392:	4b0e      	ldr	r3, [pc, #56]	; (80053cc <MX_USART3_UART_Init+0x4c>)
 8005394:	2200      	movs	r2, #0
 8005396:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005398:	4b0c      	ldr	r3, [pc, #48]	; (80053cc <MX_USART3_UART_Init+0x4c>)
 800539a:	2200      	movs	r2, #0
 800539c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800539e:	4b0b      	ldr	r3, [pc, #44]	; (80053cc <MX_USART3_UART_Init+0x4c>)
 80053a0:	2200      	movs	r2, #0
 80053a2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80053a4:	4b09      	ldr	r3, [pc, #36]	; (80053cc <MX_USART3_UART_Init+0x4c>)
 80053a6:	220c      	movs	r2, #12
 80053a8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80053aa:	4b08      	ldr	r3, [pc, #32]	; (80053cc <MX_USART3_UART_Init+0x4c>)
 80053ac:	2200      	movs	r2, #0
 80053ae:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80053b0:	4b06      	ldr	r3, [pc, #24]	; (80053cc <MX_USART3_UART_Init+0x4c>)
 80053b2:	2200      	movs	r2, #0
 80053b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80053b6:	4805      	ldr	r0, [pc, #20]	; (80053cc <MX_USART3_UART_Init+0x4c>)
 80053b8:	f004 f8a4 	bl	8009504 <HAL_UART_Init>
 80053bc:	4603      	mov	r3, r0
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d001      	beq.n	80053c6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80053c2:	f7ff fb23 	bl	8004a0c <Error_Handler>
  }

}
 80053c6:	bf00      	nop
 80053c8:	bd80      	pop	{r7, pc}
 80053ca:	bf00      	nop
 80053cc:	2000209c 	.word	0x2000209c
 80053d0:	40004800 	.word	0x40004800

080053d4 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	af00      	add	r7, sp, #0

  huart6.Instance = USART6;
 80053d8:	4b11      	ldr	r3, [pc, #68]	; (8005420 <MX_USART6_UART_Init+0x4c>)
 80053da:	4a12      	ldr	r2, [pc, #72]	; (8005424 <MX_USART6_UART_Init+0x50>)
 80053dc:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 230400;
 80053de:	4b10      	ldr	r3, [pc, #64]	; (8005420 <MX_USART6_UART_Init+0x4c>)
 80053e0:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 80053e4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80053e6:	4b0e      	ldr	r3, [pc, #56]	; (8005420 <MX_USART6_UART_Init+0x4c>)
 80053e8:	2200      	movs	r2, #0
 80053ea:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80053ec:	4b0c      	ldr	r3, [pc, #48]	; (8005420 <MX_USART6_UART_Init+0x4c>)
 80053ee:	2200      	movs	r2, #0
 80053f0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80053f2:	4b0b      	ldr	r3, [pc, #44]	; (8005420 <MX_USART6_UART_Init+0x4c>)
 80053f4:	2200      	movs	r2, #0
 80053f6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80053f8:	4b09      	ldr	r3, [pc, #36]	; (8005420 <MX_USART6_UART_Init+0x4c>)
 80053fa:	220c      	movs	r2, #12
 80053fc:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80053fe:	4b08      	ldr	r3, [pc, #32]	; (8005420 <MX_USART6_UART_Init+0x4c>)
 8005400:	2200      	movs	r2, #0
 8005402:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8005404:	4b06      	ldr	r3, [pc, #24]	; (8005420 <MX_USART6_UART_Init+0x4c>)
 8005406:	2200      	movs	r2, #0
 8005408:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800540a:	4805      	ldr	r0, [pc, #20]	; (8005420 <MX_USART6_UART_Init+0x4c>)
 800540c:	f004 f87a 	bl	8009504 <HAL_UART_Init>
 8005410:	4603      	mov	r3, r0
 8005412:	2b00      	cmp	r3, #0
 8005414:	d001      	beq.n	800541a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8005416:	f7ff faf9 	bl	8004a0c <Error_Handler>
  }

}
 800541a:	bf00      	nop
 800541c:	bd80      	pop	{r7, pc}
 800541e:	bf00      	nop
 8005420:	2000219c 	.word	0x2000219c
 8005424:	40011400 	.word	0x40011400

08005428 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b08e      	sub	sp, #56	; 0x38
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005430:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005434:	2200      	movs	r2, #0
 8005436:	601a      	str	r2, [r3, #0]
 8005438:	605a      	str	r2, [r3, #4]
 800543a:	609a      	str	r2, [r3, #8]
 800543c:	60da      	str	r2, [r3, #12]
 800543e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4a7f      	ldr	r2, [pc, #508]	; (8005644 <HAL_UART_MspInit+0x21c>)
 8005446:	4293      	cmp	r3, r2
 8005448:	f040 8091 	bne.w	800556e <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800544c:	2300      	movs	r3, #0
 800544e:	623b      	str	r3, [r7, #32]
 8005450:	4b7d      	ldr	r3, [pc, #500]	; (8005648 <HAL_UART_MspInit+0x220>)
 8005452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005454:	4a7c      	ldr	r2, [pc, #496]	; (8005648 <HAL_UART_MspInit+0x220>)
 8005456:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800545a:	6413      	str	r3, [r2, #64]	; 0x40
 800545c:	4b7a      	ldr	r3, [pc, #488]	; (8005648 <HAL_UART_MspInit+0x220>)
 800545e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005460:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005464:	623b      	str	r3, [r7, #32]
 8005466:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005468:	2300      	movs	r3, #0
 800546a:	61fb      	str	r3, [r7, #28]
 800546c:	4b76      	ldr	r3, [pc, #472]	; (8005648 <HAL_UART_MspInit+0x220>)
 800546e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005470:	4a75      	ldr	r2, [pc, #468]	; (8005648 <HAL_UART_MspInit+0x220>)
 8005472:	f043 0301 	orr.w	r3, r3, #1
 8005476:	6313      	str	r3, [r2, #48]	; 0x30
 8005478:	4b73      	ldr	r3, [pc, #460]	; (8005648 <HAL_UART_MspInit+0x220>)
 800547a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800547c:	f003 0301 	and.w	r3, r3, #1
 8005480:	61fb      	str	r3, [r7, #28]
 8005482:	69fb      	ldr	r3, [r7, #28]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005484:	230c      	movs	r3, #12
 8005486:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005488:	2302      	movs	r3, #2
 800548a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800548c:	2300      	movs	r3, #0
 800548e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005490:	2303      	movs	r3, #3
 8005492:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005494:	2307      	movs	r3, #7
 8005496:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005498:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800549c:	4619      	mov	r1, r3
 800549e:	486b      	ldr	r0, [pc, #428]	; (800564c <HAL_UART_MspInit+0x224>)
 80054a0:	f001 fb7c 	bl	8006b9c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80054a4:	4b6a      	ldr	r3, [pc, #424]	; (8005650 <HAL_UART_MspInit+0x228>)
 80054a6:	4a6b      	ldr	r2, [pc, #428]	; (8005654 <HAL_UART_MspInit+0x22c>)
 80054a8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80054aa:	4b69      	ldr	r3, [pc, #420]	; (8005650 <HAL_UART_MspInit+0x228>)
 80054ac:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80054b0:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80054b2:	4b67      	ldr	r3, [pc, #412]	; (8005650 <HAL_UART_MspInit+0x228>)
 80054b4:	2200      	movs	r2, #0
 80054b6:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80054b8:	4b65      	ldr	r3, [pc, #404]	; (8005650 <HAL_UART_MspInit+0x228>)
 80054ba:	2200      	movs	r2, #0
 80054bc:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80054be:	4b64      	ldr	r3, [pc, #400]	; (8005650 <HAL_UART_MspInit+0x228>)
 80054c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80054c4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80054c6:	4b62      	ldr	r3, [pc, #392]	; (8005650 <HAL_UART_MspInit+0x228>)
 80054c8:	2200      	movs	r2, #0
 80054ca:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80054cc:	4b60      	ldr	r3, [pc, #384]	; (8005650 <HAL_UART_MspInit+0x228>)
 80054ce:	2200      	movs	r2, #0
 80054d0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80054d2:	4b5f      	ldr	r3, [pc, #380]	; (8005650 <HAL_UART_MspInit+0x228>)
 80054d4:	2200      	movs	r2, #0
 80054d6:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80054d8:	4b5d      	ldr	r3, [pc, #372]	; (8005650 <HAL_UART_MspInit+0x228>)
 80054da:	2200      	movs	r2, #0
 80054dc:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80054de:	4b5c      	ldr	r3, [pc, #368]	; (8005650 <HAL_UART_MspInit+0x228>)
 80054e0:	2200      	movs	r2, #0
 80054e2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80054e4:	485a      	ldr	r0, [pc, #360]	; (8005650 <HAL_UART_MspInit+0x228>)
 80054e6:	f000 ffc9 	bl	800647c <HAL_DMA_Init>
 80054ea:	4603      	mov	r3, r0
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d001      	beq.n	80054f4 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 80054f0:	f7ff fa8c 	bl	8004a0c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	4a56      	ldr	r2, [pc, #344]	; (8005650 <HAL_UART_MspInit+0x228>)
 80054f8:	635a      	str	r2, [r3, #52]	; 0x34
 80054fa:	4a55      	ldr	r2, [pc, #340]	; (8005650 <HAL_UART_MspInit+0x228>)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8005500:	4b55      	ldr	r3, [pc, #340]	; (8005658 <HAL_UART_MspInit+0x230>)
 8005502:	4a56      	ldr	r2, [pc, #344]	; (800565c <HAL_UART_MspInit+0x234>)
 8005504:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8005506:	4b54      	ldr	r3, [pc, #336]	; (8005658 <HAL_UART_MspInit+0x230>)
 8005508:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800550c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800550e:	4b52      	ldr	r3, [pc, #328]	; (8005658 <HAL_UART_MspInit+0x230>)
 8005510:	2240      	movs	r2, #64	; 0x40
 8005512:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005514:	4b50      	ldr	r3, [pc, #320]	; (8005658 <HAL_UART_MspInit+0x230>)
 8005516:	2200      	movs	r2, #0
 8005518:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800551a:	4b4f      	ldr	r3, [pc, #316]	; (8005658 <HAL_UART_MspInit+0x230>)
 800551c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005520:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005522:	4b4d      	ldr	r3, [pc, #308]	; (8005658 <HAL_UART_MspInit+0x230>)
 8005524:	2200      	movs	r2, #0
 8005526:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005528:	4b4b      	ldr	r3, [pc, #300]	; (8005658 <HAL_UART_MspInit+0x230>)
 800552a:	2200      	movs	r2, #0
 800552c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800552e:	4b4a      	ldr	r3, [pc, #296]	; (8005658 <HAL_UART_MspInit+0x230>)
 8005530:	2200      	movs	r2, #0
 8005532:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005534:	4b48      	ldr	r3, [pc, #288]	; (8005658 <HAL_UART_MspInit+0x230>)
 8005536:	2200      	movs	r2, #0
 8005538:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800553a:	4b47      	ldr	r3, [pc, #284]	; (8005658 <HAL_UART_MspInit+0x230>)
 800553c:	2200      	movs	r2, #0
 800553e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005540:	4845      	ldr	r0, [pc, #276]	; (8005658 <HAL_UART_MspInit+0x230>)
 8005542:	f000 ff9b 	bl	800647c <HAL_DMA_Init>
 8005546:	4603      	mov	r3, r0
 8005548:	2b00      	cmp	r3, #0
 800554a:	d001      	beq.n	8005550 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 800554c:	f7ff fa5e 	bl	8004a0c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	4a41      	ldr	r2, [pc, #260]	; (8005658 <HAL_UART_MspInit+0x230>)
 8005554:	631a      	str	r2, [r3, #48]	; 0x30
 8005556:	4a40      	ldr	r2, [pc, #256]	; (8005658 <HAL_UART_MspInit+0x230>)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800555c:	2200      	movs	r2, #0
 800555e:	2100      	movs	r1, #0
 8005560:	2026      	movs	r0, #38	; 0x26
 8005562:	f000 ff54 	bl	800640e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005566:	2026      	movs	r0, #38	; 0x26
 8005568:	f000 ff6d 	bl	8006446 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 800556c:	e10e      	b.n	800578c <HAL_UART_MspInit+0x364>
  else if(uartHandle->Instance==USART3)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	4a3b      	ldr	r2, [pc, #236]	; (8005660 <HAL_UART_MspInit+0x238>)
 8005574:	4293      	cmp	r3, r2
 8005576:	d17b      	bne.n	8005670 <HAL_UART_MspInit+0x248>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005578:	2300      	movs	r3, #0
 800557a:	61bb      	str	r3, [r7, #24]
 800557c:	4b32      	ldr	r3, [pc, #200]	; (8005648 <HAL_UART_MspInit+0x220>)
 800557e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005580:	4a31      	ldr	r2, [pc, #196]	; (8005648 <HAL_UART_MspInit+0x220>)
 8005582:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005586:	6413      	str	r3, [r2, #64]	; 0x40
 8005588:	4b2f      	ldr	r3, [pc, #188]	; (8005648 <HAL_UART_MspInit+0x220>)
 800558a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800558c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005590:	61bb      	str	r3, [r7, #24]
 8005592:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005594:	2300      	movs	r3, #0
 8005596:	617b      	str	r3, [r7, #20]
 8005598:	4b2b      	ldr	r3, [pc, #172]	; (8005648 <HAL_UART_MspInit+0x220>)
 800559a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800559c:	4a2a      	ldr	r2, [pc, #168]	; (8005648 <HAL_UART_MspInit+0x220>)
 800559e:	f043 0302 	orr.w	r3, r3, #2
 80055a2:	6313      	str	r3, [r2, #48]	; 0x30
 80055a4:	4b28      	ldr	r3, [pc, #160]	; (8005648 <HAL_UART_MspInit+0x220>)
 80055a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055a8:	f003 0302 	and.w	r3, r3, #2
 80055ac:	617b      	str	r3, [r7, #20]
 80055ae:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80055b0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80055b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055b6:	2302      	movs	r3, #2
 80055b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055ba:	2300      	movs	r3, #0
 80055bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80055be:	2303      	movs	r3, #3
 80055c0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80055c2:	2307      	movs	r3, #7
 80055c4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80055c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80055ca:	4619      	mov	r1, r3
 80055cc:	4825      	ldr	r0, [pc, #148]	; (8005664 <HAL_UART_MspInit+0x23c>)
 80055ce:	f001 fae5 	bl	8006b9c <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80055d2:	4b25      	ldr	r3, [pc, #148]	; (8005668 <HAL_UART_MspInit+0x240>)
 80055d4:	4a25      	ldr	r2, [pc, #148]	; (800566c <HAL_UART_MspInit+0x244>)
 80055d6:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80055d8:	4b23      	ldr	r3, [pc, #140]	; (8005668 <HAL_UART_MspInit+0x240>)
 80055da:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80055de:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80055e0:	4b21      	ldr	r3, [pc, #132]	; (8005668 <HAL_UART_MspInit+0x240>)
 80055e2:	2200      	movs	r2, #0
 80055e4:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80055e6:	4b20      	ldr	r3, [pc, #128]	; (8005668 <HAL_UART_MspInit+0x240>)
 80055e8:	2200      	movs	r2, #0
 80055ea:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80055ec:	4b1e      	ldr	r3, [pc, #120]	; (8005668 <HAL_UART_MspInit+0x240>)
 80055ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80055f2:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80055f4:	4b1c      	ldr	r3, [pc, #112]	; (8005668 <HAL_UART_MspInit+0x240>)
 80055f6:	2200      	movs	r2, #0
 80055f8:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80055fa:	4b1b      	ldr	r3, [pc, #108]	; (8005668 <HAL_UART_MspInit+0x240>)
 80055fc:	2200      	movs	r2, #0
 80055fe:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8005600:	4b19      	ldr	r3, [pc, #100]	; (8005668 <HAL_UART_MspInit+0x240>)
 8005602:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005606:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005608:	4b17      	ldr	r3, [pc, #92]	; (8005668 <HAL_UART_MspInit+0x240>)
 800560a:	2200      	movs	r2, #0
 800560c:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800560e:	4b16      	ldr	r3, [pc, #88]	; (8005668 <HAL_UART_MspInit+0x240>)
 8005610:	2200      	movs	r2, #0
 8005612:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8005614:	4814      	ldr	r0, [pc, #80]	; (8005668 <HAL_UART_MspInit+0x240>)
 8005616:	f000 ff31 	bl	800647c <HAL_DMA_Init>
 800561a:	4603      	mov	r3, r0
 800561c:	2b00      	cmp	r3, #0
 800561e:	d001      	beq.n	8005624 <HAL_UART_MspInit+0x1fc>
      Error_Handler();
 8005620:	f7ff f9f4 	bl	8004a0c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	4a10      	ldr	r2, [pc, #64]	; (8005668 <HAL_UART_MspInit+0x240>)
 8005628:	635a      	str	r2, [r3, #52]	; 0x34
 800562a:	4a0f      	ldr	r2, [pc, #60]	; (8005668 <HAL_UART_MspInit+0x240>)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8005630:	2200      	movs	r2, #0
 8005632:	2100      	movs	r1, #0
 8005634:	2027      	movs	r0, #39	; 0x27
 8005636:	f000 feea 	bl	800640e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800563a:	2027      	movs	r0, #39	; 0x27
 800563c:	f000 ff03 	bl	8006446 <HAL_NVIC_EnableIRQ>
}
 8005640:	e0a4      	b.n	800578c <HAL_UART_MspInit+0x364>
 8005642:	bf00      	nop
 8005644:	40004400 	.word	0x40004400
 8005648:	40023800 	.word	0x40023800
 800564c:	40020000 	.word	0x40020000
 8005650:	20001f7c 	.word	0x20001f7c
 8005654:	40026088 	.word	0x40026088
 8005658:	2000213c 	.word	0x2000213c
 800565c:	400260a0 	.word	0x400260a0
 8005660:	40004800 	.word	0x40004800
 8005664:	40020400 	.word	0x40020400
 8005668:	2000203c 	.word	0x2000203c
 800566c:	40026028 	.word	0x40026028
  else if(uartHandle->Instance==USART6)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4a47      	ldr	r2, [pc, #284]	; (8005794 <HAL_UART_MspInit+0x36c>)
 8005676:	4293      	cmp	r3, r2
 8005678:	f040 8088 	bne.w	800578c <HAL_UART_MspInit+0x364>
    __HAL_RCC_USART6_CLK_ENABLE();
 800567c:	2300      	movs	r3, #0
 800567e:	613b      	str	r3, [r7, #16]
 8005680:	4b45      	ldr	r3, [pc, #276]	; (8005798 <HAL_UART_MspInit+0x370>)
 8005682:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005684:	4a44      	ldr	r2, [pc, #272]	; (8005798 <HAL_UART_MspInit+0x370>)
 8005686:	f043 0320 	orr.w	r3, r3, #32
 800568a:	6453      	str	r3, [r2, #68]	; 0x44
 800568c:	4b42      	ldr	r3, [pc, #264]	; (8005798 <HAL_UART_MspInit+0x370>)
 800568e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005690:	f003 0320 	and.w	r3, r3, #32
 8005694:	613b      	str	r3, [r7, #16]
 8005696:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005698:	2300      	movs	r3, #0
 800569a:	60fb      	str	r3, [r7, #12]
 800569c:	4b3e      	ldr	r3, [pc, #248]	; (8005798 <HAL_UART_MspInit+0x370>)
 800569e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056a0:	4a3d      	ldr	r2, [pc, #244]	; (8005798 <HAL_UART_MspInit+0x370>)
 80056a2:	f043 0304 	orr.w	r3, r3, #4
 80056a6:	6313      	str	r3, [r2, #48]	; 0x30
 80056a8:	4b3b      	ldr	r3, [pc, #236]	; (8005798 <HAL_UART_MspInit+0x370>)
 80056aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056ac:	f003 0304 	and.w	r3, r3, #4
 80056b0:	60fb      	str	r3, [r7, #12]
 80056b2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80056b4:	23c0      	movs	r3, #192	; 0xc0
 80056b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056b8:	2302      	movs	r3, #2
 80056ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056bc:	2300      	movs	r3, #0
 80056be:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80056c0:	2303      	movs	r3, #3
 80056c2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80056c4:	2308      	movs	r3, #8
 80056c6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80056c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80056cc:	4619      	mov	r1, r3
 80056ce:	4833      	ldr	r0, [pc, #204]	; (800579c <HAL_UART_MspInit+0x374>)
 80056d0:	f001 fa64 	bl	8006b9c <HAL_GPIO_Init>
    hdma_usart6_tx.Instance = DMA2_Stream6;
 80056d4:	4b32      	ldr	r3, [pc, #200]	; (80057a0 <HAL_UART_MspInit+0x378>)
 80056d6:	4a33      	ldr	r2, [pc, #204]	; (80057a4 <HAL_UART_MspInit+0x37c>)
 80056d8:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 80056da:	4b31      	ldr	r3, [pc, #196]	; (80057a0 <HAL_UART_MspInit+0x378>)
 80056dc:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 80056e0:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80056e2:	4b2f      	ldr	r3, [pc, #188]	; (80057a0 <HAL_UART_MspInit+0x378>)
 80056e4:	2240      	movs	r2, #64	; 0x40
 80056e6:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80056e8:	4b2d      	ldr	r3, [pc, #180]	; (80057a0 <HAL_UART_MspInit+0x378>)
 80056ea:	2200      	movs	r2, #0
 80056ec:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 80056ee:	4b2c      	ldr	r3, [pc, #176]	; (80057a0 <HAL_UART_MspInit+0x378>)
 80056f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80056f4:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80056f6:	4b2a      	ldr	r3, [pc, #168]	; (80057a0 <HAL_UART_MspInit+0x378>)
 80056f8:	2200      	movs	r2, #0
 80056fa:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80056fc:	4b28      	ldr	r3, [pc, #160]	; (80057a0 <HAL_UART_MspInit+0x378>)
 80056fe:	2200      	movs	r2, #0
 8005700:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8005702:	4b27      	ldr	r3, [pc, #156]	; (80057a0 <HAL_UART_MspInit+0x378>)
 8005704:	2200      	movs	r2, #0
 8005706:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005708:	4b25      	ldr	r3, [pc, #148]	; (80057a0 <HAL_UART_MspInit+0x378>)
 800570a:	2200      	movs	r2, #0
 800570c:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800570e:	4b24      	ldr	r3, [pc, #144]	; (80057a0 <HAL_UART_MspInit+0x378>)
 8005710:	2200      	movs	r2, #0
 8005712:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8005714:	4822      	ldr	r0, [pc, #136]	; (80057a0 <HAL_UART_MspInit+0x378>)
 8005716:	f000 feb1 	bl	800647c <HAL_DMA_Init>
 800571a:	4603      	mov	r3, r0
 800571c:	2b00      	cmp	r3, #0
 800571e:	d001      	beq.n	8005724 <HAL_UART_MspInit+0x2fc>
      Error_Handler();
 8005720:	f7ff f974 	bl	8004a0c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	4a1e      	ldr	r2, [pc, #120]	; (80057a0 <HAL_UART_MspInit+0x378>)
 8005728:	631a      	str	r2, [r3, #48]	; 0x30
 800572a:	4a1d      	ldr	r2, [pc, #116]	; (80057a0 <HAL_UART_MspInit+0x378>)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8005730:	4b1d      	ldr	r3, [pc, #116]	; (80057a8 <HAL_UART_MspInit+0x380>)
 8005732:	4a1e      	ldr	r2, [pc, #120]	; (80057ac <HAL_UART_MspInit+0x384>)
 8005734:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8005736:	4b1c      	ldr	r3, [pc, #112]	; (80057a8 <HAL_UART_MspInit+0x380>)
 8005738:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800573c:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800573e:	4b1a      	ldr	r3, [pc, #104]	; (80057a8 <HAL_UART_MspInit+0x380>)
 8005740:	2200      	movs	r2, #0
 8005742:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005744:	4b18      	ldr	r3, [pc, #96]	; (80057a8 <HAL_UART_MspInit+0x380>)
 8005746:	2200      	movs	r2, #0
 8005748:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 800574a:	4b17      	ldr	r3, [pc, #92]	; (80057a8 <HAL_UART_MspInit+0x380>)
 800574c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005750:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005752:	4b15      	ldr	r3, [pc, #84]	; (80057a8 <HAL_UART_MspInit+0x380>)
 8005754:	2200      	movs	r2, #0
 8005756:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005758:	4b13      	ldr	r3, [pc, #76]	; (80057a8 <HAL_UART_MspInit+0x380>)
 800575a:	2200      	movs	r2, #0
 800575c:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 800575e:	4b12      	ldr	r3, [pc, #72]	; (80057a8 <HAL_UART_MspInit+0x380>)
 8005760:	2200      	movs	r2, #0
 8005762:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005764:	4b10      	ldr	r3, [pc, #64]	; (80057a8 <HAL_UART_MspInit+0x380>)
 8005766:	2200      	movs	r2, #0
 8005768:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800576a:	4b0f      	ldr	r3, [pc, #60]	; (80057a8 <HAL_UART_MspInit+0x380>)
 800576c:	2200      	movs	r2, #0
 800576e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8005770:	480d      	ldr	r0, [pc, #52]	; (80057a8 <HAL_UART_MspInit+0x380>)
 8005772:	f000 fe83 	bl	800647c <HAL_DMA_Init>
 8005776:	4603      	mov	r3, r0
 8005778:	2b00      	cmp	r3, #0
 800577a:	d001      	beq.n	8005780 <HAL_UART_MspInit+0x358>
      Error_Handler();
 800577c:	f7ff f946 	bl	8004a0c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	4a09      	ldr	r2, [pc, #36]	; (80057a8 <HAL_UART_MspInit+0x380>)
 8005784:	635a      	str	r2, [r3, #52]	; 0x34
 8005786:	4a08      	ldr	r2, [pc, #32]	; (80057a8 <HAL_UART_MspInit+0x380>)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6393      	str	r3, [r2, #56]	; 0x38
}
 800578c:	bf00      	nop
 800578e:	3738      	adds	r7, #56	; 0x38
 8005790:	46bd      	mov	sp, r7
 8005792:	bd80      	pop	{r7, pc}
 8005794:	40011400 	.word	0x40011400
 8005798:	40023800 	.word	0x40023800
 800579c:	40020800 	.word	0x40020800
 80057a0:	200020dc 	.word	0x200020dc
 80057a4:	400264a0 	.word	0x400264a0
 80057a8:	20001fdc 	.word	0x20001fdc
 80057ac:	40026428 	.word	0x40026428

080057b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80057b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80057e8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80057b4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80057b6:	e003      	b.n	80057c0 <LoopCopyDataInit>

080057b8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80057b8:	4b0c      	ldr	r3, [pc, #48]	; (80057ec <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80057ba:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80057bc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80057be:	3104      	adds	r1, #4

080057c0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80057c0:	480b      	ldr	r0, [pc, #44]	; (80057f0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80057c2:	4b0c      	ldr	r3, [pc, #48]	; (80057f4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80057c4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80057c6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80057c8:	d3f6      	bcc.n	80057b8 <CopyDataInit>
  ldr  r2, =_sbss
 80057ca:	4a0b      	ldr	r2, [pc, #44]	; (80057f8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80057cc:	e002      	b.n	80057d4 <LoopFillZerobss>

080057ce <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80057ce:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80057d0:	f842 3b04 	str.w	r3, [r2], #4

080057d4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80057d4:	4b09      	ldr	r3, [pc, #36]	; (80057fc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80057d6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80057d8:	d3f9      	bcc.n	80057ce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80057da:	f7ff fc09 	bl	8004ff0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80057de:	f005 fbe5 	bl	800afac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80057e2:	f7fe ffff 	bl	80047e4 <main>
  bx  lr    
 80057e6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80057e8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80057ec:	0800df24 	.word	0x0800df24
  ldr  r0, =_sdata
 80057f0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80057f4:	20001430 	.word	0x20001430
  ldr  r2, =_sbss
 80057f8:	20001430 	.word	0x20001430
  ldr  r3, = _ebss
 80057fc:	20002224 	.word	0x20002224

08005800 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005800:	e7fe      	b.n	8005800 <ADC_IRQHandler>

08005802 <TELEMETRY_Init>:
#include "Telemetry.h"

//static uint8_t test_msg[] = "Hey it s me Theo...\n";

void TELEMETRY_Init(telemetry_t * telem, UART_HandleTypeDef * huart)
{
 8005802:	b480      	push	{r7}
 8005804:	b083      	sub	sp, #12
 8005806:	af00      	add	r7, sp, #0
 8005808:	6078      	str	r0, [r7, #4]
 800580a:	6039      	str	r1, [r7, #0]
	telem->huart = huart ;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	683a      	ldr	r2, [r7, #0]
 8005810:	601a      	str	r2, [r3, #0]

}
 8005812:	bf00      	nop
 8005814:	370c      	adds	r7, #12
 8005816:	46bd      	mov	sp, r7
 8005818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581c:	4770      	bx	lr
	...

08005820 <TELEMETRY_Process>:
void TELEMETRY_Process(telemetry_t * telem,  uint32_t time_us){
 8005820:	b580      	push	{r7, lr}
 8005822:	b082      	sub	sp, #8
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
 8005828:	6039      	str	r1, [r7, #0]
	if(telem->index_write_tx != telem->index_read_tx)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	f8b3 21b0 	ldrh.w	r2, [r3, #432]	; 0x1b0
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	f8b3 31b2 	ldrh.w	r3, [r3, #434]	; 0x1b2
 8005836:	429a      	cmp	r2, r3
 8005838:	d031      	beq.n	800589e <TELEMETRY_Process+0x7e>
	{
		//On transmet les donnes
		HAL_UART_Transmit_DMA(telem->huart, &telem->buffer_tx[SIZE_PORTION_BUFFER*telem->index_read_tx], telem->len_portion_tx[telem->index_read_tx]);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6818      	ldr	r0, [r3, #0]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	f8b3 31b2 	ldrh.w	r3, [r3, #434]	; 0x1b2
 8005844:	461a      	mov	r2, r3
 8005846:	4613      	mov	r3, r2
 8005848:	009b      	lsls	r3, r3, #2
 800584a:	4413      	add	r3, r2
 800584c:	009b      	lsls	r3, r3, #2
 800584e:	461a      	mov	r2, r3
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	4413      	add	r3, r2
 8005854:	1d59      	adds	r1, r3, #5
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	f8b3 31b2 	ldrh.w	r3, [r3, #434]	; 0x1b2
 800585c:	461a      	mov	r2, r3
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	4413      	add	r3, r2
 8005862:	f893 3195 	ldrb.w	r3, [r3, #405]	; 0x195
 8005866:	b29b      	uxth	r3, r3
 8005868:	461a      	mov	r2, r3
 800586a:	f003 ffd7 	bl	800981c <HAL_UART_Transmit_DMA>
		//Incrmentation de l'index
		telem->index_read_tx ++ ;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	f8b3 31b2 	ldrh.w	r3, [r3, #434]	; 0x1b2
 8005874:	3301      	adds	r3, #1
 8005876:	b29a      	uxth	r2, r3
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	f8a3 21b2 	strh.w	r2, [r3, #434]	; 0x1b2
		telem->index_read_tx = telem->index_write_tx % NB_PORTION_BUFFER ;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	f8b3 21b0 	ldrh.w	r2, [r3, #432]	; 0x1b0
 8005884:	4b08      	ldr	r3, [pc, #32]	; (80058a8 <TELEMETRY_Process+0x88>)
 8005886:	fba3 1302 	umull	r1, r3, r3, r2
 800588a:	0919      	lsrs	r1, r3, #4
 800588c:	460b      	mov	r3, r1
 800588e:	009b      	lsls	r3, r3, #2
 8005890:	440b      	add	r3, r1
 8005892:	009b      	lsls	r3, r3, #2
 8005894:	1ad3      	subs	r3, r2, r3
 8005896:	b29a      	uxth	r2, r3
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	f8a3 21b2 	strh.w	r2, [r3, #434]	; 0x1b2
	}
}
 800589e:	bf00      	nop
 80058a0:	3708      	adds	r7, #8
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}
 80058a6:	bf00      	nop
 80058a8:	cccccccd 	.word	0xcccccccd

080058ac <TELEMETRY_Send_Data>:

void TELEMETRY_Send_Data(telemetry_t * telem, uint8_t * data, uint8_t len){
 80058ac:	b480      	push	{r7}
 80058ae:	b087      	sub	sp, #28
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	60f8      	str	r0, [r7, #12]
 80058b4:	60b9      	str	r1, [r7, #8]
 80058b6:	4613      	mov	r3, r2
 80058b8:	71fb      	strb	r3, [r7, #7]

	//Copie du tableau dans le buffer
	for(uint8_t c = 0; c < len; c++)
 80058ba:	2300      	movs	r3, #0
 80058bc:	75fb      	strb	r3, [r7, #23]
 80058be:	e015      	b.n	80058ec <TELEMETRY_Send_Data+0x40>
		telem->buffer_tx[telem->index_write_tx*SIZE_PORTION_BUFFER + c] = data[c];
 80058c0:	7dfb      	ldrb	r3, [r7, #23]
 80058c2:	68ba      	ldr	r2, [r7, #8]
 80058c4:	441a      	add	r2, r3
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	f8b3 31b0 	ldrh.w	r3, [r3, #432]	; 0x1b0
 80058cc:	4619      	mov	r1, r3
 80058ce:	460b      	mov	r3, r1
 80058d0:	009b      	lsls	r3, r3, #2
 80058d2:	440b      	add	r3, r1
 80058d4:	009b      	lsls	r3, r3, #2
 80058d6:	4619      	mov	r1, r3
 80058d8:	7dfb      	ldrb	r3, [r7, #23]
 80058da:	440b      	add	r3, r1
 80058dc:	7811      	ldrb	r1, [r2, #0]
 80058de:	68fa      	ldr	r2, [r7, #12]
 80058e0:	4413      	add	r3, r2
 80058e2:	460a      	mov	r2, r1
 80058e4:	715a      	strb	r2, [r3, #5]
	for(uint8_t c = 0; c < len; c++)
 80058e6:	7dfb      	ldrb	r3, [r7, #23]
 80058e8:	3301      	adds	r3, #1
 80058ea:	75fb      	strb	r3, [r7, #23]
 80058ec:	7dfa      	ldrb	r2, [r7, #23]
 80058ee:	79fb      	ldrb	r3, [r7, #7]
 80058f0:	429a      	cmp	r2, r3
 80058f2:	d3e5      	bcc.n	80058c0 <TELEMETRY_Send_Data+0x14>
	//On enregistre la taille de la donne
	telem->len_portion_tx[telem->index_write_tx] = len ;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	f8b3 31b0 	ldrh.w	r3, [r3, #432]	; 0x1b0
 80058fa:	461a      	mov	r2, r3
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	4413      	add	r3, r2
 8005900:	79fa      	ldrb	r2, [r7, #7]
 8005902:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195

	//Incrmentation de l'index
	telem->index_write_tx ++ ;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	f8b3 31b0 	ldrh.w	r3, [r3, #432]	; 0x1b0
 800590c:	3301      	adds	r3, #1
 800590e:	b29a      	uxth	r2, r3
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	f8a3 21b0 	strh.w	r2, [r3, #432]	; 0x1b0
	telem->index_write_tx = telem->index_write_tx % NB_PORTION_BUFFER ;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	f8b3 21b0 	ldrh.w	r2, [r3, #432]	; 0x1b0
 800591c:	4b09      	ldr	r3, [pc, #36]	; (8005944 <TELEMETRY_Send_Data+0x98>)
 800591e:	fba3 1302 	umull	r1, r3, r3, r2
 8005922:	0919      	lsrs	r1, r3, #4
 8005924:	460b      	mov	r3, r1
 8005926:	009b      	lsls	r3, r3, #2
 8005928:	440b      	add	r3, r1
 800592a:	009b      	lsls	r3, r3, #2
 800592c:	1ad3      	subs	r3, r2, r3
 800592e:	b29a      	uxth	r2, r3
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	f8a3 21b0 	strh.w	r2, [r3, #432]	; 0x1b0
}
 8005936:	bf00      	nop
 8005938:	371c      	adds	r7, #28
 800593a:	46bd      	mov	sp, r7
 800593c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005940:	4770      	bx	lr
 8005942:	bf00      	nop
 8005944:	cccccccd 	.word	0xcccccccd

08005948 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800594c:	4b0e      	ldr	r3, [pc, #56]	; (8005988 <HAL_Init+0x40>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a0d      	ldr	r2, [pc, #52]	; (8005988 <HAL_Init+0x40>)
 8005952:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005956:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005958:	4b0b      	ldr	r3, [pc, #44]	; (8005988 <HAL_Init+0x40>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a0a      	ldr	r2, [pc, #40]	; (8005988 <HAL_Init+0x40>)
 800595e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005962:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005964:	4b08      	ldr	r3, [pc, #32]	; (8005988 <HAL_Init+0x40>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	4a07      	ldr	r2, [pc, #28]	; (8005988 <HAL_Init+0x40>)
 800596a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800596e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005970:	2003      	movs	r0, #3
 8005972:	f000 fd41 	bl	80063f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005976:	2000      	movs	r0, #0
 8005978:	f000 f808 	bl	800598c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800597c:	f7ff fa00 	bl	8004d80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005980:	2300      	movs	r3, #0
}
 8005982:	4618      	mov	r0, r3
 8005984:	bd80      	pop	{r7, pc}
 8005986:	bf00      	nop
 8005988:	40023c00 	.word	0x40023c00

0800598c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b082      	sub	sp, #8
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005994:	4b12      	ldr	r3, [pc, #72]	; (80059e0 <HAL_InitTick+0x54>)
 8005996:	681a      	ldr	r2, [r3, #0]
 8005998:	4b12      	ldr	r3, [pc, #72]	; (80059e4 <HAL_InitTick+0x58>)
 800599a:	781b      	ldrb	r3, [r3, #0]
 800599c:	4619      	mov	r1, r3
 800599e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80059a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80059a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80059aa:	4618      	mov	r0, r3
 80059ac:	f000 fd59 	bl	8006462 <HAL_SYSTICK_Config>
 80059b0:	4603      	mov	r3, r0
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d001      	beq.n	80059ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80059b6:	2301      	movs	r3, #1
 80059b8:	e00e      	b.n	80059d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2b0f      	cmp	r3, #15
 80059be:	d80a      	bhi.n	80059d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80059c0:	2200      	movs	r2, #0
 80059c2:	6879      	ldr	r1, [r7, #4]
 80059c4:	f04f 30ff 	mov.w	r0, #4294967295
 80059c8:	f000 fd21 	bl	800640e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80059cc:	4a06      	ldr	r2, [pc, #24]	; (80059e8 <HAL_InitTick+0x5c>)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80059d2:	2300      	movs	r3, #0
 80059d4:	e000      	b.n	80059d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
}
 80059d8:	4618      	mov	r0, r3
 80059da:	3708      	adds	r7, #8
 80059dc:	46bd      	mov	sp, r7
 80059de:	bd80      	pop	{r7, pc}
 80059e0:	20001250 	.word	0x20001250
 80059e4:	20001258 	.word	0x20001258
 80059e8:	20001254 	.word	0x20001254

080059ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80059ec:	b480      	push	{r7}
 80059ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80059f0:	4b06      	ldr	r3, [pc, #24]	; (8005a0c <HAL_IncTick+0x20>)
 80059f2:	781b      	ldrb	r3, [r3, #0]
 80059f4:	461a      	mov	r2, r3
 80059f6:	4b06      	ldr	r3, [pc, #24]	; (8005a10 <HAL_IncTick+0x24>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4413      	add	r3, r2
 80059fc:	4a04      	ldr	r2, [pc, #16]	; (8005a10 <HAL_IncTick+0x24>)
 80059fe:	6013      	str	r3, [r2, #0]
}
 8005a00:	bf00      	nop
 8005a02:	46bd      	mov	sp, r7
 8005a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a08:	4770      	bx	lr
 8005a0a:	bf00      	nop
 8005a0c:	20001258 	.word	0x20001258
 8005a10:	2000221c 	.word	0x2000221c

08005a14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005a14:	b480      	push	{r7}
 8005a16:	af00      	add	r7, sp, #0
  return uwTick;
 8005a18:	4b03      	ldr	r3, [pc, #12]	; (8005a28 <HAL_GetTick+0x14>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a24:	4770      	bx	lr
 8005a26:	bf00      	nop
 8005a28:	2000221c 	.word	0x2000221c

08005a2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b084      	sub	sp, #16
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005a34:	f7ff ffee 	bl	8005a14 <HAL_GetTick>
 8005a38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a44:	d005      	beq.n	8005a52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005a46:	4b09      	ldr	r3, [pc, #36]	; (8005a6c <HAL_Delay+0x40>)
 8005a48:	781b      	ldrb	r3, [r3, #0]
 8005a4a:	461a      	mov	r2, r3
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	4413      	add	r3, r2
 8005a50:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005a52:	bf00      	nop
 8005a54:	f7ff ffde 	bl	8005a14 <HAL_GetTick>
 8005a58:	4602      	mov	r2, r0
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	1ad3      	subs	r3, r2, r3
 8005a5e:	68fa      	ldr	r2, [r7, #12]
 8005a60:	429a      	cmp	r2, r3
 8005a62:	d8f7      	bhi.n	8005a54 <HAL_Delay+0x28>
  {
  }
}
 8005a64:	bf00      	nop
 8005a66:	3710      	adds	r7, #16
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bd80      	pop	{r7, pc}
 8005a6c:	20001258 	.word	0x20001258

08005a70 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b084      	sub	sp, #16
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005a78:	2300      	movs	r3, #0
 8005a7a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d101      	bne.n	8005a86 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005a82:	2301      	movs	r3, #1
 8005a84:	e033      	b.n	8005aee <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d109      	bne.n	8005aa2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005a8e:	6878      	ldr	r0, [r7, #4]
 8005a90:	f7fe fc16 	bl	80042c0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2200      	movs	r2, #0
 8005a98:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aa6:	f003 0310 	and.w	r3, r3, #16
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d118      	bne.n	8005ae0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ab2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005ab6:	f023 0302 	bic.w	r3, r3, #2
 8005aba:	f043 0202 	orr.w	r2, r3, #2
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	f000 fa4a 	bl	8005f5c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2200      	movs	r2, #0
 8005acc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ad2:	f023 0303 	bic.w	r3, r3, #3
 8005ad6:	f043 0201 	orr.w	r2, r3, #1
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	641a      	str	r2, [r3, #64]	; 0x40
 8005ade:	e001      	b.n	8005ae4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005aec:	7bfb      	ldrb	r3, [r7, #15]
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	3710      	adds	r7, #16
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}
	...

08005af8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b086      	sub	sp, #24
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	60f8      	str	r0, [r7, #12]
 8005b00:	60b9      	str	r1, [r7, #8]
 8005b02:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8005b04:	2300      	movs	r3, #0
 8005b06:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	d101      	bne.n	8005b16 <HAL_ADC_Start_DMA+0x1e>
 8005b12:	2302      	movs	r3, #2
 8005b14:	e0cc      	b.n	8005cb0 <HAL_ADC_Start_DMA+0x1b8>
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	2201      	movs	r2, #1
 8005b1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	689b      	ldr	r3, [r3, #8]
 8005b24:	f003 0301 	and.w	r3, r3, #1
 8005b28:	2b01      	cmp	r3, #1
 8005b2a:	d018      	beq.n	8005b5e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	689a      	ldr	r2, [r3, #8]
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f042 0201 	orr.w	r2, r2, #1
 8005b3a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005b3c:	4b5e      	ldr	r3, [pc, #376]	; (8005cb8 <HAL_ADC_Start_DMA+0x1c0>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	4a5e      	ldr	r2, [pc, #376]	; (8005cbc <HAL_ADC_Start_DMA+0x1c4>)
 8005b42:	fba2 2303 	umull	r2, r3, r2, r3
 8005b46:	0c9a      	lsrs	r2, r3, #18
 8005b48:	4613      	mov	r3, r2
 8005b4a:	005b      	lsls	r3, r3, #1
 8005b4c:	4413      	add	r3, r2
 8005b4e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8005b50:	e002      	b.n	8005b58 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8005b52:	693b      	ldr	r3, [r7, #16]
 8005b54:	3b01      	subs	r3, #1
 8005b56:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8005b58:	693b      	ldr	r3, [r7, #16]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d1f9      	bne.n	8005b52 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	689b      	ldr	r3, [r3, #8]
 8005b64:	f003 0301 	and.w	r3, r3, #1
 8005b68:	2b01      	cmp	r3, #1
 8005b6a:	f040 80a0 	bne.w	8005cae <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b72:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005b76:	f023 0301 	bic.w	r3, r3, #1
 8005b7a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	685b      	ldr	r3, [r3, #4]
 8005b88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d007      	beq.n	8005ba0 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b94:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005b98:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ba4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005ba8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bac:	d106      	bne.n	8005bbc <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bb2:	f023 0206 	bic.w	r2, r3, #6
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	645a      	str	r2, [r3, #68]	; 0x44
 8005bba:	e002      	b.n	8005bc2 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005bca:	4b3d      	ldr	r3, [pc, #244]	; (8005cc0 <HAL_ADC_Start_DMA+0x1c8>)
 8005bcc:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bd2:	4a3c      	ldr	r2, [pc, #240]	; (8005cc4 <HAL_ADC_Start_DMA+0x1cc>)
 8005bd4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bda:	4a3b      	ldr	r2, [pc, #236]	; (8005cc8 <HAL_ADC_Start_DMA+0x1d0>)
 8005bdc:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005be2:	4a3a      	ldr	r2, [pc, #232]	; (8005ccc <HAL_ADC_Start_DMA+0x1d4>)
 8005be4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8005bee:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	685a      	ldr	r2, [r3, #4]
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8005bfe:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	689a      	ldr	r2, [r3, #8]
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c0e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	334c      	adds	r3, #76	; 0x4c
 8005c1a:	4619      	mov	r1, r3
 8005c1c:	68ba      	ldr	r2, [r7, #8]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	f000 fcda 	bl	80065d8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8005c24:	697b      	ldr	r3, [r7, #20]
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	f003 031f 	and.w	r3, r3, #31
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d12a      	bne.n	8005c86 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4a26      	ldr	r2, [pc, #152]	; (8005cd0 <HAL_ADC_Start_DMA+0x1d8>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d015      	beq.n	8005c66 <HAL_ADC_Start_DMA+0x16e>
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a25      	ldr	r2, [pc, #148]	; (8005cd4 <HAL_ADC_Start_DMA+0x1dc>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d105      	bne.n	8005c50 <HAL_ADC_Start_DMA+0x158>
 8005c44:	4b1e      	ldr	r3, [pc, #120]	; (8005cc0 <HAL_ADC_Start_DMA+0x1c8>)
 8005c46:	685b      	ldr	r3, [r3, #4]
 8005c48:	f003 031f 	and.w	r3, r3, #31
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d00a      	beq.n	8005c66 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4a20      	ldr	r2, [pc, #128]	; (8005cd8 <HAL_ADC_Start_DMA+0x1e0>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d129      	bne.n	8005cae <HAL_ADC_Start_DMA+0x1b6>
 8005c5a:	4b19      	ldr	r3, [pc, #100]	; (8005cc0 <HAL_ADC_Start_DMA+0x1c8>)
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	f003 031f 	and.w	r3, r3, #31
 8005c62:	2b0f      	cmp	r3, #15
 8005c64:	d823      	bhi.n	8005cae <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	689b      	ldr	r3, [r3, #8]
 8005c6c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d11c      	bne.n	8005cae <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	689a      	ldr	r2, [r3, #8]
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005c82:	609a      	str	r2, [r3, #8]
 8005c84:	e013      	b.n	8005cae <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	4a11      	ldr	r2, [pc, #68]	; (8005cd0 <HAL_ADC_Start_DMA+0x1d8>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d10e      	bne.n	8005cae <HAL_ADC_Start_DMA+0x1b6>
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	689b      	ldr	r3, [r3, #8]
 8005c96:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d107      	bne.n	8005cae <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	689a      	ldr	r2, [r3, #8]
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005cac:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8005cae:	2300      	movs	r3, #0
}
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	3718      	adds	r7, #24
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	bd80      	pop	{r7, pc}
 8005cb8:	20001250 	.word	0x20001250
 8005cbc:	431bde83 	.word	0x431bde83
 8005cc0:	40012300 	.word	0x40012300
 8005cc4:	08006155 	.word	0x08006155
 8005cc8:	0800620f 	.word	0x0800620f
 8005ccc:	0800622b 	.word	0x0800622b
 8005cd0:	40012000 	.word	0x40012000
 8005cd4:	40012100 	.word	0x40012100
 8005cd8:	40012200 	.word	0x40012200

08005cdc <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b083      	sub	sp, #12
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8005ce4:	bf00      	nop
 8005ce6:	370c      	adds	r7, #12
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cee:	4770      	bx	lr

08005cf0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b083      	sub	sp, #12
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8005cf8:	bf00      	nop
 8005cfa:	370c      	adds	r7, #12
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d02:	4770      	bx	lr

08005d04 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005d04:	b480      	push	{r7}
 8005d06:	b083      	sub	sp, #12
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8005d0c:	bf00      	nop
 8005d0e:	370c      	adds	r7, #12
 8005d10:	46bd      	mov	sp, r7
 8005d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d16:	4770      	bx	lr

08005d18 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b085      	sub	sp, #20
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
 8005d20:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005d22:	2300      	movs	r3, #0
 8005d24:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d2c:	2b01      	cmp	r3, #1
 8005d2e:	d101      	bne.n	8005d34 <HAL_ADC_ConfigChannel+0x1c>
 8005d30:	2302      	movs	r3, #2
 8005d32:	e105      	b.n	8005f40 <HAL_ADC_ConfigChannel+0x228>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2201      	movs	r2, #1
 8005d38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	2b09      	cmp	r3, #9
 8005d42:	d925      	bls.n	8005d90 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	68d9      	ldr	r1, [r3, #12]
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	b29b      	uxth	r3, r3
 8005d50:	461a      	mov	r2, r3
 8005d52:	4613      	mov	r3, r2
 8005d54:	005b      	lsls	r3, r3, #1
 8005d56:	4413      	add	r3, r2
 8005d58:	3b1e      	subs	r3, #30
 8005d5a:	2207      	movs	r2, #7
 8005d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d60:	43da      	mvns	r2, r3
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	400a      	ands	r2, r1
 8005d68:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	68d9      	ldr	r1, [r3, #12]
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	689a      	ldr	r2, [r3, #8]
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	b29b      	uxth	r3, r3
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	005b      	lsls	r3, r3, #1
 8005d80:	4403      	add	r3, r0
 8005d82:	3b1e      	subs	r3, #30
 8005d84:	409a      	lsls	r2, r3
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	430a      	orrs	r2, r1
 8005d8c:	60da      	str	r2, [r3, #12]
 8005d8e:	e022      	b.n	8005dd6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	6919      	ldr	r1, [r3, #16]
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	b29b      	uxth	r3, r3
 8005d9c:	461a      	mov	r2, r3
 8005d9e:	4613      	mov	r3, r2
 8005da0:	005b      	lsls	r3, r3, #1
 8005da2:	4413      	add	r3, r2
 8005da4:	2207      	movs	r2, #7
 8005da6:	fa02 f303 	lsl.w	r3, r2, r3
 8005daa:	43da      	mvns	r2, r3
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	400a      	ands	r2, r1
 8005db2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	6919      	ldr	r1, [r3, #16]
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	689a      	ldr	r2, [r3, #8]
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	b29b      	uxth	r3, r3
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	4603      	mov	r3, r0
 8005dc8:	005b      	lsls	r3, r3, #1
 8005dca:	4403      	add	r3, r0
 8005dcc:	409a      	lsls	r2, r3
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	430a      	orrs	r2, r1
 8005dd4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	2b06      	cmp	r3, #6
 8005ddc:	d824      	bhi.n	8005e28 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	685a      	ldr	r2, [r3, #4]
 8005de8:	4613      	mov	r3, r2
 8005dea:	009b      	lsls	r3, r3, #2
 8005dec:	4413      	add	r3, r2
 8005dee:	3b05      	subs	r3, #5
 8005df0:	221f      	movs	r2, #31
 8005df2:	fa02 f303 	lsl.w	r3, r2, r3
 8005df6:	43da      	mvns	r2, r3
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	400a      	ands	r2, r1
 8005dfe:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	b29b      	uxth	r3, r3
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	685a      	ldr	r2, [r3, #4]
 8005e12:	4613      	mov	r3, r2
 8005e14:	009b      	lsls	r3, r3, #2
 8005e16:	4413      	add	r3, r2
 8005e18:	3b05      	subs	r3, #5
 8005e1a:	fa00 f203 	lsl.w	r2, r0, r3
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	430a      	orrs	r2, r1
 8005e24:	635a      	str	r2, [r3, #52]	; 0x34
 8005e26:	e04c      	b.n	8005ec2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	685b      	ldr	r3, [r3, #4]
 8005e2c:	2b0c      	cmp	r3, #12
 8005e2e:	d824      	bhi.n	8005e7a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	685a      	ldr	r2, [r3, #4]
 8005e3a:	4613      	mov	r3, r2
 8005e3c:	009b      	lsls	r3, r3, #2
 8005e3e:	4413      	add	r3, r2
 8005e40:	3b23      	subs	r3, #35	; 0x23
 8005e42:	221f      	movs	r2, #31
 8005e44:	fa02 f303 	lsl.w	r3, r2, r3
 8005e48:	43da      	mvns	r2, r3
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	400a      	ands	r2, r1
 8005e50:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	b29b      	uxth	r3, r3
 8005e5e:	4618      	mov	r0, r3
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	685a      	ldr	r2, [r3, #4]
 8005e64:	4613      	mov	r3, r2
 8005e66:	009b      	lsls	r3, r3, #2
 8005e68:	4413      	add	r3, r2
 8005e6a:	3b23      	subs	r3, #35	; 0x23
 8005e6c:	fa00 f203 	lsl.w	r2, r0, r3
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	430a      	orrs	r2, r1
 8005e76:	631a      	str	r2, [r3, #48]	; 0x30
 8005e78:	e023      	b.n	8005ec2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	685a      	ldr	r2, [r3, #4]
 8005e84:	4613      	mov	r3, r2
 8005e86:	009b      	lsls	r3, r3, #2
 8005e88:	4413      	add	r3, r2
 8005e8a:	3b41      	subs	r3, #65	; 0x41
 8005e8c:	221f      	movs	r2, #31
 8005e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e92:	43da      	mvns	r2, r3
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	400a      	ands	r2, r1
 8005e9a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	b29b      	uxth	r3, r3
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	685a      	ldr	r2, [r3, #4]
 8005eae:	4613      	mov	r3, r2
 8005eb0:	009b      	lsls	r3, r3, #2
 8005eb2:	4413      	add	r3, r2
 8005eb4:	3b41      	subs	r3, #65	; 0x41
 8005eb6:	fa00 f203 	lsl.w	r2, r0, r3
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	430a      	orrs	r2, r1
 8005ec0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005ec2:	4b22      	ldr	r3, [pc, #136]	; (8005f4c <HAL_ADC_ConfigChannel+0x234>)
 8005ec4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	4a21      	ldr	r2, [pc, #132]	; (8005f50 <HAL_ADC_ConfigChannel+0x238>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d109      	bne.n	8005ee4 <HAL_ADC_ConfigChannel+0x1cc>
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	2b12      	cmp	r3, #18
 8005ed6:	d105      	bne.n	8005ee4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4a19      	ldr	r2, [pc, #100]	; (8005f50 <HAL_ADC_ConfigChannel+0x238>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d123      	bne.n	8005f36 <HAL_ADC_ConfigChannel+0x21e>
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	2b10      	cmp	r3, #16
 8005ef4:	d003      	beq.n	8005efe <HAL_ADC_ConfigChannel+0x1e6>
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	2b11      	cmp	r3, #17
 8005efc:	d11b      	bne.n	8005f36 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	2b10      	cmp	r3, #16
 8005f10:	d111      	bne.n	8005f36 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005f12:	4b10      	ldr	r3, [pc, #64]	; (8005f54 <HAL_ADC_ConfigChannel+0x23c>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4a10      	ldr	r2, [pc, #64]	; (8005f58 <HAL_ADC_ConfigChannel+0x240>)
 8005f18:	fba2 2303 	umull	r2, r3, r2, r3
 8005f1c:	0c9a      	lsrs	r2, r3, #18
 8005f1e:	4613      	mov	r3, r2
 8005f20:	009b      	lsls	r3, r3, #2
 8005f22:	4413      	add	r3, r2
 8005f24:	005b      	lsls	r3, r3, #1
 8005f26:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005f28:	e002      	b.n	8005f30 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	3b01      	subs	r3, #1
 8005f2e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005f30:	68bb      	ldr	r3, [r7, #8]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d1f9      	bne.n	8005f2a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005f3e:	2300      	movs	r3, #0
}
 8005f40:	4618      	mov	r0, r3
 8005f42:	3714      	adds	r7, #20
 8005f44:	46bd      	mov	sp, r7
 8005f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4a:	4770      	bx	lr
 8005f4c:	40012300 	.word	0x40012300
 8005f50:	40012000 	.word	0x40012000
 8005f54:	20001250 	.word	0x20001250
 8005f58:	431bde83 	.word	0x431bde83

08005f5c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b085      	sub	sp, #20
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005f64:	4b79      	ldr	r3, [pc, #484]	; (800614c <ADC_Init+0x1f0>)
 8005f66:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	685a      	ldr	r2, [r3, #4]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	685b      	ldr	r3, [r3, #4]
 8005f7c:	431a      	orrs	r2, r3
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	685a      	ldr	r2, [r3, #4]
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005f90:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	6859      	ldr	r1, [r3, #4]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	691b      	ldr	r3, [r3, #16]
 8005f9c:	021a      	lsls	r2, r3, #8
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	430a      	orrs	r2, r1
 8005fa4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	685a      	ldr	r2, [r3, #4]
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005fb4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	6859      	ldr	r1, [r3, #4]
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	689a      	ldr	r2, [r3, #8]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	430a      	orrs	r2, r1
 8005fc6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	689a      	ldr	r2, [r3, #8]
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005fd6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	6899      	ldr	r1, [r3, #8]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	68da      	ldr	r2, [r3, #12]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	430a      	orrs	r2, r1
 8005fe8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fee:	4a58      	ldr	r2, [pc, #352]	; (8006150 <ADC_Init+0x1f4>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d022      	beq.n	800603a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	689a      	ldr	r2, [r3, #8]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006002:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	6899      	ldr	r1, [r3, #8]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	430a      	orrs	r2, r1
 8006014:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	689a      	ldr	r2, [r3, #8]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006024:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	6899      	ldr	r1, [r3, #8]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	430a      	orrs	r2, r1
 8006036:	609a      	str	r2, [r3, #8]
 8006038:	e00f      	b.n	800605a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	689a      	ldr	r2, [r3, #8]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006048:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	689a      	ldr	r2, [r3, #8]
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006058:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	689a      	ldr	r2, [r3, #8]
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f022 0202 	bic.w	r2, r2, #2
 8006068:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	6899      	ldr	r1, [r3, #8]
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	7e1b      	ldrb	r3, [r3, #24]
 8006074:	005a      	lsls	r2, r3, #1
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	430a      	orrs	r2, r1
 800607c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d01b      	beq.n	80060c0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	685a      	ldr	r2, [r3, #4]
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006096:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	685a      	ldr	r2, [r3, #4]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80060a6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	6859      	ldr	r1, [r3, #4]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060b2:	3b01      	subs	r3, #1
 80060b4:	035a      	lsls	r2, r3, #13
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	430a      	orrs	r2, r1
 80060bc:	605a      	str	r2, [r3, #4]
 80060be:	e007      	b.n	80060d0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	685a      	ldr	r2, [r3, #4]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80060ce:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80060de:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	69db      	ldr	r3, [r3, #28]
 80060ea:	3b01      	subs	r3, #1
 80060ec:	051a      	lsls	r2, r3, #20
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	430a      	orrs	r2, r1
 80060f4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	689a      	ldr	r2, [r3, #8]
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006104:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	6899      	ldr	r1, [r3, #8]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006112:	025a      	lsls	r2, r3, #9
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	430a      	orrs	r2, r1
 800611a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	689a      	ldr	r2, [r3, #8]
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800612a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	6899      	ldr	r1, [r3, #8]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	695b      	ldr	r3, [r3, #20]
 8006136:	029a      	lsls	r2, r3, #10
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	430a      	orrs	r2, r1
 800613e:	609a      	str	r2, [r3, #8]
}
 8006140:	bf00      	nop
 8006142:	3714      	adds	r7, #20
 8006144:	46bd      	mov	sp, r7
 8006146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614a:	4770      	bx	lr
 800614c:	40012300 	.word	0x40012300
 8006150:	0f000001 	.word	0x0f000001

08006154 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b084      	sub	sp, #16
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006160:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006166:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800616a:	2b00      	cmp	r3, #0
 800616c:	d13c      	bne.n	80061e8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006172:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	689b      	ldr	r3, [r3, #8]
 8006180:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006184:	2b00      	cmp	r3, #0
 8006186:	d12b      	bne.n	80061e0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800618c:	2b00      	cmp	r3, #0
 800618e:	d127      	bne.n	80061e0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006196:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800619a:	2b00      	cmp	r3, #0
 800619c:	d006      	beq.n	80061ac <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	689b      	ldr	r3, [r3, #8]
 80061a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d119      	bne.n	80061e0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	685a      	ldr	r2, [r3, #4]
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f022 0220 	bic.w	r2, r2, #32
 80061ba:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061c0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d105      	bne.n	80061e0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061d8:	f043 0201 	orr.w	r2, r3, #1
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80061e0:	68f8      	ldr	r0, [r7, #12]
 80061e2:	f7ff fd7b 	bl	8005cdc <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80061e6:	e00e      	b.n	8006206 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ec:	f003 0310 	and.w	r3, r3, #16
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d003      	beq.n	80061fc <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80061f4:	68f8      	ldr	r0, [r7, #12]
 80061f6:	f7ff fd85 	bl	8005d04 <HAL_ADC_ErrorCallback>
}
 80061fa:	e004      	b.n	8006206 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006200:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006202:	6878      	ldr	r0, [r7, #4]
 8006204:	4798      	blx	r3
}
 8006206:	bf00      	nop
 8006208:	3710      	adds	r7, #16
 800620a:	46bd      	mov	sp, r7
 800620c:	bd80      	pop	{r7, pc}

0800620e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800620e:	b580      	push	{r7, lr}
 8006210:	b084      	sub	sp, #16
 8006212:	af00      	add	r7, sp, #0
 8006214:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800621a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800621c:	68f8      	ldr	r0, [r7, #12]
 800621e:	f7ff fd67 	bl	8005cf0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006222:	bf00      	nop
 8006224:	3710      	adds	r7, #16
 8006226:	46bd      	mov	sp, r7
 8006228:	bd80      	pop	{r7, pc}

0800622a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800622a:	b580      	push	{r7, lr}
 800622c:	b084      	sub	sp, #16
 800622e:	af00      	add	r7, sp, #0
 8006230:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006236:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	2240      	movs	r2, #64	; 0x40
 800623c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006242:	f043 0204 	orr.w	r2, r3, #4
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800624a:	68f8      	ldr	r0, [r7, #12]
 800624c:	f7ff fd5a 	bl	8005d04 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006250:	bf00      	nop
 8006252:	3710      	adds	r7, #16
 8006254:	46bd      	mov	sp, r7
 8006256:	bd80      	pop	{r7, pc}

08006258 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006258:	b480      	push	{r7}
 800625a:	b085      	sub	sp, #20
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	f003 0307 	and.w	r3, r3, #7
 8006266:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006268:	4b0c      	ldr	r3, [pc, #48]	; (800629c <__NVIC_SetPriorityGrouping+0x44>)
 800626a:	68db      	ldr	r3, [r3, #12]
 800626c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800626e:	68ba      	ldr	r2, [r7, #8]
 8006270:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006274:	4013      	ands	r3, r2
 8006276:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006280:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006284:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006288:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800628a:	4a04      	ldr	r2, [pc, #16]	; (800629c <__NVIC_SetPriorityGrouping+0x44>)
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	60d3      	str	r3, [r2, #12]
}
 8006290:	bf00      	nop
 8006292:	3714      	adds	r7, #20
 8006294:	46bd      	mov	sp, r7
 8006296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629a:	4770      	bx	lr
 800629c:	e000ed00 	.word	0xe000ed00

080062a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80062a0:	b480      	push	{r7}
 80062a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80062a4:	4b04      	ldr	r3, [pc, #16]	; (80062b8 <__NVIC_GetPriorityGrouping+0x18>)
 80062a6:	68db      	ldr	r3, [r3, #12]
 80062a8:	0a1b      	lsrs	r3, r3, #8
 80062aa:	f003 0307 	and.w	r3, r3, #7
}
 80062ae:	4618      	mov	r0, r3
 80062b0:	46bd      	mov	sp, r7
 80062b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b6:	4770      	bx	lr
 80062b8:	e000ed00 	.word	0xe000ed00

080062bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80062bc:	b480      	push	{r7}
 80062be:	b083      	sub	sp, #12
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	4603      	mov	r3, r0
 80062c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80062c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	db0b      	blt.n	80062e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80062ce:	79fb      	ldrb	r3, [r7, #7]
 80062d0:	f003 021f 	and.w	r2, r3, #31
 80062d4:	4907      	ldr	r1, [pc, #28]	; (80062f4 <__NVIC_EnableIRQ+0x38>)
 80062d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062da:	095b      	lsrs	r3, r3, #5
 80062dc:	2001      	movs	r0, #1
 80062de:	fa00 f202 	lsl.w	r2, r0, r2
 80062e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80062e6:	bf00      	nop
 80062e8:	370c      	adds	r7, #12
 80062ea:	46bd      	mov	sp, r7
 80062ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f0:	4770      	bx	lr
 80062f2:	bf00      	nop
 80062f4:	e000e100 	.word	0xe000e100

080062f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b083      	sub	sp, #12
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	4603      	mov	r3, r0
 8006300:	6039      	str	r1, [r7, #0]
 8006302:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006304:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006308:	2b00      	cmp	r3, #0
 800630a:	db0a      	blt.n	8006322 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	b2da      	uxtb	r2, r3
 8006310:	490c      	ldr	r1, [pc, #48]	; (8006344 <__NVIC_SetPriority+0x4c>)
 8006312:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006316:	0112      	lsls	r2, r2, #4
 8006318:	b2d2      	uxtb	r2, r2
 800631a:	440b      	add	r3, r1
 800631c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006320:	e00a      	b.n	8006338 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	b2da      	uxtb	r2, r3
 8006326:	4908      	ldr	r1, [pc, #32]	; (8006348 <__NVIC_SetPriority+0x50>)
 8006328:	79fb      	ldrb	r3, [r7, #7]
 800632a:	f003 030f 	and.w	r3, r3, #15
 800632e:	3b04      	subs	r3, #4
 8006330:	0112      	lsls	r2, r2, #4
 8006332:	b2d2      	uxtb	r2, r2
 8006334:	440b      	add	r3, r1
 8006336:	761a      	strb	r2, [r3, #24]
}
 8006338:	bf00      	nop
 800633a:	370c      	adds	r7, #12
 800633c:	46bd      	mov	sp, r7
 800633e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006342:	4770      	bx	lr
 8006344:	e000e100 	.word	0xe000e100
 8006348:	e000ed00 	.word	0xe000ed00

0800634c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800634c:	b480      	push	{r7}
 800634e:	b089      	sub	sp, #36	; 0x24
 8006350:	af00      	add	r7, sp, #0
 8006352:	60f8      	str	r0, [r7, #12]
 8006354:	60b9      	str	r1, [r7, #8]
 8006356:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	f003 0307 	and.w	r3, r3, #7
 800635e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006360:	69fb      	ldr	r3, [r7, #28]
 8006362:	f1c3 0307 	rsb	r3, r3, #7
 8006366:	2b04      	cmp	r3, #4
 8006368:	bf28      	it	cs
 800636a:	2304      	movcs	r3, #4
 800636c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800636e:	69fb      	ldr	r3, [r7, #28]
 8006370:	3304      	adds	r3, #4
 8006372:	2b06      	cmp	r3, #6
 8006374:	d902      	bls.n	800637c <NVIC_EncodePriority+0x30>
 8006376:	69fb      	ldr	r3, [r7, #28]
 8006378:	3b03      	subs	r3, #3
 800637a:	e000      	b.n	800637e <NVIC_EncodePriority+0x32>
 800637c:	2300      	movs	r3, #0
 800637e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006380:	f04f 32ff 	mov.w	r2, #4294967295
 8006384:	69bb      	ldr	r3, [r7, #24]
 8006386:	fa02 f303 	lsl.w	r3, r2, r3
 800638a:	43da      	mvns	r2, r3
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	401a      	ands	r2, r3
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006394:	f04f 31ff 	mov.w	r1, #4294967295
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	fa01 f303 	lsl.w	r3, r1, r3
 800639e:	43d9      	mvns	r1, r3
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80063a4:	4313      	orrs	r3, r2
         );
}
 80063a6:	4618      	mov	r0, r3
 80063a8:	3724      	adds	r7, #36	; 0x24
 80063aa:	46bd      	mov	sp, r7
 80063ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b0:	4770      	bx	lr
	...

080063b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b082      	sub	sp, #8
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	3b01      	subs	r3, #1
 80063c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80063c4:	d301      	bcc.n	80063ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80063c6:	2301      	movs	r3, #1
 80063c8:	e00f      	b.n	80063ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80063ca:	4a0a      	ldr	r2, [pc, #40]	; (80063f4 <SysTick_Config+0x40>)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	3b01      	subs	r3, #1
 80063d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80063d2:	210f      	movs	r1, #15
 80063d4:	f04f 30ff 	mov.w	r0, #4294967295
 80063d8:	f7ff ff8e 	bl	80062f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80063dc:	4b05      	ldr	r3, [pc, #20]	; (80063f4 <SysTick_Config+0x40>)
 80063de:	2200      	movs	r2, #0
 80063e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80063e2:	4b04      	ldr	r3, [pc, #16]	; (80063f4 <SysTick_Config+0x40>)
 80063e4:	2207      	movs	r2, #7
 80063e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80063e8:	2300      	movs	r3, #0
}
 80063ea:	4618      	mov	r0, r3
 80063ec:	3708      	adds	r7, #8
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bd80      	pop	{r7, pc}
 80063f2:	bf00      	nop
 80063f4:	e000e010 	.word	0xe000e010

080063f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b082      	sub	sp, #8
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006400:	6878      	ldr	r0, [r7, #4]
 8006402:	f7ff ff29 	bl	8006258 <__NVIC_SetPriorityGrouping>
}
 8006406:	bf00      	nop
 8006408:	3708      	adds	r7, #8
 800640a:	46bd      	mov	sp, r7
 800640c:	bd80      	pop	{r7, pc}

0800640e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800640e:	b580      	push	{r7, lr}
 8006410:	b086      	sub	sp, #24
 8006412:	af00      	add	r7, sp, #0
 8006414:	4603      	mov	r3, r0
 8006416:	60b9      	str	r1, [r7, #8]
 8006418:	607a      	str	r2, [r7, #4]
 800641a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800641c:	2300      	movs	r3, #0
 800641e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006420:	f7ff ff3e 	bl	80062a0 <__NVIC_GetPriorityGrouping>
 8006424:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006426:	687a      	ldr	r2, [r7, #4]
 8006428:	68b9      	ldr	r1, [r7, #8]
 800642a:	6978      	ldr	r0, [r7, #20]
 800642c:	f7ff ff8e 	bl	800634c <NVIC_EncodePriority>
 8006430:	4602      	mov	r2, r0
 8006432:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006436:	4611      	mov	r1, r2
 8006438:	4618      	mov	r0, r3
 800643a:	f7ff ff5d 	bl	80062f8 <__NVIC_SetPriority>
}
 800643e:	bf00      	nop
 8006440:	3718      	adds	r7, #24
 8006442:	46bd      	mov	sp, r7
 8006444:	bd80      	pop	{r7, pc}

08006446 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006446:	b580      	push	{r7, lr}
 8006448:	b082      	sub	sp, #8
 800644a:	af00      	add	r7, sp, #0
 800644c:	4603      	mov	r3, r0
 800644e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006450:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006454:	4618      	mov	r0, r3
 8006456:	f7ff ff31 	bl	80062bc <__NVIC_EnableIRQ>
}
 800645a:	bf00      	nop
 800645c:	3708      	adds	r7, #8
 800645e:	46bd      	mov	sp, r7
 8006460:	bd80      	pop	{r7, pc}

08006462 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006462:	b580      	push	{r7, lr}
 8006464:	b082      	sub	sp, #8
 8006466:	af00      	add	r7, sp, #0
 8006468:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	f7ff ffa2 	bl	80063b4 <SysTick_Config>
 8006470:	4603      	mov	r3, r0
}
 8006472:	4618      	mov	r0, r3
 8006474:	3708      	adds	r7, #8
 8006476:	46bd      	mov	sp, r7
 8006478:	bd80      	pop	{r7, pc}
	...

0800647c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b086      	sub	sp, #24
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006484:	2300      	movs	r3, #0
 8006486:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006488:	f7ff fac4 	bl	8005a14 <HAL_GetTick>
 800648c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d101      	bne.n	8006498 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006494:	2301      	movs	r3, #1
 8006496:	e099      	b.n	80065cc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2200      	movs	r2, #0
 800649c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2202      	movs	r2, #2
 80064a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	681a      	ldr	r2, [r3, #0]
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f022 0201 	bic.w	r2, r2, #1
 80064b6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80064b8:	e00f      	b.n	80064da <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80064ba:	f7ff faab 	bl	8005a14 <HAL_GetTick>
 80064be:	4602      	mov	r2, r0
 80064c0:	693b      	ldr	r3, [r7, #16]
 80064c2:	1ad3      	subs	r3, r2, r3
 80064c4:	2b05      	cmp	r3, #5
 80064c6:	d908      	bls.n	80064da <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2220      	movs	r2, #32
 80064cc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2203      	movs	r2, #3
 80064d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80064d6:	2303      	movs	r3, #3
 80064d8:	e078      	b.n	80065cc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f003 0301 	and.w	r3, r3, #1
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d1e8      	bne.n	80064ba <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80064f0:	697a      	ldr	r2, [r7, #20]
 80064f2:	4b38      	ldr	r3, [pc, #224]	; (80065d4 <HAL_DMA_Init+0x158>)
 80064f4:	4013      	ands	r3, r2
 80064f6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	685a      	ldr	r2, [r3, #4]
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	689b      	ldr	r3, [r3, #8]
 8006500:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006506:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	691b      	ldr	r3, [r3, #16]
 800650c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006512:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	699b      	ldr	r3, [r3, #24]
 8006518:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800651e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	6a1b      	ldr	r3, [r3, #32]
 8006524:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006526:	697a      	ldr	r2, [r7, #20]
 8006528:	4313      	orrs	r3, r2
 800652a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006530:	2b04      	cmp	r3, #4
 8006532:	d107      	bne.n	8006544 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800653c:	4313      	orrs	r3, r2
 800653e:	697a      	ldr	r2, [r7, #20]
 8006540:	4313      	orrs	r3, r2
 8006542:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	697a      	ldr	r2, [r7, #20]
 800654a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	695b      	ldr	r3, [r3, #20]
 8006552:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	f023 0307 	bic.w	r3, r3, #7
 800655a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006560:	697a      	ldr	r2, [r7, #20]
 8006562:	4313      	orrs	r3, r2
 8006564:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800656a:	2b04      	cmp	r3, #4
 800656c:	d117      	bne.n	800659e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006572:	697a      	ldr	r2, [r7, #20]
 8006574:	4313      	orrs	r3, r2
 8006576:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800657c:	2b00      	cmp	r3, #0
 800657e:	d00e      	beq.n	800659e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006580:	6878      	ldr	r0, [r7, #4]
 8006582:	f000 fa91 	bl	8006aa8 <DMA_CheckFifoParam>
 8006586:	4603      	mov	r3, r0
 8006588:	2b00      	cmp	r3, #0
 800658a:	d008      	beq.n	800659e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2240      	movs	r2, #64	; 0x40
 8006590:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2201      	movs	r2, #1
 8006596:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800659a:	2301      	movs	r3, #1
 800659c:	e016      	b.n	80065cc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	697a      	ldr	r2, [r7, #20]
 80065a4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	f000 fa48 	bl	8006a3c <DMA_CalcBaseAndBitshift>
 80065ac:	4603      	mov	r3, r0
 80065ae:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065b4:	223f      	movs	r2, #63	; 0x3f
 80065b6:	409a      	lsls	r2, r3
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2200      	movs	r2, #0
 80065c0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2201      	movs	r2, #1
 80065c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80065ca:	2300      	movs	r3, #0
}
 80065cc:	4618      	mov	r0, r3
 80065ce:	3718      	adds	r7, #24
 80065d0:	46bd      	mov	sp, r7
 80065d2:	bd80      	pop	{r7, pc}
 80065d4:	f010803f 	.word	0xf010803f

080065d8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b086      	sub	sp, #24
 80065dc:	af00      	add	r7, sp, #0
 80065de:	60f8      	str	r0, [r7, #12]
 80065e0:	60b9      	str	r1, [r7, #8]
 80065e2:	607a      	str	r2, [r7, #4]
 80065e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80065e6:	2300      	movs	r3, #0
 80065e8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80065ee:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80065f6:	2b01      	cmp	r3, #1
 80065f8:	d101      	bne.n	80065fe <HAL_DMA_Start_IT+0x26>
 80065fa:	2302      	movs	r3, #2
 80065fc:	e040      	b.n	8006680 <HAL_DMA_Start_IT+0xa8>
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	2201      	movs	r2, #1
 8006602:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800660c:	b2db      	uxtb	r3, r3
 800660e:	2b01      	cmp	r3, #1
 8006610:	d12f      	bne.n	8006672 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	2202      	movs	r2, #2
 8006616:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	2200      	movs	r2, #0
 800661e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	687a      	ldr	r2, [r7, #4]
 8006624:	68b9      	ldr	r1, [r7, #8]
 8006626:	68f8      	ldr	r0, [r7, #12]
 8006628:	f000 f9da 	bl	80069e0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006630:	223f      	movs	r2, #63	; 0x3f
 8006632:	409a      	lsls	r2, r3
 8006634:	693b      	ldr	r3, [r7, #16]
 8006636:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	681a      	ldr	r2, [r3, #0]
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f042 0216 	orr.w	r2, r2, #22
 8006646:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800664c:	2b00      	cmp	r3, #0
 800664e:	d007      	beq.n	8006660 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	681a      	ldr	r2, [r3, #0]
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f042 0208 	orr.w	r2, r2, #8
 800665e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	681a      	ldr	r2, [r3, #0]
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f042 0201 	orr.w	r2, r2, #1
 800666e:	601a      	str	r2, [r3, #0]
 8006670:	e005      	b.n	800667e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	2200      	movs	r2, #0
 8006676:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800667a:	2302      	movs	r3, #2
 800667c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800667e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006680:	4618      	mov	r0, r3
 8006682:	3718      	adds	r7, #24
 8006684:	46bd      	mov	sp, r7
 8006686:	bd80      	pop	{r7, pc}

08006688 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006688:	b480      	push	{r7}
 800668a:	b083      	sub	sp, #12
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006696:	b2db      	uxtb	r3, r3
 8006698:	2b02      	cmp	r3, #2
 800669a:	d004      	beq.n	80066a6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2280      	movs	r2, #128	; 0x80
 80066a0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80066a2:	2301      	movs	r3, #1
 80066a4:	e00c      	b.n	80066c0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2205      	movs	r2, #5
 80066aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	681a      	ldr	r2, [r3, #0]
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f022 0201 	bic.w	r2, r2, #1
 80066bc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80066be:	2300      	movs	r3, #0
}
 80066c0:	4618      	mov	r0, r3
 80066c2:	370c      	adds	r7, #12
 80066c4:	46bd      	mov	sp, r7
 80066c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ca:	4770      	bx	lr

080066cc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b086      	sub	sp, #24
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80066d4:	2300      	movs	r3, #0
 80066d6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80066d8:	4b92      	ldr	r3, [pc, #584]	; (8006924 <HAL_DMA_IRQHandler+0x258>)
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4a92      	ldr	r2, [pc, #584]	; (8006928 <HAL_DMA_IRQHandler+0x25c>)
 80066de:	fba2 2303 	umull	r2, r3, r2, r3
 80066e2:	0a9b      	lsrs	r3, r3, #10
 80066e4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066ea:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80066ec:	693b      	ldr	r3, [r7, #16]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066f6:	2208      	movs	r2, #8
 80066f8:	409a      	lsls	r2, r3
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	4013      	ands	r3, r2
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d01a      	beq.n	8006738 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f003 0304 	and.w	r3, r3, #4
 800670c:	2b00      	cmp	r3, #0
 800670e:	d013      	beq.n	8006738 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	681a      	ldr	r2, [r3, #0]
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f022 0204 	bic.w	r2, r2, #4
 800671e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006724:	2208      	movs	r2, #8
 8006726:	409a      	lsls	r2, r3
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006730:	f043 0201 	orr.w	r2, r3, #1
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800673c:	2201      	movs	r2, #1
 800673e:	409a      	lsls	r2, r3
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	4013      	ands	r3, r2
 8006744:	2b00      	cmp	r3, #0
 8006746:	d012      	beq.n	800676e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	695b      	ldr	r3, [r3, #20]
 800674e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006752:	2b00      	cmp	r3, #0
 8006754:	d00b      	beq.n	800676e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800675a:	2201      	movs	r2, #1
 800675c:	409a      	lsls	r2, r3
 800675e:	693b      	ldr	r3, [r7, #16]
 8006760:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006766:	f043 0202 	orr.w	r2, r3, #2
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006772:	2204      	movs	r2, #4
 8006774:	409a      	lsls	r2, r3
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	4013      	ands	r3, r2
 800677a:	2b00      	cmp	r3, #0
 800677c:	d012      	beq.n	80067a4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f003 0302 	and.w	r3, r3, #2
 8006788:	2b00      	cmp	r3, #0
 800678a:	d00b      	beq.n	80067a4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006790:	2204      	movs	r2, #4
 8006792:	409a      	lsls	r2, r3
 8006794:	693b      	ldr	r3, [r7, #16]
 8006796:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800679c:	f043 0204 	orr.w	r2, r3, #4
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067a8:	2210      	movs	r2, #16
 80067aa:	409a      	lsls	r2, r3
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	4013      	ands	r3, r2
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d043      	beq.n	800683c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f003 0308 	and.w	r3, r3, #8
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d03c      	beq.n	800683c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067c6:	2210      	movs	r2, #16
 80067c8:	409a      	lsls	r2, r3
 80067ca:	693b      	ldr	r3, [r7, #16]
 80067cc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d018      	beq.n	800680e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d108      	bne.n	80067fc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d024      	beq.n	800683c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067f6:	6878      	ldr	r0, [r7, #4]
 80067f8:	4798      	blx	r3
 80067fa:	e01f      	b.n	800683c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006800:	2b00      	cmp	r3, #0
 8006802:	d01b      	beq.n	800683c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006808:	6878      	ldr	r0, [r7, #4]
 800680a:	4798      	blx	r3
 800680c:	e016      	b.n	800683c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006818:	2b00      	cmp	r3, #0
 800681a:	d107      	bne.n	800682c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	681a      	ldr	r2, [r3, #0]
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f022 0208 	bic.w	r2, r2, #8
 800682a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006830:	2b00      	cmp	r3, #0
 8006832:	d003      	beq.n	800683c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006840:	2220      	movs	r2, #32
 8006842:	409a      	lsls	r2, r3
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	4013      	ands	r3, r2
 8006848:	2b00      	cmp	r3, #0
 800684a:	f000 808e 	beq.w	800696a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f003 0310 	and.w	r3, r3, #16
 8006858:	2b00      	cmp	r3, #0
 800685a:	f000 8086 	beq.w	800696a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006862:	2220      	movs	r2, #32
 8006864:	409a      	lsls	r2, r3
 8006866:	693b      	ldr	r3, [r7, #16]
 8006868:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006870:	b2db      	uxtb	r3, r3
 8006872:	2b05      	cmp	r3, #5
 8006874:	d136      	bne.n	80068e4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	681a      	ldr	r2, [r3, #0]
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f022 0216 	bic.w	r2, r2, #22
 8006884:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	695a      	ldr	r2, [r3, #20]
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006894:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800689a:	2b00      	cmp	r3, #0
 800689c:	d103      	bne.n	80068a6 <HAL_DMA_IRQHandler+0x1da>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d007      	beq.n	80068b6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	681a      	ldr	r2, [r3, #0]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f022 0208 	bic.w	r2, r2, #8
 80068b4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068ba:	223f      	movs	r2, #63	; 0x3f
 80068bc:	409a      	lsls	r2, r3
 80068be:	693b      	ldr	r3, [r7, #16]
 80068c0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2200      	movs	r2, #0
 80068c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2201      	movs	r2, #1
 80068ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d07d      	beq.n	80069d6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068de:	6878      	ldr	r0, [r7, #4]
 80068e0:	4798      	blx	r3
        }
        return;
 80068e2:	e078      	b.n	80069d6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d01c      	beq.n	800692c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d108      	bne.n	8006912 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006904:	2b00      	cmp	r3, #0
 8006906:	d030      	beq.n	800696a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800690c:	6878      	ldr	r0, [r7, #4]
 800690e:	4798      	blx	r3
 8006910:	e02b      	b.n	800696a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006916:	2b00      	cmp	r3, #0
 8006918:	d027      	beq.n	800696a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800691e:	6878      	ldr	r0, [r7, #4]
 8006920:	4798      	blx	r3
 8006922:	e022      	b.n	800696a <HAL_DMA_IRQHandler+0x29e>
 8006924:	20001250 	.word	0x20001250
 8006928:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006936:	2b00      	cmp	r3, #0
 8006938:	d10f      	bne.n	800695a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	681a      	ldr	r2, [r3, #0]
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f022 0210 	bic.w	r2, r2, #16
 8006948:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2200      	movs	r2, #0
 800694e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2201      	movs	r2, #1
 8006956:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800695e:	2b00      	cmp	r3, #0
 8006960:	d003      	beq.n	800696a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006966:	6878      	ldr	r0, [r7, #4]
 8006968:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800696e:	2b00      	cmp	r3, #0
 8006970:	d032      	beq.n	80069d8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006976:	f003 0301 	and.w	r3, r3, #1
 800697a:	2b00      	cmp	r3, #0
 800697c:	d022      	beq.n	80069c4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2205      	movs	r2, #5
 8006982:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	681a      	ldr	r2, [r3, #0]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f022 0201 	bic.w	r2, r2, #1
 8006994:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	3301      	adds	r3, #1
 800699a:	60bb      	str	r3, [r7, #8]
 800699c:	697a      	ldr	r2, [r7, #20]
 800699e:	429a      	cmp	r2, r3
 80069a0:	d307      	bcc.n	80069b2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f003 0301 	and.w	r3, r3, #1
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d1f2      	bne.n	8006996 <HAL_DMA_IRQHandler+0x2ca>
 80069b0:	e000      	b.n	80069b4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80069b2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2200      	movs	r2, #0
 80069b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2201      	movs	r2, #1
 80069c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d005      	beq.n	80069d8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069d0:	6878      	ldr	r0, [r7, #4]
 80069d2:	4798      	blx	r3
 80069d4:	e000      	b.n	80069d8 <HAL_DMA_IRQHandler+0x30c>
        return;
 80069d6:	bf00      	nop
    }
  }
}
 80069d8:	3718      	adds	r7, #24
 80069da:	46bd      	mov	sp, r7
 80069dc:	bd80      	pop	{r7, pc}
 80069de:	bf00      	nop

080069e0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80069e0:	b480      	push	{r7}
 80069e2:	b085      	sub	sp, #20
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	60f8      	str	r0, [r7, #12]
 80069e8:	60b9      	str	r1, [r7, #8]
 80069ea:	607a      	str	r2, [r7, #4]
 80069ec:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	681a      	ldr	r2, [r3, #0]
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80069fc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	683a      	ldr	r2, [r7, #0]
 8006a04:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	689b      	ldr	r3, [r3, #8]
 8006a0a:	2b40      	cmp	r3, #64	; 0x40
 8006a0c:	d108      	bne.n	8006a20 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	687a      	ldr	r2, [r7, #4]
 8006a14:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	68ba      	ldr	r2, [r7, #8]
 8006a1c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006a1e:	e007      	b.n	8006a30 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	68ba      	ldr	r2, [r7, #8]
 8006a26:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	687a      	ldr	r2, [r7, #4]
 8006a2e:	60da      	str	r2, [r3, #12]
}
 8006a30:	bf00      	nop
 8006a32:	3714      	adds	r7, #20
 8006a34:	46bd      	mov	sp, r7
 8006a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3a:	4770      	bx	lr

08006a3c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	b085      	sub	sp, #20
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	b2db      	uxtb	r3, r3
 8006a4a:	3b10      	subs	r3, #16
 8006a4c:	4a14      	ldr	r2, [pc, #80]	; (8006aa0 <DMA_CalcBaseAndBitshift+0x64>)
 8006a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8006a52:	091b      	lsrs	r3, r3, #4
 8006a54:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006a56:	4a13      	ldr	r2, [pc, #76]	; (8006aa4 <DMA_CalcBaseAndBitshift+0x68>)
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	4413      	add	r3, r2
 8006a5c:	781b      	ldrb	r3, [r3, #0]
 8006a5e:	461a      	mov	r2, r3
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2b03      	cmp	r3, #3
 8006a68:	d909      	bls.n	8006a7e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006a72:	f023 0303 	bic.w	r3, r3, #3
 8006a76:	1d1a      	adds	r2, r3, #4
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	659a      	str	r2, [r3, #88]	; 0x58
 8006a7c:	e007      	b.n	8006a8e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006a86:	f023 0303 	bic.w	r3, r3, #3
 8006a8a:	687a      	ldr	r2, [r7, #4]
 8006a8c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006a92:	4618      	mov	r0, r3
 8006a94:	3714      	adds	r7, #20
 8006a96:	46bd      	mov	sp, r7
 8006a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9c:	4770      	bx	lr
 8006a9e:	bf00      	nop
 8006aa0:	aaaaaaab 	.word	0xaaaaaaab
 8006aa4:	0800dc44 	.word	0x0800dc44

08006aa8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b085      	sub	sp, #20
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ab8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	699b      	ldr	r3, [r3, #24]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d11f      	bne.n	8006b02 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	2b03      	cmp	r3, #3
 8006ac6:	d855      	bhi.n	8006b74 <DMA_CheckFifoParam+0xcc>
 8006ac8:	a201      	add	r2, pc, #4	; (adr r2, 8006ad0 <DMA_CheckFifoParam+0x28>)
 8006aca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ace:	bf00      	nop
 8006ad0:	08006ae1 	.word	0x08006ae1
 8006ad4:	08006af3 	.word	0x08006af3
 8006ad8:	08006ae1 	.word	0x08006ae1
 8006adc:	08006b75 	.word	0x08006b75
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ae4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d045      	beq.n	8006b78 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8006aec:	2301      	movs	r3, #1
 8006aee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006af0:	e042      	b.n	8006b78 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006af6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006afa:	d13f      	bne.n	8006b7c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8006afc:	2301      	movs	r3, #1
 8006afe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006b00:	e03c      	b.n	8006b7c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	699b      	ldr	r3, [r3, #24]
 8006b06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b0a:	d121      	bne.n	8006b50 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	2b03      	cmp	r3, #3
 8006b10:	d836      	bhi.n	8006b80 <DMA_CheckFifoParam+0xd8>
 8006b12:	a201      	add	r2, pc, #4	; (adr r2, 8006b18 <DMA_CheckFifoParam+0x70>)
 8006b14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b18:	08006b29 	.word	0x08006b29
 8006b1c:	08006b2f 	.word	0x08006b2f
 8006b20:	08006b29 	.word	0x08006b29
 8006b24:	08006b41 	.word	0x08006b41
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006b28:	2301      	movs	r3, #1
 8006b2a:	73fb      	strb	r3, [r7, #15]
      break;
 8006b2c:	e02f      	b.n	8006b8e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b32:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d024      	beq.n	8006b84 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006b3e:	e021      	b.n	8006b84 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b44:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006b48:	d11e      	bne.n	8006b88 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006b4e:	e01b      	b.n	8006b88 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	2b02      	cmp	r3, #2
 8006b54:	d902      	bls.n	8006b5c <DMA_CheckFifoParam+0xb4>
 8006b56:	2b03      	cmp	r3, #3
 8006b58:	d003      	beq.n	8006b62 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006b5a:	e018      	b.n	8006b8e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8006b5c:	2301      	movs	r3, #1
 8006b5e:	73fb      	strb	r3, [r7, #15]
      break;
 8006b60:	e015      	b.n	8006b8e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b66:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d00e      	beq.n	8006b8c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8006b6e:	2301      	movs	r3, #1
 8006b70:	73fb      	strb	r3, [r7, #15]
      break;
 8006b72:	e00b      	b.n	8006b8c <DMA_CheckFifoParam+0xe4>
      break;
 8006b74:	bf00      	nop
 8006b76:	e00a      	b.n	8006b8e <DMA_CheckFifoParam+0xe6>
      break;
 8006b78:	bf00      	nop
 8006b7a:	e008      	b.n	8006b8e <DMA_CheckFifoParam+0xe6>
      break;
 8006b7c:	bf00      	nop
 8006b7e:	e006      	b.n	8006b8e <DMA_CheckFifoParam+0xe6>
      break;
 8006b80:	bf00      	nop
 8006b82:	e004      	b.n	8006b8e <DMA_CheckFifoParam+0xe6>
      break;
 8006b84:	bf00      	nop
 8006b86:	e002      	b.n	8006b8e <DMA_CheckFifoParam+0xe6>
      break;   
 8006b88:	bf00      	nop
 8006b8a:	e000      	b.n	8006b8e <DMA_CheckFifoParam+0xe6>
      break;
 8006b8c:	bf00      	nop
    }
  } 
  
  return status; 
 8006b8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b90:	4618      	mov	r0, r3
 8006b92:	3714      	adds	r7, #20
 8006b94:	46bd      	mov	sp, r7
 8006b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9a:	4770      	bx	lr

08006b9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b089      	sub	sp, #36	; 0x24
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
 8006ba4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006baa:	2300      	movs	r3, #0
 8006bac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006bae:	2300      	movs	r3, #0
 8006bb0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	61fb      	str	r3, [r7, #28]
 8006bb6:	e16b      	b.n	8006e90 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006bb8:	2201      	movs	r2, #1
 8006bba:	69fb      	ldr	r3, [r7, #28]
 8006bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8006bc0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	697a      	ldr	r2, [r7, #20]
 8006bc8:	4013      	ands	r3, r2
 8006bca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006bcc:	693a      	ldr	r2, [r7, #16]
 8006bce:	697b      	ldr	r3, [r7, #20]
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	f040 815a 	bne.w	8006e8a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	685b      	ldr	r3, [r3, #4]
 8006bda:	2b01      	cmp	r3, #1
 8006bdc:	d00b      	beq.n	8006bf6 <HAL_GPIO_Init+0x5a>
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	2b02      	cmp	r3, #2
 8006be4:	d007      	beq.n	8006bf6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006bea:	2b11      	cmp	r3, #17
 8006bec:	d003      	beq.n	8006bf6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	685b      	ldr	r3, [r3, #4]
 8006bf2:	2b12      	cmp	r3, #18
 8006bf4:	d130      	bne.n	8006c58 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	689b      	ldr	r3, [r3, #8]
 8006bfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006bfc:	69fb      	ldr	r3, [r7, #28]
 8006bfe:	005b      	lsls	r3, r3, #1
 8006c00:	2203      	movs	r2, #3
 8006c02:	fa02 f303 	lsl.w	r3, r2, r3
 8006c06:	43db      	mvns	r3, r3
 8006c08:	69ba      	ldr	r2, [r7, #24]
 8006c0a:	4013      	ands	r3, r2
 8006c0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	68da      	ldr	r2, [r3, #12]
 8006c12:	69fb      	ldr	r3, [r7, #28]
 8006c14:	005b      	lsls	r3, r3, #1
 8006c16:	fa02 f303 	lsl.w	r3, r2, r3
 8006c1a:	69ba      	ldr	r2, [r7, #24]
 8006c1c:	4313      	orrs	r3, r2
 8006c1e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	69ba      	ldr	r2, [r7, #24]
 8006c24:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006c2c:	2201      	movs	r2, #1
 8006c2e:	69fb      	ldr	r3, [r7, #28]
 8006c30:	fa02 f303 	lsl.w	r3, r2, r3
 8006c34:	43db      	mvns	r3, r3
 8006c36:	69ba      	ldr	r2, [r7, #24]
 8006c38:	4013      	ands	r3, r2
 8006c3a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	685b      	ldr	r3, [r3, #4]
 8006c40:	091b      	lsrs	r3, r3, #4
 8006c42:	f003 0201 	and.w	r2, r3, #1
 8006c46:	69fb      	ldr	r3, [r7, #28]
 8006c48:	fa02 f303 	lsl.w	r3, r2, r3
 8006c4c:	69ba      	ldr	r2, [r7, #24]
 8006c4e:	4313      	orrs	r3, r2
 8006c50:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	69ba      	ldr	r2, [r7, #24]
 8006c56:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	68db      	ldr	r3, [r3, #12]
 8006c5c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006c5e:	69fb      	ldr	r3, [r7, #28]
 8006c60:	005b      	lsls	r3, r3, #1
 8006c62:	2203      	movs	r2, #3
 8006c64:	fa02 f303 	lsl.w	r3, r2, r3
 8006c68:	43db      	mvns	r3, r3
 8006c6a:	69ba      	ldr	r2, [r7, #24]
 8006c6c:	4013      	ands	r3, r2
 8006c6e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	689a      	ldr	r2, [r3, #8]
 8006c74:	69fb      	ldr	r3, [r7, #28]
 8006c76:	005b      	lsls	r3, r3, #1
 8006c78:	fa02 f303 	lsl.w	r3, r2, r3
 8006c7c:	69ba      	ldr	r2, [r7, #24]
 8006c7e:	4313      	orrs	r3, r2
 8006c80:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	69ba      	ldr	r2, [r7, #24]
 8006c86:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	685b      	ldr	r3, [r3, #4]
 8006c8c:	2b02      	cmp	r3, #2
 8006c8e:	d003      	beq.n	8006c98 <HAL_GPIO_Init+0xfc>
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	2b12      	cmp	r3, #18
 8006c96:	d123      	bne.n	8006ce0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006c98:	69fb      	ldr	r3, [r7, #28]
 8006c9a:	08da      	lsrs	r2, r3, #3
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	3208      	adds	r2, #8
 8006ca0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ca4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006ca6:	69fb      	ldr	r3, [r7, #28]
 8006ca8:	f003 0307 	and.w	r3, r3, #7
 8006cac:	009b      	lsls	r3, r3, #2
 8006cae:	220f      	movs	r2, #15
 8006cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8006cb4:	43db      	mvns	r3, r3
 8006cb6:	69ba      	ldr	r2, [r7, #24]
 8006cb8:	4013      	ands	r3, r2
 8006cba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	691a      	ldr	r2, [r3, #16]
 8006cc0:	69fb      	ldr	r3, [r7, #28]
 8006cc2:	f003 0307 	and.w	r3, r3, #7
 8006cc6:	009b      	lsls	r3, r3, #2
 8006cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8006ccc:	69ba      	ldr	r2, [r7, #24]
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006cd2:	69fb      	ldr	r3, [r7, #28]
 8006cd4:	08da      	lsrs	r2, r3, #3
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	3208      	adds	r2, #8
 8006cda:	69b9      	ldr	r1, [r7, #24]
 8006cdc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006ce6:	69fb      	ldr	r3, [r7, #28]
 8006ce8:	005b      	lsls	r3, r3, #1
 8006cea:	2203      	movs	r2, #3
 8006cec:	fa02 f303 	lsl.w	r3, r2, r3
 8006cf0:	43db      	mvns	r3, r3
 8006cf2:	69ba      	ldr	r2, [r7, #24]
 8006cf4:	4013      	ands	r3, r2
 8006cf6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	685b      	ldr	r3, [r3, #4]
 8006cfc:	f003 0203 	and.w	r2, r3, #3
 8006d00:	69fb      	ldr	r3, [r7, #28]
 8006d02:	005b      	lsls	r3, r3, #1
 8006d04:	fa02 f303 	lsl.w	r3, r2, r3
 8006d08:	69ba      	ldr	r2, [r7, #24]
 8006d0a:	4313      	orrs	r3, r2
 8006d0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	69ba      	ldr	r2, [r7, #24]
 8006d12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	f000 80b4 	beq.w	8006e8a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006d22:	2300      	movs	r3, #0
 8006d24:	60fb      	str	r3, [r7, #12]
 8006d26:	4b5f      	ldr	r3, [pc, #380]	; (8006ea4 <HAL_GPIO_Init+0x308>)
 8006d28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d2a:	4a5e      	ldr	r2, [pc, #376]	; (8006ea4 <HAL_GPIO_Init+0x308>)
 8006d2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006d30:	6453      	str	r3, [r2, #68]	; 0x44
 8006d32:	4b5c      	ldr	r3, [pc, #368]	; (8006ea4 <HAL_GPIO_Init+0x308>)
 8006d34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006d3a:	60fb      	str	r3, [r7, #12]
 8006d3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006d3e:	4a5a      	ldr	r2, [pc, #360]	; (8006ea8 <HAL_GPIO_Init+0x30c>)
 8006d40:	69fb      	ldr	r3, [r7, #28]
 8006d42:	089b      	lsrs	r3, r3, #2
 8006d44:	3302      	adds	r3, #2
 8006d46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006d4c:	69fb      	ldr	r3, [r7, #28]
 8006d4e:	f003 0303 	and.w	r3, r3, #3
 8006d52:	009b      	lsls	r3, r3, #2
 8006d54:	220f      	movs	r2, #15
 8006d56:	fa02 f303 	lsl.w	r3, r2, r3
 8006d5a:	43db      	mvns	r3, r3
 8006d5c:	69ba      	ldr	r2, [r7, #24]
 8006d5e:	4013      	ands	r3, r2
 8006d60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	4a51      	ldr	r2, [pc, #324]	; (8006eac <HAL_GPIO_Init+0x310>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d02b      	beq.n	8006dc2 <HAL_GPIO_Init+0x226>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	4a50      	ldr	r2, [pc, #320]	; (8006eb0 <HAL_GPIO_Init+0x314>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d025      	beq.n	8006dbe <HAL_GPIO_Init+0x222>
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	4a4f      	ldr	r2, [pc, #316]	; (8006eb4 <HAL_GPIO_Init+0x318>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d01f      	beq.n	8006dba <HAL_GPIO_Init+0x21e>
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	4a4e      	ldr	r2, [pc, #312]	; (8006eb8 <HAL_GPIO_Init+0x31c>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d019      	beq.n	8006db6 <HAL_GPIO_Init+0x21a>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	4a4d      	ldr	r2, [pc, #308]	; (8006ebc <HAL_GPIO_Init+0x320>)
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d013      	beq.n	8006db2 <HAL_GPIO_Init+0x216>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	4a4c      	ldr	r2, [pc, #304]	; (8006ec0 <HAL_GPIO_Init+0x324>)
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d00d      	beq.n	8006dae <HAL_GPIO_Init+0x212>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	4a4b      	ldr	r2, [pc, #300]	; (8006ec4 <HAL_GPIO_Init+0x328>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d007      	beq.n	8006daa <HAL_GPIO_Init+0x20e>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	4a4a      	ldr	r2, [pc, #296]	; (8006ec8 <HAL_GPIO_Init+0x32c>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d101      	bne.n	8006da6 <HAL_GPIO_Init+0x20a>
 8006da2:	2307      	movs	r3, #7
 8006da4:	e00e      	b.n	8006dc4 <HAL_GPIO_Init+0x228>
 8006da6:	2308      	movs	r3, #8
 8006da8:	e00c      	b.n	8006dc4 <HAL_GPIO_Init+0x228>
 8006daa:	2306      	movs	r3, #6
 8006dac:	e00a      	b.n	8006dc4 <HAL_GPIO_Init+0x228>
 8006dae:	2305      	movs	r3, #5
 8006db0:	e008      	b.n	8006dc4 <HAL_GPIO_Init+0x228>
 8006db2:	2304      	movs	r3, #4
 8006db4:	e006      	b.n	8006dc4 <HAL_GPIO_Init+0x228>
 8006db6:	2303      	movs	r3, #3
 8006db8:	e004      	b.n	8006dc4 <HAL_GPIO_Init+0x228>
 8006dba:	2302      	movs	r3, #2
 8006dbc:	e002      	b.n	8006dc4 <HAL_GPIO_Init+0x228>
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	e000      	b.n	8006dc4 <HAL_GPIO_Init+0x228>
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	69fa      	ldr	r2, [r7, #28]
 8006dc6:	f002 0203 	and.w	r2, r2, #3
 8006dca:	0092      	lsls	r2, r2, #2
 8006dcc:	4093      	lsls	r3, r2
 8006dce:	69ba      	ldr	r2, [r7, #24]
 8006dd0:	4313      	orrs	r3, r2
 8006dd2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006dd4:	4934      	ldr	r1, [pc, #208]	; (8006ea8 <HAL_GPIO_Init+0x30c>)
 8006dd6:	69fb      	ldr	r3, [r7, #28]
 8006dd8:	089b      	lsrs	r3, r3, #2
 8006dda:	3302      	adds	r3, #2
 8006ddc:	69ba      	ldr	r2, [r7, #24]
 8006dde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006de2:	4b3a      	ldr	r3, [pc, #232]	; (8006ecc <HAL_GPIO_Init+0x330>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006de8:	693b      	ldr	r3, [r7, #16]
 8006dea:	43db      	mvns	r3, r3
 8006dec:	69ba      	ldr	r2, [r7, #24]
 8006dee:	4013      	ands	r3, r2
 8006df0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	685b      	ldr	r3, [r3, #4]
 8006df6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d003      	beq.n	8006e06 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006dfe:	69ba      	ldr	r2, [r7, #24]
 8006e00:	693b      	ldr	r3, [r7, #16]
 8006e02:	4313      	orrs	r3, r2
 8006e04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006e06:	4a31      	ldr	r2, [pc, #196]	; (8006ecc <HAL_GPIO_Init+0x330>)
 8006e08:	69bb      	ldr	r3, [r7, #24]
 8006e0a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006e0c:	4b2f      	ldr	r3, [pc, #188]	; (8006ecc <HAL_GPIO_Init+0x330>)
 8006e0e:	685b      	ldr	r3, [r3, #4]
 8006e10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006e12:	693b      	ldr	r3, [r7, #16]
 8006e14:	43db      	mvns	r3, r3
 8006e16:	69ba      	ldr	r2, [r7, #24]
 8006e18:	4013      	ands	r3, r2
 8006e1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	685b      	ldr	r3, [r3, #4]
 8006e20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d003      	beq.n	8006e30 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006e28:	69ba      	ldr	r2, [r7, #24]
 8006e2a:	693b      	ldr	r3, [r7, #16]
 8006e2c:	4313      	orrs	r3, r2
 8006e2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006e30:	4a26      	ldr	r2, [pc, #152]	; (8006ecc <HAL_GPIO_Init+0x330>)
 8006e32:	69bb      	ldr	r3, [r7, #24]
 8006e34:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006e36:	4b25      	ldr	r3, [pc, #148]	; (8006ecc <HAL_GPIO_Init+0x330>)
 8006e38:	689b      	ldr	r3, [r3, #8]
 8006e3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006e3c:	693b      	ldr	r3, [r7, #16]
 8006e3e:	43db      	mvns	r3, r3
 8006e40:	69ba      	ldr	r2, [r7, #24]
 8006e42:	4013      	ands	r3, r2
 8006e44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	685b      	ldr	r3, [r3, #4]
 8006e4a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d003      	beq.n	8006e5a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006e52:	69ba      	ldr	r2, [r7, #24]
 8006e54:	693b      	ldr	r3, [r7, #16]
 8006e56:	4313      	orrs	r3, r2
 8006e58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006e5a:	4a1c      	ldr	r2, [pc, #112]	; (8006ecc <HAL_GPIO_Init+0x330>)
 8006e5c:	69bb      	ldr	r3, [r7, #24]
 8006e5e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006e60:	4b1a      	ldr	r3, [pc, #104]	; (8006ecc <HAL_GPIO_Init+0x330>)
 8006e62:	68db      	ldr	r3, [r3, #12]
 8006e64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006e66:	693b      	ldr	r3, [r7, #16]
 8006e68:	43db      	mvns	r3, r3
 8006e6a:	69ba      	ldr	r2, [r7, #24]
 8006e6c:	4013      	ands	r3, r2
 8006e6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	685b      	ldr	r3, [r3, #4]
 8006e74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d003      	beq.n	8006e84 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006e7c:	69ba      	ldr	r2, [r7, #24]
 8006e7e:	693b      	ldr	r3, [r7, #16]
 8006e80:	4313      	orrs	r3, r2
 8006e82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006e84:	4a11      	ldr	r2, [pc, #68]	; (8006ecc <HAL_GPIO_Init+0x330>)
 8006e86:	69bb      	ldr	r3, [r7, #24]
 8006e88:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006e8a:	69fb      	ldr	r3, [r7, #28]
 8006e8c:	3301      	adds	r3, #1
 8006e8e:	61fb      	str	r3, [r7, #28]
 8006e90:	69fb      	ldr	r3, [r7, #28]
 8006e92:	2b0f      	cmp	r3, #15
 8006e94:	f67f ae90 	bls.w	8006bb8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006e98:	bf00      	nop
 8006e9a:	3724      	adds	r7, #36	; 0x24
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea2:	4770      	bx	lr
 8006ea4:	40023800 	.word	0x40023800
 8006ea8:	40013800 	.word	0x40013800
 8006eac:	40020000 	.word	0x40020000
 8006eb0:	40020400 	.word	0x40020400
 8006eb4:	40020800 	.word	0x40020800
 8006eb8:	40020c00 	.word	0x40020c00
 8006ebc:	40021000 	.word	0x40021000
 8006ec0:	40021400 	.word	0x40021400
 8006ec4:	40021800 	.word	0x40021800
 8006ec8:	40021c00 	.word	0x40021c00
 8006ecc:	40013c00 	.word	0x40013c00

08006ed0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006ed0:	b480      	push	{r7}
 8006ed2:	b083      	sub	sp, #12
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
 8006ed8:	460b      	mov	r3, r1
 8006eda:	807b      	strh	r3, [r7, #2]
 8006edc:	4613      	mov	r3, r2
 8006ede:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006ee0:	787b      	ldrb	r3, [r7, #1]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d003      	beq.n	8006eee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006ee6:	887a      	ldrh	r2, [r7, #2]
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006eec:	e003      	b.n	8006ef6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006eee:	887b      	ldrh	r3, [r7, #2]
 8006ef0:	041a      	lsls	r2, r3, #16
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	619a      	str	r2, [r3, #24]
}
 8006ef6:	bf00      	nop
 8006ef8:	370c      	adds	r7, #12
 8006efa:	46bd      	mov	sp, r7
 8006efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f00:	4770      	bx	lr
	...

08006f04 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006f04:	b580      	push	{r7, lr}
 8006f06:	b084      	sub	sp, #16
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d101      	bne.n	8006f16 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006f12:	2301      	movs	r3, #1
 8006f14:	e11f      	b.n	8007156 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f1c:	b2db      	uxtb	r3, r3
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d106      	bne.n	8006f30 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2200      	movs	r2, #0
 8006f26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006f2a:	6878      	ldr	r0, [r7, #4]
 8006f2c:	f7fd fbae 	bl	800468c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2224      	movs	r2, #36	; 0x24
 8006f34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	681a      	ldr	r2, [r3, #0]
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f022 0201 	bic.w	r2, r2, #1
 8006f46:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	681a      	ldr	r2, [r3, #0]
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006f56:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	681a      	ldr	r2, [r3, #0]
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006f66:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006f68:	f000 fd18 	bl	800799c <HAL_RCC_GetPCLK1Freq>
 8006f6c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	685b      	ldr	r3, [r3, #4]
 8006f72:	4a7b      	ldr	r2, [pc, #492]	; (8007160 <HAL_I2C_Init+0x25c>)
 8006f74:	4293      	cmp	r3, r2
 8006f76:	d807      	bhi.n	8006f88 <HAL_I2C_Init+0x84>
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	4a7a      	ldr	r2, [pc, #488]	; (8007164 <HAL_I2C_Init+0x260>)
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	bf94      	ite	ls
 8006f80:	2301      	movls	r3, #1
 8006f82:	2300      	movhi	r3, #0
 8006f84:	b2db      	uxtb	r3, r3
 8006f86:	e006      	b.n	8006f96 <HAL_I2C_Init+0x92>
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	4a77      	ldr	r2, [pc, #476]	; (8007168 <HAL_I2C_Init+0x264>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	bf94      	ite	ls
 8006f90:	2301      	movls	r3, #1
 8006f92:	2300      	movhi	r3, #0
 8006f94:	b2db      	uxtb	r3, r3
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d001      	beq.n	8006f9e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	e0db      	b.n	8007156 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	4a72      	ldr	r2, [pc, #456]	; (800716c <HAL_I2C_Init+0x268>)
 8006fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8006fa6:	0c9b      	lsrs	r3, r3, #18
 8006fa8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	685b      	ldr	r3, [r3, #4]
 8006fb0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	68ba      	ldr	r2, [r7, #8]
 8006fba:	430a      	orrs	r2, r1
 8006fbc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	6a1b      	ldr	r3, [r3, #32]
 8006fc4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	685b      	ldr	r3, [r3, #4]
 8006fcc:	4a64      	ldr	r2, [pc, #400]	; (8007160 <HAL_I2C_Init+0x25c>)
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	d802      	bhi.n	8006fd8 <HAL_I2C_Init+0xd4>
 8006fd2:	68bb      	ldr	r3, [r7, #8]
 8006fd4:	3301      	adds	r3, #1
 8006fd6:	e009      	b.n	8006fec <HAL_I2C_Init+0xe8>
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006fde:	fb02 f303 	mul.w	r3, r2, r3
 8006fe2:	4a63      	ldr	r2, [pc, #396]	; (8007170 <HAL_I2C_Init+0x26c>)
 8006fe4:	fba2 2303 	umull	r2, r3, r2, r3
 8006fe8:	099b      	lsrs	r3, r3, #6
 8006fea:	3301      	adds	r3, #1
 8006fec:	687a      	ldr	r2, [r7, #4]
 8006fee:	6812      	ldr	r2, [r2, #0]
 8006ff0:	430b      	orrs	r3, r1
 8006ff2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	69db      	ldr	r3, [r3, #28]
 8006ffa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006ffe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	685b      	ldr	r3, [r3, #4]
 8007006:	4956      	ldr	r1, [pc, #344]	; (8007160 <HAL_I2C_Init+0x25c>)
 8007008:	428b      	cmp	r3, r1
 800700a:	d80d      	bhi.n	8007028 <HAL_I2C_Init+0x124>
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	1e59      	subs	r1, r3, #1
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	685b      	ldr	r3, [r3, #4]
 8007014:	005b      	lsls	r3, r3, #1
 8007016:	fbb1 f3f3 	udiv	r3, r1, r3
 800701a:	3301      	adds	r3, #1
 800701c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007020:	2b04      	cmp	r3, #4
 8007022:	bf38      	it	cc
 8007024:	2304      	movcc	r3, #4
 8007026:	e04f      	b.n	80070c8 <HAL_I2C_Init+0x1c4>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	689b      	ldr	r3, [r3, #8]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d111      	bne.n	8007054 <HAL_I2C_Init+0x150>
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	1e58      	subs	r0, r3, #1
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6859      	ldr	r1, [r3, #4]
 8007038:	460b      	mov	r3, r1
 800703a:	005b      	lsls	r3, r3, #1
 800703c:	440b      	add	r3, r1
 800703e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007042:	3301      	adds	r3, #1
 8007044:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007048:	2b00      	cmp	r3, #0
 800704a:	bf0c      	ite	eq
 800704c:	2301      	moveq	r3, #1
 800704e:	2300      	movne	r3, #0
 8007050:	b2db      	uxtb	r3, r3
 8007052:	e012      	b.n	800707a <HAL_I2C_Init+0x176>
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	1e58      	subs	r0, r3, #1
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	6859      	ldr	r1, [r3, #4]
 800705c:	460b      	mov	r3, r1
 800705e:	009b      	lsls	r3, r3, #2
 8007060:	440b      	add	r3, r1
 8007062:	0099      	lsls	r1, r3, #2
 8007064:	440b      	add	r3, r1
 8007066:	fbb0 f3f3 	udiv	r3, r0, r3
 800706a:	3301      	adds	r3, #1
 800706c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007070:	2b00      	cmp	r3, #0
 8007072:	bf0c      	ite	eq
 8007074:	2301      	moveq	r3, #1
 8007076:	2300      	movne	r3, #0
 8007078:	b2db      	uxtb	r3, r3
 800707a:	2b00      	cmp	r3, #0
 800707c:	d001      	beq.n	8007082 <HAL_I2C_Init+0x17e>
 800707e:	2301      	movs	r3, #1
 8007080:	e022      	b.n	80070c8 <HAL_I2C_Init+0x1c4>
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	689b      	ldr	r3, [r3, #8]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d10e      	bne.n	80070a8 <HAL_I2C_Init+0x1a4>
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	1e58      	subs	r0, r3, #1
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6859      	ldr	r1, [r3, #4]
 8007092:	460b      	mov	r3, r1
 8007094:	005b      	lsls	r3, r3, #1
 8007096:	440b      	add	r3, r1
 8007098:	fbb0 f3f3 	udiv	r3, r0, r3
 800709c:	3301      	adds	r3, #1
 800709e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80070a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80070a6:	e00f      	b.n	80070c8 <HAL_I2C_Init+0x1c4>
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	1e58      	subs	r0, r3, #1
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	6859      	ldr	r1, [r3, #4]
 80070b0:	460b      	mov	r3, r1
 80070b2:	009b      	lsls	r3, r3, #2
 80070b4:	440b      	add	r3, r1
 80070b6:	0099      	lsls	r1, r3, #2
 80070b8:	440b      	add	r3, r1
 80070ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80070be:	3301      	adds	r3, #1
 80070c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80070c4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80070c8:	6879      	ldr	r1, [r7, #4]
 80070ca:	6809      	ldr	r1, [r1, #0]
 80070cc:	4313      	orrs	r3, r2
 80070ce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	69da      	ldr	r2, [r3, #28]
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6a1b      	ldr	r3, [r3, #32]
 80070e2:	431a      	orrs	r2, r3
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	430a      	orrs	r2, r1
 80070ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	689b      	ldr	r3, [r3, #8]
 80070f2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80070f6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80070fa:	687a      	ldr	r2, [r7, #4]
 80070fc:	6911      	ldr	r1, [r2, #16]
 80070fe:	687a      	ldr	r2, [r7, #4]
 8007100:	68d2      	ldr	r2, [r2, #12]
 8007102:	4311      	orrs	r1, r2
 8007104:	687a      	ldr	r2, [r7, #4]
 8007106:	6812      	ldr	r2, [r2, #0]
 8007108:	430b      	orrs	r3, r1
 800710a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	68db      	ldr	r3, [r3, #12]
 8007112:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	695a      	ldr	r2, [r3, #20]
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	699b      	ldr	r3, [r3, #24]
 800711e:	431a      	orrs	r2, r3
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	430a      	orrs	r2, r1
 8007126:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	681a      	ldr	r2, [r3, #0]
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f042 0201 	orr.w	r2, r2, #1
 8007136:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2200      	movs	r2, #0
 800713c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2220      	movs	r2, #32
 8007142:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2200      	movs	r2, #0
 800714a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2200      	movs	r2, #0
 8007150:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007154:	2300      	movs	r3, #0
}
 8007156:	4618      	mov	r0, r3
 8007158:	3710      	adds	r7, #16
 800715a:	46bd      	mov	sp, r7
 800715c:	bd80      	pop	{r7, pc}
 800715e:	bf00      	nop
 8007160:	000186a0 	.word	0x000186a0
 8007164:	001e847f 	.word	0x001e847f
 8007168:	003d08ff 	.word	0x003d08ff
 800716c:	431bde83 	.word	0x431bde83
 8007170:	10624dd3 	.word	0x10624dd3

08007174 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007174:	b580      	push	{r7, lr}
 8007176:	b086      	sub	sp, #24
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2b00      	cmp	r3, #0
 8007180:	d101      	bne.n	8007186 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007182:	2301      	movs	r3, #1
 8007184:	e25b      	b.n	800763e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	f003 0301 	and.w	r3, r3, #1
 800718e:	2b00      	cmp	r3, #0
 8007190:	d075      	beq.n	800727e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007192:	4ba3      	ldr	r3, [pc, #652]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 8007194:	689b      	ldr	r3, [r3, #8]
 8007196:	f003 030c 	and.w	r3, r3, #12
 800719a:	2b04      	cmp	r3, #4
 800719c:	d00c      	beq.n	80071b8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800719e:	4ba0      	ldr	r3, [pc, #640]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 80071a0:	689b      	ldr	r3, [r3, #8]
 80071a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80071a6:	2b08      	cmp	r3, #8
 80071a8:	d112      	bne.n	80071d0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80071aa:	4b9d      	ldr	r3, [pc, #628]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 80071ac:	685b      	ldr	r3, [r3, #4]
 80071ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80071b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80071b6:	d10b      	bne.n	80071d0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80071b8:	4b99      	ldr	r3, [pc, #612]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d05b      	beq.n	800727c <HAL_RCC_OscConfig+0x108>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	685b      	ldr	r3, [r3, #4]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d157      	bne.n	800727c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80071cc:	2301      	movs	r3, #1
 80071ce:	e236      	b.n	800763e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	685b      	ldr	r3, [r3, #4]
 80071d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80071d8:	d106      	bne.n	80071e8 <HAL_RCC_OscConfig+0x74>
 80071da:	4b91      	ldr	r3, [pc, #580]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	4a90      	ldr	r2, [pc, #576]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 80071e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80071e4:	6013      	str	r3, [r2, #0]
 80071e6:	e01d      	b.n	8007224 <HAL_RCC_OscConfig+0xb0>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	685b      	ldr	r3, [r3, #4]
 80071ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80071f0:	d10c      	bne.n	800720c <HAL_RCC_OscConfig+0x98>
 80071f2:	4b8b      	ldr	r3, [pc, #556]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	4a8a      	ldr	r2, [pc, #552]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 80071f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80071fc:	6013      	str	r3, [r2, #0]
 80071fe:	4b88      	ldr	r3, [pc, #544]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	4a87      	ldr	r2, [pc, #540]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 8007204:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007208:	6013      	str	r3, [r2, #0]
 800720a:	e00b      	b.n	8007224 <HAL_RCC_OscConfig+0xb0>
 800720c:	4b84      	ldr	r3, [pc, #528]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4a83      	ldr	r2, [pc, #524]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 8007212:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007216:	6013      	str	r3, [r2, #0]
 8007218:	4b81      	ldr	r3, [pc, #516]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	4a80      	ldr	r2, [pc, #512]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 800721e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007222:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	685b      	ldr	r3, [r3, #4]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d013      	beq.n	8007254 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800722c:	f7fe fbf2 	bl	8005a14 <HAL_GetTick>
 8007230:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007232:	e008      	b.n	8007246 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007234:	f7fe fbee 	bl	8005a14 <HAL_GetTick>
 8007238:	4602      	mov	r2, r0
 800723a:	693b      	ldr	r3, [r7, #16]
 800723c:	1ad3      	subs	r3, r2, r3
 800723e:	2b64      	cmp	r3, #100	; 0x64
 8007240:	d901      	bls.n	8007246 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007242:	2303      	movs	r3, #3
 8007244:	e1fb      	b.n	800763e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007246:	4b76      	ldr	r3, [pc, #472]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800724e:	2b00      	cmp	r3, #0
 8007250:	d0f0      	beq.n	8007234 <HAL_RCC_OscConfig+0xc0>
 8007252:	e014      	b.n	800727e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007254:	f7fe fbde 	bl	8005a14 <HAL_GetTick>
 8007258:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800725a:	e008      	b.n	800726e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800725c:	f7fe fbda 	bl	8005a14 <HAL_GetTick>
 8007260:	4602      	mov	r2, r0
 8007262:	693b      	ldr	r3, [r7, #16]
 8007264:	1ad3      	subs	r3, r2, r3
 8007266:	2b64      	cmp	r3, #100	; 0x64
 8007268:	d901      	bls.n	800726e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800726a:	2303      	movs	r3, #3
 800726c:	e1e7      	b.n	800763e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800726e:	4b6c      	ldr	r3, [pc, #432]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007276:	2b00      	cmp	r3, #0
 8007278:	d1f0      	bne.n	800725c <HAL_RCC_OscConfig+0xe8>
 800727a:	e000      	b.n	800727e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800727c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f003 0302 	and.w	r3, r3, #2
 8007286:	2b00      	cmp	r3, #0
 8007288:	d063      	beq.n	8007352 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800728a:	4b65      	ldr	r3, [pc, #404]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 800728c:	689b      	ldr	r3, [r3, #8]
 800728e:	f003 030c 	and.w	r3, r3, #12
 8007292:	2b00      	cmp	r3, #0
 8007294:	d00b      	beq.n	80072ae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007296:	4b62      	ldr	r3, [pc, #392]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 8007298:	689b      	ldr	r3, [r3, #8]
 800729a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800729e:	2b08      	cmp	r3, #8
 80072a0:	d11c      	bne.n	80072dc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80072a2:	4b5f      	ldr	r3, [pc, #380]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 80072a4:	685b      	ldr	r3, [r3, #4]
 80072a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d116      	bne.n	80072dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80072ae:	4b5c      	ldr	r3, [pc, #368]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	f003 0302 	and.w	r3, r3, #2
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d005      	beq.n	80072c6 <HAL_RCC_OscConfig+0x152>
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	68db      	ldr	r3, [r3, #12]
 80072be:	2b01      	cmp	r3, #1
 80072c0:	d001      	beq.n	80072c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80072c2:	2301      	movs	r3, #1
 80072c4:	e1bb      	b.n	800763e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80072c6:	4b56      	ldr	r3, [pc, #344]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	691b      	ldr	r3, [r3, #16]
 80072d2:	00db      	lsls	r3, r3, #3
 80072d4:	4952      	ldr	r1, [pc, #328]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 80072d6:	4313      	orrs	r3, r2
 80072d8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80072da:	e03a      	b.n	8007352 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	68db      	ldr	r3, [r3, #12]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d020      	beq.n	8007326 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80072e4:	4b4f      	ldr	r3, [pc, #316]	; (8007424 <HAL_RCC_OscConfig+0x2b0>)
 80072e6:	2201      	movs	r2, #1
 80072e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072ea:	f7fe fb93 	bl	8005a14 <HAL_GetTick>
 80072ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80072f0:	e008      	b.n	8007304 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80072f2:	f7fe fb8f 	bl	8005a14 <HAL_GetTick>
 80072f6:	4602      	mov	r2, r0
 80072f8:	693b      	ldr	r3, [r7, #16]
 80072fa:	1ad3      	subs	r3, r2, r3
 80072fc:	2b02      	cmp	r3, #2
 80072fe:	d901      	bls.n	8007304 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007300:	2303      	movs	r3, #3
 8007302:	e19c      	b.n	800763e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007304:	4b46      	ldr	r3, [pc, #280]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f003 0302 	and.w	r3, r3, #2
 800730c:	2b00      	cmp	r3, #0
 800730e:	d0f0      	beq.n	80072f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007310:	4b43      	ldr	r3, [pc, #268]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	691b      	ldr	r3, [r3, #16]
 800731c:	00db      	lsls	r3, r3, #3
 800731e:	4940      	ldr	r1, [pc, #256]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 8007320:	4313      	orrs	r3, r2
 8007322:	600b      	str	r3, [r1, #0]
 8007324:	e015      	b.n	8007352 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007326:	4b3f      	ldr	r3, [pc, #252]	; (8007424 <HAL_RCC_OscConfig+0x2b0>)
 8007328:	2200      	movs	r2, #0
 800732a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800732c:	f7fe fb72 	bl	8005a14 <HAL_GetTick>
 8007330:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007332:	e008      	b.n	8007346 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007334:	f7fe fb6e 	bl	8005a14 <HAL_GetTick>
 8007338:	4602      	mov	r2, r0
 800733a:	693b      	ldr	r3, [r7, #16]
 800733c:	1ad3      	subs	r3, r2, r3
 800733e:	2b02      	cmp	r3, #2
 8007340:	d901      	bls.n	8007346 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007342:	2303      	movs	r3, #3
 8007344:	e17b      	b.n	800763e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007346:	4b36      	ldr	r3, [pc, #216]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f003 0302 	and.w	r3, r3, #2
 800734e:	2b00      	cmp	r3, #0
 8007350:	d1f0      	bne.n	8007334 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f003 0308 	and.w	r3, r3, #8
 800735a:	2b00      	cmp	r3, #0
 800735c:	d030      	beq.n	80073c0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	695b      	ldr	r3, [r3, #20]
 8007362:	2b00      	cmp	r3, #0
 8007364:	d016      	beq.n	8007394 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007366:	4b30      	ldr	r3, [pc, #192]	; (8007428 <HAL_RCC_OscConfig+0x2b4>)
 8007368:	2201      	movs	r2, #1
 800736a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800736c:	f7fe fb52 	bl	8005a14 <HAL_GetTick>
 8007370:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007372:	e008      	b.n	8007386 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007374:	f7fe fb4e 	bl	8005a14 <HAL_GetTick>
 8007378:	4602      	mov	r2, r0
 800737a:	693b      	ldr	r3, [r7, #16]
 800737c:	1ad3      	subs	r3, r2, r3
 800737e:	2b02      	cmp	r3, #2
 8007380:	d901      	bls.n	8007386 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007382:	2303      	movs	r3, #3
 8007384:	e15b      	b.n	800763e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007386:	4b26      	ldr	r3, [pc, #152]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 8007388:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800738a:	f003 0302 	and.w	r3, r3, #2
 800738e:	2b00      	cmp	r3, #0
 8007390:	d0f0      	beq.n	8007374 <HAL_RCC_OscConfig+0x200>
 8007392:	e015      	b.n	80073c0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007394:	4b24      	ldr	r3, [pc, #144]	; (8007428 <HAL_RCC_OscConfig+0x2b4>)
 8007396:	2200      	movs	r2, #0
 8007398:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800739a:	f7fe fb3b 	bl	8005a14 <HAL_GetTick>
 800739e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80073a0:	e008      	b.n	80073b4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80073a2:	f7fe fb37 	bl	8005a14 <HAL_GetTick>
 80073a6:	4602      	mov	r2, r0
 80073a8:	693b      	ldr	r3, [r7, #16]
 80073aa:	1ad3      	subs	r3, r2, r3
 80073ac:	2b02      	cmp	r3, #2
 80073ae:	d901      	bls.n	80073b4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80073b0:	2303      	movs	r3, #3
 80073b2:	e144      	b.n	800763e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80073b4:	4b1a      	ldr	r3, [pc, #104]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 80073b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80073b8:	f003 0302 	and.w	r3, r3, #2
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d1f0      	bne.n	80073a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f003 0304 	and.w	r3, r3, #4
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	f000 80a0 	beq.w	800750e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80073ce:	2300      	movs	r3, #0
 80073d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80073d2:	4b13      	ldr	r3, [pc, #76]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 80073d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d10f      	bne.n	80073fe <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80073de:	2300      	movs	r3, #0
 80073e0:	60bb      	str	r3, [r7, #8]
 80073e2:	4b0f      	ldr	r3, [pc, #60]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 80073e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073e6:	4a0e      	ldr	r2, [pc, #56]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 80073e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80073ec:	6413      	str	r3, [r2, #64]	; 0x40
 80073ee:	4b0c      	ldr	r3, [pc, #48]	; (8007420 <HAL_RCC_OscConfig+0x2ac>)
 80073f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80073f6:	60bb      	str	r3, [r7, #8]
 80073f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80073fa:	2301      	movs	r3, #1
 80073fc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80073fe:	4b0b      	ldr	r3, [pc, #44]	; (800742c <HAL_RCC_OscConfig+0x2b8>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007406:	2b00      	cmp	r3, #0
 8007408:	d121      	bne.n	800744e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800740a:	4b08      	ldr	r3, [pc, #32]	; (800742c <HAL_RCC_OscConfig+0x2b8>)
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4a07      	ldr	r2, [pc, #28]	; (800742c <HAL_RCC_OscConfig+0x2b8>)
 8007410:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007414:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007416:	f7fe fafd 	bl	8005a14 <HAL_GetTick>
 800741a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800741c:	e011      	b.n	8007442 <HAL_RCC_OscConfig+0x2ce>
 800741e:	bf00      	nop
 8007420:	40023800 	.word	0x40023800
 8007424:	42470000 	.word	0x42470000
 8007428:	42470e80 	.word	0x42470e80
 800742c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007430:	f7fe faf0 	bl	8005a14 <HAL_GetTick>
 8007434:	4602      	mov	r2, r0
 8007436:	693b      	ldr	r3, [r7, #16]
 8007438:	1ad3      	subs	r3, r2, r3
 800743a:	2b02      	cmp	r3, #2
 800743c:	d901      	bls.n	8007442 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800743e:	2303      	movs	r3, #3
 8007440:	e0fd      	b.n	800763e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007442:	4b81      	ldr	r3, [pc, #516]	; (8007648 <HAL_RCC_OscConfig+0x4d4>)
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800744a:	2b00      	cmp	r3, #0
 800744c:	d0f0      	beq.n	8007430 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	689b      	ldr	r3, [r3, #8]
 8007452:	2b01      	cmp	r3, #1
 8007454:	d106      	bne.n	8007464 <HAL_RCC_OscConfig+0x2f0>
 8007456:	4b7d      	ldr	r3, [pc, #500]	; (800764c <HAL_RCC_OscConfig+0x4d8>)
 8007458:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800745a:	4a7c      	ldr	r2, [pc, #496]	; (800764c <HAL_RCC_OscConfig+0x4d8>)
 800745c:	f043 0301 	orr.w	r3, r3, #1
 8007460:	6713      	str	r3, [r2, #112]	; 0x70
 8007462:	e01c      	b.n	800749e <HAL_RCC_OscConfig+0x32a>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	689b      	ldr	r3, [r3, #8]
 8007468:	2b05      	cmp	r3, #5
 800746a:	d10c      	bne.n	8007486 <HAL_RCC_OscConfig+0x312>
 800746c:	4b77      	ldr	r3, [pc, #476]	; (800764c <HAL_RCC_OscConfig+0x4d8>)
 800746e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007470:	4a76      	ldr	r2, [pc, #472]	; (800764c <HAL_RCC_OscConfig+0x4d8>)
 8007472:	f043 0304 	orr.w	r3, r3, #4
 8007476:	6713      	str	r3, [r2, #112]	; 0x70
 8007478:	4b74      	ldr	r3, [pc, #464]	; (800764c <HAL_RCC_OscConfig+0x4d8>)
 800747a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800747c:	4a73      	ldr	r2, [pc, #460]	; (800764c <HAL_RCC_OscConfig+0x4d8>)
 800747e:	f043 0301 	orr.w	r3, r3, #1
 8007482:	6713      	str	r3, [r2, #112]	; 0x70
 8007484:	e00b      	b.n	800749e <HAL_RCC_OscConfig+0x32a>
 8007486:	4b71      	ldr	r3, [pc, #452]	; (800764c <HAL_RCC_OscConfig+0x4d8>)
 8007488:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800748a:	4a70      	ldr	r2, [pc, #448]	; (800764c <HAL_RCC_OscConfig+0x4d8>)
 800748c:	f023 0301 	bic.w	r3, r3, #1
 8007490:	6713      	str	r3, [r2, #112]	; 0x70
 8007492:	4b6e      	ldr	r3, [pc, #440]	; (800764c <HAL_RCC_OscConfig+0x4d8>)
 8007494:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007496:	4a6d      	ldr	r2, [pc, #436]	; (800764c <HAL_RCC_OscConfig+0x4d8>)
 8007498:	f023 0304 	bic.w	r3, r3, #4
 800749c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	689b      	ldr	r3, [r3, #8]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d015      	beq.n	80074d2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074a6:	f7fe fab5 	bl	8005a14 <HAL_GetTick>
 80074aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80074ac:	e00a      	b.n	80074c4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80074ae:	f7fe fab1 	bl	8005a14 <HAL_GetTick>
 80074b2:	4602      	mov	r2, r0
 80074b4:	693b      	ldr	r3, [r7, #16]
 80074b6:	1ad3      	subs	r3, r2, r3
 80074b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80074bc:	4293      	cmp	r3, r2
 80074be:	d901      	bls.n	80074c4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80074c0:	2303      	movs	r3, #3
 80074c2:	e0bc      	b.n	800763e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80074c4:	4b61      	ldr	r3, [pc, #388]	; (800764c <HAL_RCC_OscConfig+0x4d8>)
 80074c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074c8:	f003 0302 	and.w	r3, r3, #2
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d0ee      	beq.n	80074ae <HAL_RCC_OscConfig+0x33a>
 80074d0:	e014      	b.n	80074fc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80074d2:	f7fe fa9f 	bl	8005a14 <HAL_GetTick>
 80074d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80074d8:	e00a      	b.n	80074f0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80074da:	f7fe fa9b 	bl	8005a14 <HAL_GetTick>
 80074de:	4602      	mov	r2, r0
 80074e0:	693b      	ldr	r3, [r7, #16]
 80074e2:	1ad3      	subs	r3, r2, r3
 80074e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80074e8:	4293      	cmp	r3, r2
 80074ea:	d901      	bls.n	80074f0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80074ec:	2303      	movs	r3, #3
 80074ee:	e0a6      	b.n	800763e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80074f0:	4b56      	ldr	r3, [pc, #344]	; (800764c <HAL_RCC_OscConfig+0x4d8>)
 80074f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074f4:	f003 0302 	and.w	r3, r3, #2
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d1ee      	bne.n	80074da <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80074fc:	7dfb      	ldrb	r3, [r7, #23]
 80074fe:	2b01      	cmp	r3, #1
 8007500:	d105      	bne.n	800750e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007502:	4b52      	ldr	r3, [pc, #328]	; (800764c <HAL_RCC_OscConfig+0x4d8>)
 8007504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007506:	4a51      	ldr	r2, [pc, #324]	; (800764c <HAL_RCC_OscConfig+0x4d8>)
 8007508:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800750c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	699b      	ldr	r3, [r3, #24]
 8007512:	2b00      	cmp	r3, #0
 8007514:	f000 8092 	beq.w	800763c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007518:	4b4c      	ldr	r3, [pc, #304]	; (800764c <HAL_RCC_OscConfig+0x4d8>)
 800751a:	689b      	ldr	r3, [r3, #8]
 800751c:	f003 030c 	and.w	r3, r3, #12
 8007520:	2b08      	cmp	r3, #8
 8007522:	d05c      	beq.n	80075de <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	699b      	ldr	r3, [r3, #24]
 8007528:	2b02      	cmp	r3, #2
 800752a:	d141      	bne.n	80075b0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800752c:	4b48      	ldr	r3, [pc, #288]	; (8007650 <HAL_RCC_OscConfig+0x4dc>)
 800752e:	2200      	movs	r2, #0
 8007530:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007532:	f7fe fa6f 	bl	8005a14 <HAL_GetTick>
 8007536:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007538:	e008      	b.n	800754c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800753a:	f7fe fa6b 	bl	8005a14 <HAL_GetTick>
 800753e:	4602      	mov	r2, r0
 8007540:	693b      	ldr	r3, [r7, #16]
 8007542:	1ad3      	subs	r3, r2, r3
 8007544:	2b02      	cmp	r3, #2
 8007546:	d901      	bls.n	800754c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8007548:	2303      	movs	r3, #3
 800754a:	e078      	b.n	800763e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800754c:	4b3f      	ldr	r3, [pc, #252]	; (800764c <HAL_RCC_OscConfig+0x4d8>)
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007554:	2b00      	cmp	r3, #0
 8007556:	d1f0      	bne.n	800753a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	69da      	ldr	r2, [r3, #28]
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	6a1b      	ldr	r3, [r3, #32]
 8007560:	431a      	orrs	r2, r3
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007566:	019b      	lsls	r3, r3, #6
 8007568:	431a      	orrs	r2, r3
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800756e:	085b      	lsrs	r3, r3, #1
 8007570:	3b01      	subs	r3, #1
 8007572:	041b      	lsls	r3, r3, #16
 8007574:	431a      	orrs	r2, r3
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800757a:	061b      	lsls	r3, r3, #24
 800757c:	4933      	ldr	r1, [pc, #204]	; (800764c <HAL_RCC_OscConfig+0x4d8>)
 800757e:	4313      	orrs	r3, r2
 8007580:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007582:	4b33      	ldr	r3, [pc, #204]	; (8007650 <HAL_RCC_OscConfig+0x4dc>)
 8007584:	2201      	movs	r2, #1
 8007586:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007588:	f7fe fa44 	bl	8005a14 <HAL_GetTick>
 800758c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800758e:	e008      	b.n	80075a2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007590:	f7fe fa40 	bl	8005a14 <HAL_GetTick>
 8007594:	4602      	mov	r2, r0
 8007596:	693b      	ldr	r3, [r7, #16]
 8007598:	1ad3      	subs	r3, r2, r3
 800759a:	2b02      	cmp	r3, #2
 800759c:	d901      	bls.n	80075a2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800759e:	2303      	movs	r3, #3
 80075a0:	e04d      	b.n	800763e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80075a2:	4b2a      	ldr	r3, [pc, #168]	; (800764c <HAL_RCC_OscConfig+0x4d8>)
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d0f0      	beq.n	8007590 <HAL_RCC_OscConfig+0x41c>
 80075ae:	e045      	b.n	800763c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80075b0:	4b27      	ldr	r3, [pc, #156]	; (8007650 <HAL_RCC_OscConfig+0x4dc>)
 80075b2:	2200      	movs	r2, #0
 80075b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80075b6:	f7fe fa2d 	bl	8005a14 <HAL_GetTick>
 80075ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80075bc:	e008      	b.n	80075d0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80075be:	f7fe fa29 	bl	8005a14 <HAL_GetTick>
 80075c2:	4602      	mov	r2, r0
 80075c4:	693b      	ldr	r3, [r7, #16]
 80075c6:	1ad3      	subs	r3, r2, r3
 80075c8:	2b02      	cmp	r3, #2
 80075ca:	d901      	bls.n	80075d0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80075cc:	2303      	movs	r3, #3
 80075ce:	e036      	b.n	800763e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80075d0:	4b1e      	ldr	r3, [pc, #120]	; (800764c <HAL_RCC_OscConfig+0x4d8>)
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d1f0      	bne.n	80075be <HAL_RCC_OscConfig+0x44a>
 80075dc:	e02e      	b.n	800763c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	699b      	ldr	r3, [r3, #24]
 80075e2:	2b01      	cmp	r3, #1
 80075e4:	d101      	bne.n	80075ea <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80075e6:	2301      	movs	r3, #1
 80075e8:	e029      	b.n	800763e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80075ea:	4b18      	ldr	r3, [pc, #96]	; (800764c <HAL_RCC_OscConfig+0x4d8>)
 80075ec:	685b      	ldr	r3, [r3, #4]
 80075ee:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	69db      	ldr	r3, [r3, #28]
 80075fa:	429a      	cmp	r2, r3
 80075fc:	d11c      	bne.n	8007638 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007608:	429a      	cmp	r2, r3
 800760a:	d115      	bne.n	8007638 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800760c:	68fa      	ldr	r2, [r7, #12]
 800760e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007612:	4013      	ands	r3, r2
 8007614:	687a      	ldr	r2, [r7, #4]
 8007616:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007618:	4293      	cmp	r3, r2
 800761a:	d10d      	bne.n	8007638 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8007626:	429a      	cmp	r2, r3
 8007628:	d106      	bne.n	8007638 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007634:	429a      	cmp	r2, r3
 8007636:	d001      	beq.n	800763c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8007638:	2301      	movs	r3, #1
 800763a:	e000      	b.n	800763e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800763c:	2300      	movs	r3, #0
}
 800763e:	4618      	mov	r0, r3
 8007640:	3718      	adds	r7, #24
 8007642:	46bd      	mov	sp, r7
 8007644:	bd80      	pop	{r7, pc}
 8007646:	bf00      	nop
 8007648:	40007000 	.word	0x40007000
 800764c:	40023800 	.word	0x40023800
 8007650:	42470060 	.word	0x42470060

08007654 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b084      	sub	sp, #16
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
 800765c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d101      	bne.n	8007668 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007664:	2301      	movs	r3, #1
 8007666:	e0cc      	b.n	8007802 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007668:	4b68      	ldr	r3, [pc, #416]	; (800780c <HAL_RCC_ClockConfig+0x1b8>)
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f003 030f 	and.w	r3, r3, #15
 8007670:	683a      	ldr	r2, [r7, #0]
 8007672:	429a      	cmp	r2, r3
 8007674:	d90c      	bls.n	8007690 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007676:	4b65      	ldr	r3, [pc, #404]	; (800780c <HAL_RCC_ClockConfig+0x1b8>)
 8007678:	683a      	ldr	r2, [r7, #0]
 800767a:	b2d2      	uxtb	r2, r2
 800767c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800767e:	4b63      	ldr	r3, [pc, #396]	; (800780c <HAL_RCC_ClockConfig+0x1b8>)
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f003 030f 	and.w	r3, r3, #15
 8007686:	683a      	ldr	r2, [r7, #0]
 8007688:	429a      	cmp	r2, r3
 800768a:	d001      	beq.n	8007690 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800768c:	2301      	movs	r3, #1
 800768e:	e0b8      	b.n	8007802 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	f003 0302 	and.w	r3, r3, #2
 8007698:	2b00      	cmp	r3, #0
 800769a:	d020      	beq.n	80076de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f003 0304 	and.w	r3, r3, #4
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d005      	beq.n	80076b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80076a8:	4b59      	ldr	r3, [pc, #356]	; (8007810 <HAL_RCC_ClockConfig+0x1bc>)
 80076aa:	689b      	ldr	r3, [r3, #8]
 80076ac:	4a58      	ldr	r2, [pc, #352]	; (8007810 <HAL_RCC_ClockConfig+0x1bc>)
 80076ae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80076b2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f003 0308 	and.w	r3, r3, #8
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d005      	beq.n	80076cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80076c0:	4b53      	ldr	r3, [pc, #332]	; (8007810 <HAL_RCC_ClockConfig+0x1bc>)
 80076c2:	689b      	ldr	r3, [r3, #8]
 80076c4:	4a52      	ldr	r2, [pc, #328]	; (8007810 <HAL_RCC_ClockConfig+0x1bc>)
 80076c6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80076ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80076cc:	4b50      	ldr	r3, [pc, #320]	; (8007810 <HAL_RCC_ClockConfig+0x1bc>)
 80076ce:	689b      	ldr	r3, [r3, #8]
 80076d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	689b      	ldr	r3, [r3, #8]
 80076d8:	494d      	ldr	r1, [pc, #308]	; (8007810 <HAL_RCC_ClockConfig+0x1bc>)
 80076da:	4313      	orrs	r3, r2
 80076dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f003 0301 	and.w	r3, r3, #1
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d044      	beq.n	8007774 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	685b      	ldr	r3, [r3, #4]
 80076ee:	2b01      	cmp	r3, #1
 80076f0:	d107      	bne.n	8007702 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80076f2:	4b47      	ldr	r3, [pc, #284]	; (8007810 <HAL_RCC_ClockConfig+0x1bc>)
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d119      	bne.n	8007732 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80076fe:	2301      	movs	r3, #1
 8007700:	e07f      	b.n	8007802 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	685b      	ldr	r3, [r3, #4]
 8007706:	2b02      	cmp	r3, #2
 8007708:	d003      	beq.n	8007712 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800770e:	2b03      	cmp	r3, #3
 8007710:	d107      	bne.n	8007722 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007712:	4b3f      	ldr	r3, [pc, #252]	; (8007810 <HAL_RCC_ClockConfig+0x1bc>)
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800771a:	2b00      	cmp	r3, #0
 800771c:	d109      	bne.n	8007732 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800771e:	2301      	movs	r3, #1
 8007720:	e06f      	b.n	8007802 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007722:	4b3b      	ldr	r3, [pc, #236]	; (8007810 <HAL_RCC_ClockConfig+0x1bc>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f003 0302 	and.w	r3, r3, #2
 800772a:	2b00      	cmp	r3, #0
 800772c:	d101      	bne.n	8007732 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800772e:	2301      	movs	r3, #1
 8007730:	e067      	b.n	8007802 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007732:	4b37      	ldr	r3, [pc, #220]	; (8007810 <HAL_RCC_ClockConfig+0x1bc>)
 8007734:	689b      	ldr	r3, [r3, #8]
 8007736:	f023 0203 	bic.w	r2, r3, #3
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	685b      	ldr	r3, [r3, #4]
 800773e:	4934      	ldr	r1, [pc, #208]	; (8007810 <HAL_RCC_ClockConfig+0x1bc>)
 8007740:	4313      	orrs	r3, r2
 8007742:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007744:	f7fe f966 	bl	8005a14 <HAL_GetTick>
 8007748:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800774a:	e00a      	b.n	8007762 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800774c:	f7fe f962 	bl	8005a14 <HAL_GetTick>
 8007750:	4602      	mov	r2, r0
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	1ad3      	subs	r3, r2, r3
 8007756:	f241 3288 	movw	r2, #5000	; 0x1388
 800775a:	4293      	cmp	r3, r2
 800775c:	d901      	bls.n	8007762 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800775e:	2303      	movs	r3, #3
 8007760:	e04f      	b.n	8007802 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007762:	4b2b      	ldr	r3, [pc, #172]	; (8007810 <HAL_RCC_ClockConfig+0x1bc>)
 8007764:	689b      	ldr	r3, [r3, #8]
 8007766:	f003 020c 	and.w	r2, r3, #12
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	685b      	ldr	r3, [r3, #4]
 800776e:	009b      	lsls	r3, r3, #2
 8007770:	429a      	cmp	r2, r3
 8007772:	d1eb      	bne.n	800774c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007774:	4b25      	ldr	r3, [pc, #148]	; (800780c <HAL_RCC_ClockConfig+0x1b8>)
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f003 030f 	and.w	r3, r3, #15
 800777c:	683a      	ldr	r2, [r7, #0]
 800777e:	429a      	cmp	r2, r3
 8007780:	d20c      	bcs.n	800779c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007782:	4b22      	ldr	r3, [pc, #136]	; (800780c <HAL_RCC_ClockConfig+0x1b8>)
 8007784:	683a      	ldr	r2, [r7, #0]
 8007786:	b2d2      	uxtb	r2, r2
 8007788:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800778a:	4b20      	ldr	r3, [pc, #128]	; (800780c <HAL_RCC_ClockConfig+0x1b8>)
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f003 030f 	and.w	r3, r3, #15
 8007792:	683a      	ldr	r2, [r7, #0]
 8007794:	429a      	cmp	r2, r3
 8007796:	d001      	beq.n	800779c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007798:	2301      	movs	r3, #1
 800779a:	e032      	b.n	8007802 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f003 0304 	and.w	r3, r3, #4
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d008      	beq.n	80077ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80077a8:	4b19      	ldr	r3, [pc, #100]	; (8007810 <HAL_RCC_ClockConfig+0x1bc>)
 80077aa:	689b      	ldr	r3, [r3, #8]
 80077ac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	68db      	ldr	r3, [r3, #12]
 80077b4:	4916      	ldr	r1, [pc, #88]	; (8007810 <HAL_RCC_ClockConfig+0x1bc>)
 80077b6:	4313      	orrs	r3, r2
 80077b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	f003 0308 	and.w	r3, r3, #8
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d009      	beq.n	80077da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80077c6:	4b12      	ldr	r3, [pc, #72]	; (8007810 <HAL_RCC_ClockConfig+0x1bc>)
 80077c8:	689b      	ldr	r3, [r3, #8]
 80077ca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	691b      	ldr	r3, [r3, #16]
 80077d2:	00db      	lsls	r3, r3, #3
 80077d4:	490e      	ldr	r1, [pc, #56]	; (8007810 <HAL_RCC_ClockConfig+0x1bc>)
 80077d6:	4313      	orrs	r3, r2
 80077d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80077da:	f000 f821 	bl	8007820 <HAL_RCC_GetSysClockFreq>
 80077de:	4601      	mov	r1, r0
 80077e0:	4b0b      	ldr	r3, [pc, #44]	; (8007810 <HAL_RCC_ClockConfig+0x1bc>)
 80077e2:	689b      	ldr	r3, [r3, #8]
 80077e4:	091b      	lsrs	r3, r3, #4
 80077e6:	f003 030f 	and.w	r3, r3, #15
 80077ea:	4a0a      	ldr	r2, [pc, #40]	; (8007814 <HAL_RCC_ClockConfig+0x1c0>)
 80077ec:	5cd3      	ldrb	r3, [r2, r3]
 80077ee:	fa21 f303 	lsr.w	r3, r1, r3
 80077f2:	4a09      	ldr	r2, [pc, #36]	; (8007818 <HAL_RCC_ClockConfig+0x1c4>)
 80077f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80077f6:	4b09      	ldr	r3, [pc, #36]	; (800781c <HAL_RCC_ClockConfig+0x1c8>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	4618      	mov	r0, r3
 80077fc:	f7fe f8c6 	bl	800598c <HAL_InitTick>

  return HAL_OK;
 8007800:	2300      	movs	r3, #0
}
 8007802:	4618      	mov	r0, r3
 8007804:	3710      	adds	r7, #16
 8007806:	46bd      	mov	sp, r7
 8007808:	bd80      	pop	{r7, pc}
 800780a:	bf00      	nop
 800780c:	40023c00 	.word	0x40023c00
 8007810:	40023800 	.word	0x40023800
 8007814:	0800dc2c 	.word	0x0800dc2c
 8007818:	20001250 	.word	0x20001250
 800781c:	20001254 	.word	0x20001254

08007820 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007820:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007822:	b085      	sub	sp, #20
 8007824:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007826:	2300      	movs	r3, #0
 8007828:	607b      	str	r3, [r7, #4]
 800782a:	2300      	movs	r3, #0
 800782c:	60fb      	str	r3, [r7, #12]
 800782e:	2300      	movs	r3, #0
 8007830:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8007832:	2300      	movs	r3, #0
 8007834:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007836:	4b50      	ldr	r3, [pc, #320]	; (8007978 <HAL_RCC_GetSysClockFreq+0x158>)
 8007838:	689b      	ldr	r3, [r3, #8]
 800783a:	f003 030c 	and.w	r3, r3, #12
 800783e:	2b04      	cmp	r3, #4
 8007840:	d007      	beq.n	8007852 <HAL_RCC_GetSysClockFreq+0x32>
 8007842:	2b08      	cmp	r3, #8
 8007844:	d008      	beq.n	8007858 <HAL_RCC_GetSysClockFreq+0x38>
 8007846:	2b00      	cmp	r3, #0
 8007848:	f040 808d 	bne.w	8007966 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800784c:	4b4b      	ldr	r3, [pc, #300]	; (800797c <HAL_RCC_GetSysClockFreq+0x15c>)
 800784e:	60bb      	str	r3, [r7, #8]
       break;
 8007850:	e08c      	b.n	800796c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007852:	4b4b      	ldr	r3, [pc, #300]	; (8007980 <HAL_RCC_GetSysClockFreq+0x160>)
 8007854:	60bb      	str	r3, [r7, #8]
      break;
 8007856:	e089      	b.n	800796c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007858:	4b47      	ldr	r3, [pc, #284]	; (8007978 <HAL_RCC_GetSysClockFreq+0x158>)
 800785a:	685b      	ldr	r3, [r3, #4]
 800785c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007860:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007862:	4b45      	ldr	r3, [pc, #276]	; (8007978 <HAL_RCC_GetSysClockFreq+0x158>)
 8007864:	685b      	ldr	r3, [r3, #4]
 8007866:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800786a:	2b00      	cmp	r3, #0
 800786c:	d023      	beq.n	80078b6 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800786e:	4b42      	ldr	r3, [pc, #264]	; (8007978 <HAL_RCC_GetSysClockFreq+0x158>)
 8007870:	685b      	ldr	r3, [r3, #4]
 8007872:	099b      	lsrs	r3, r3, #6
 8007874:	f04f 0400 	mov.w	r4, #0
 8007878:	f240 11ff 	movw	r1, #511	; 0x1ff
 800787c:	f04f 0200 	mov.w	r2, #0
 8007880:	ea03 0501 	and.w	r5, r3, r1
 8007884:	ea04 0602 	and.w	r6, r4, r2
 8007888:	4a3d      	ldr	r2, [pc, #244]	; (8007980 <HAL_RCC_GetSysClockFreq+0x160>)
 800788a:	fb02 f106 	mul.w	r1, r2, r6
 800788e:	2200      	movs	r2, #0
 8007890:	fb02 f205 	mul.w	r2, r2, r5
 8007894:	440a      	add	r2, r1
 8007896:	493a      	ldr	r1, [pc, #232]	; (8007980 <HAL_RCC_GetSysClockFreq+0x160>)
 8007898:	fba5 0101 	umull	r0, r1, r5, r1
 800789c:	1853      	adds	r3, r2, r1
 800789e:	4619      	mov	r1, r3
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	f04f 0400 	mov.w	r4, #0
 80078a6:	461a      	mov	r2, r3
 80078a8:	4623      	mov	r3, r4
 80078aa:	f7f9 f9cd 	bl	8000c48 <__aeabi_uldivmod>
 80078ae:	4603      	mov	r3, r0
 80078b0:	460c      	mov	r4, r1
 80078b2:	60fb      	str	r3, [r7, #12]
 80078b4:	e049      	b.n	800794a <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80078b6:	4b30      	ldr	r3, [pc, #192]	; (8007978 <HAL_RCC_GetSysClockFreq+0x158>)
 80078b8:	685b      	ldr	r3, [r3, #4]
 80078ba:	099b      	lsrs	r3, r3, #6
 80078bc:	f04f 0400 	mov.w	r4, #0
 80078c0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80078c4:	f04f 0200 	mov.w	r2, #0
 80078c8:	ea03 0501 	and.w	r5, r3, r1
 80078cc:	ea04 0602 	and.w	r6, r4, r2
 80078d0:	4629      	mov	r1, r5
 80078d2:	4632      	mov	r2, r6
 80078d4:	f04f 0300 	mov.w	r3, #0
 80078d8:	f04f 0400 	mov.w	r4, #0
 80078dc:	0154      	lsls	r4, r2, #5
 80078de:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80078e2:	014b      	lsls	r3, r1, #5
 80078e4:	4619      	mov	r1, r3
 80078e6:	4622      	mov	r2, r4
 80078e8:	1b49      	subs	r1, r1, r5
 80078ea:	eb62 0206 	sbc.w	r2, r2, r6
 80078ee:	f04f 0300 	mov.w	r3, #0
 80078f2:	f04f 0400 	mov.w	r4, #0
 80078f6:	0194      	lsls	r4, r2, #6
 80078f8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80078fc:	018b      	lsls	r3, r1, #6
 80078fe:	1a5b      	subs	r3, r3, r1
 8007900:	eb64 0402 	sbc.w	r4, r4, r2
 8007904:	f04f 0100 	mov.w	r1, #0
 8007908:	f04f 0200 	mov.w	r2, #0
 800790c:	00e2      	lsls	r2, r4, #3
 800790e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007912:	00d9      	lsls	r1, r3, #3
 8007914:	460b      	mov	r3, r1
 8007916:	4614      	mov	r4, r2
 8007918:	195b      	adds	r3, r3, r5
 800791a:	eb44 0406 	adc.w	r4, r4, r6
 800791e:	f04f 0100 	mov.w	r1, #0
 8007922:	f04f 0200 	mov.w	r2, #0
 8007926:	02a2      	lsls	r2, r4, #10
 8007928:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800792c:	0299      	lsls	r1, r3, #10
 800792e:	460b      	mov	r3, r1
 8007930:	4614      	mov	r4, r2
 8007932:	4618      	mov	r0, r3
 8007934:	4621      	mov	r1, r4
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	f04f 0400 	mov.w	r4, #0
 800793c:	461a      	mov	r2, r3
 800793e:	4623      	mov	r3, r4
 8007940:	f7f9 f982 	bl	8000c48 <__aeabi_uldivmod>
 8007944:	4603      	mov	r3, r0
 8007946:	460c      	mov	r4, r1
 8007948:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800794a:	4b0b      	ldr	r3, [pc, #44]	; (8007978 <HAL_RCC_GetSysClockFreq+0x158>)
 800794c:	685b      	ldr	r3, [r3, #4]
 800794e:	0c1b      	lsrs	r3, r3, #16
 8007950:	f003 0303 	and.w	r3, r3, #3
 8007954:	3301      	adds	r3, #1
 8007956:	005b      	lsls	r3, r3, #1
 8007958:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800795a:	68fa      	ldr	r2, [r7, #12]
 800795c:	683b      	ldr	r3, [r7, #0]
 800795e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007962:	60bb      	str	r3, [r7, #8]
      break;
 8007964:	e002      	b.n	800796c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007966:	4b05      	ldr	r3, [pc, #20]	; (800797c <HAL_RCC_GetSysClockFreq+0x15c>)
 8007968:	60bb      	str	r3, [r7, #8]
      break;
 800796a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800796c:	68bb      	ldr	r3, [r7, #8]
}
 800796e:	4618      	mov	r0, r3
 8007970:	3714      	adds	r7, #20
 8007972:	46bd      	mov	sp, r7
 8007974:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007976:	bf00      	nop
 8007978:	40023800 	.word	0x40023800
 800797c:	00f42400 	.word	0x00f42400
 8007980:	017d7840 	.word	0x017d7840

08007984 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007984:	b480      	push	{r7}
 8007986:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007988:	4b03      	ldr	r3, [pc, #12]	; (8007998 <HAL_RCC_GetHCLKFreq+0x14>)
 800798a:	681b      	ldr	r3, [r3, #0]
}
 800798c:	4618      	mov	r0, r3
 800798e:	46bd      	mov	sp, r7
 8007990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007994:	4770      	bx	lr
 8007996:	bf00      	nop
 8007998:	20001250 	.word	0x20001250

0800799c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800799c:	b580      	push	{r7, lr}
 800799e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80079a0:	f7ff fff0 	bl	8007984 <HAL_RCC_GetHCLKFreq>
 80079a4:	4601      	mov	r1, r0
 80079a6:	4b05      	ldr	r3, [pc, #20]	; (80079bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80079a8:	689b      	ldr	r3, [r3, #8]
 80079aa:	0a9b      	lsrs	r3, r3, #10
 80079ac:	f003 0307 	and.w	r3, r3, #7
 80079b0:	4a03      	ldr	r2, [pc, #12]	; (80079c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80079b2:	5cd3      	ldrb	r3, [r2, r3]
 80079b4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80079b8:	4618      	mov	r0, r3
 80079ba:	bd80      	pop	{r7, pc}
 80079bc:	40023800 	.word	0x40023800
 80079c0:	0800dc3c 	.word	0x0800dc3c

080079c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80079c8:	f7ff ffdc 	bl	8007984 <HAL_RCC_GetHCLKFreq>
 80079cc:	4601      	mov	r1, r0
 80079ce:	4b05      	ldr	r3, [pc, #20]	; (80079e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80079d0:	689b      	ldr	r3, [r3, #8]
 80079d2:	0b5b      	lsrs	r3, r3, #13
 80079d4:	f003 0307 	and.w	r3, r3, #7
 80079d8:	4a03      	ldr	r2, [pc, #12]	; (80079e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80079da:	5cd3      	ldrb	r3, [r2, r3]
 80079dc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	bd80      	pop	{r7, pc}
 80079e4:	40023800 	.word	0x40023800
 80079e8:	0800dc3c 	.word	0x0800dc3c

080079ec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	b082      	sub	sp, #8
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d101      	bne.n	80079fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80079fa:	2301      	movs	r3, #1
 80079fc:	e056      	b.n	8007aac <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	2200      	movs	r2, #0
 8007a02:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007a0a:	b2db      	uxtb	r3, r3
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d106      	bne.n	8007a1e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	2200      	movs	r2, #0
 8007a14:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007a18:	6878      	ldr	r0, [r7, #4]
 8007a1a:	f7fd f86b 	bl	8004af4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2202      	movs	r2, #2
 8007a22:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	681a      	ldr	r2, [r3, #0]
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007a34:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	685a      	ldr	r2, [r3, #4]
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	689b      	ldr	r3, [r3, #8]
 8007a3e:	431a      	orrs	r2, r3
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	68db      	ldr	r3, [r3, #12]
 8007a44:	431a      	orrs	r2, r3
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	691b      	ldr	r3, [r3, #16]
 8007a4a:	431a      	orrs	r2, r3
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	695b      	ldr	r3, [r3, #20]
 8007a50:	431a      	orrs	r2, r3
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	699b      	ldr	r3, [r3, #24]
 8007a56:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007a5a:	431a      	orrs	r2, r3
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	69db      	ldr	r3, [r3, #28]
 8007a60:	431a      	orrs	r2, r3
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6a1b      	ldr	r3, [r3, #32]
 8007a66:	ea42 0103 	orr.w	r1, r2, r3
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	430a      	orrs	r2, r1
 8007a74:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	699b      	ldr	r3, [r3, #24]
 8007a7a:	0c1b      	lsrs	r3, r3, #16
 8007a7c:	f003 0104 	and.w	r1, r3, #4
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	430a      	orrs	r2, r1
 8007a8a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	69da      	ldr	r2, [r3, #28]
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007a9a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2201      	movs	r2, #1
 8007aa6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007aaa:	2300      	movs	r3, #0
}
 8007aac:	4618      	mov	r0, r3
 8007aae:	3708      	adds	r7, #8
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	bd80      	pop	{r7, pc}

08007ab4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	b088      	sub	sp, #32
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	60f8      	str	r0, [r7, #12]
 8007abc:	60b9      	str	r1, [r7, #8]
 8007abe:	603b      	str	r3, [r7, #0]
 8007ac0:	4613      	mov	r3, r2
 8007ac2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007ace:	2b01      	cmp	r3, #1
 8007ad0:	d101      	bne.n	8007ad6 <HAL_SPI_Transmit+0x22>
 8007ad2:	2302      	movs	r3, #2
 8007ad4:	e11e      	b.n	8007d14 <HAL_SPI_Transmit+0x260>
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	2201      	movs	r2, #1
 8007ada:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007ade:	f7fd ff99 	bl	8005a14 <HAL_GetTick>
 8007ae2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007ae4:	88fb      	ldrh	r3, [r7, #6]
 8007ae6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007aee:	b2db      	uxtb	r3, r3
 8007af0:	2b01      	cmp	r3, #1
 8007af2:	d002      	beq.n	8007afa <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007af4:	2302      	movs	r3, #2
 8007af6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007af8:	e103      	b.n	8007d02 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007afa:	68bb      	ldr	r3, [r7, #8]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d002      	beq.n	8007b06 <HAL_SPI_Transmit+0x52>
 8007b00:	88fb      	ldrh	r3, [r7, #6]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d102      	bne.n	8007b0c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007b06:	2301      	movs	r3, #1
 8007b08:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007b0a:	e0fa      	b.n	8007d02 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	2203      	movs	r2, #3
 8007b10:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	2200      	movs	r2, #0
 8007b18:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	68ba      	ldr	r2, [r7, #8]
 8007b1e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	88fa      	ldrh	r2, [r7, #6]
 8007b24:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	88fa      	ldrh	r2, [r7, #6]
 8007b2a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	2200      	movs	r2, #0
 8007b30:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	2200      	movs	r2, #0
 8007b36:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	2200      	movs	r2, #0
 8007b42:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	2200      	movs	r2, #0
 8007b48:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	689b      	ldr	r3, [r3, #8]
 8007b4e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007b52:	d107      	bne.n	8007b64 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	681a      	ldr	r2, [r3, #0]
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007b62:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b6e:	2b40      	cmp	r3, #64	; 0x40
 8007b70:	d007      	beq.n	8007b82 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	681a      	ldr	r2, [r3, #0]
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007b80:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	68db      	ldr	r3, [r3, #12]
 8007b86:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b8a:	d14b      	bne.n	8007c24 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	685b      	ldr	r3, [r3, #4]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d002      	beq.n	8007b9a <HAL_SPI_Transmit+0xe6>
 8007b94:	8afb      	ldrh	r3, [r7, #22]
 8007b96:	2b01      	cmp	r3, #1
 8007b98:	d13e      	bne.n	8007c18 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b9e:	881a      	ldrh	r2, [r3, #0]
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007baa:	1c9a      	adds	r2, r3, #2
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007bb4:	b29b      	uxth	r3, r3
 8007bb6:	3b01      	subs	r3, #1
 8007bb8:	b29a      	uxth	r2, r3
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007bbe:	e02b      	b.n	8007c18 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	689b      	ldr	r3, [r3, #8]
 8007bc6:	f003 0302 	and.w	r3, r3, #2
 8007bca:	2b02      	cmp	r3, #2
 8007bcc:	d112      	bne.n	8007bf4 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bd2:	881a      	ldrh	r2, [r3, #0]
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bde:	1c9a      	adds	r2, r3, #2
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007be8:	b29b      	uxth	r3, r3
 8007bea:	3b01      	subs	r3, #1
 8007bec:	b29a      	uxth	r2, r3
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	86da      	strh	r2, [r3, #54]	; 0x36
 8007bf2:	e011      	b.n	8007c18 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007bf4:	f7fd ff0e 	bl	8005a14 <HAL_GetTick>
 8007bf8:	4602      	mov	r2, r0
 8007bfa:	69bb      	ldr	r3, [r7, #24]
 8007bfc:	1ad3      	subs	r3, r2, r3
 8007bfe:	683a      	ldr	r2, [r7, #0]
 8007c00:	429a      	cmp	r2, r3
 8007c02:	d803      	bhi.n	8007c0c <HAL_SPI_Transmit+0x158>
 8007c04:	683b      	ldr	r3, [r7, #0]
 8007c06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c0a:	d102      	bne.n	8007c12 <HAL_SPI_Transmit+0x15e>
 8007c0c:	683b      	ldr	r3, [r7, #0]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d102      	bne.n	8007c18 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8007c12:	2303      	movs	r3, #3
 8007c14:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007c16:	e074      	b.n	8007d02 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c1c:	b29b      	uxth	r3, r3
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d1ce      	bne.n	8007bc0 <HAL_SPI_Transmit+0x10c>
 8007c22:	e04c      	b.n	8007cbe <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	685b      	ldr	r3, [r3, #4]
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d002      	beq.n	8007c32 <HAL_SPI_Transmit+0x17e>
 8007c2c:	8afb      	ldrh	r3, [r7, #22]
 8007c2e:	2b01      	cmp	r3, #1
 8007c30:	d140      	bne.n	8007cb4 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	330c      	adds	r3, #12
 8007c3c:	7812      	ldrb	r2, [r2, #0]
 8007c3e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c44:	1c5a      	adds	r2, r3, #1
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c4e:	b29b      	uxth	r3, r3
 8007c50:	3b01      	subs	r3, #1
 8007c52:	b29a      	uxth	r2, r3
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007c58:	e02c      	b.n	8007cb4 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	689b      	ldr	r3, [r3, #8]
 8007c60:	f003 0302 	and.w	r3, r3, #2
 8007c64:	2b02      	cmp	r3, #2
 8007c66:	d113      	bne.n	8007c90 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	330c      	adds	r3, #12
 8007c72:	7812      	ldrb	r2, [r2, #0]
 8007c74:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c7a:	1c5a      	adds	r2, r3, #1
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c84:	b29b      	uxth	r3, r3
 8007c86:	3b01      	subs	r3, #1
 8007c88:	b29a      	uxth	r2, r3
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	86da      	strh	r2, [r3, #54]	; 0x36
 8007c8e:	e011      	b.n	8007cb4 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007c90:	f7fd fec0 	bl	8005a14 <HAL_GetTick>
 8007c94:	4602      	mov	r2, r0
 8007c96:	69bb      	ldr	r3, [r7, #24]
 8007c98:	1ad3      	subs	r3, r2, r3
 8007c9a:	683a      	ldr	r2, [r7, #0]
 8007c9c:	429a      	cmp	r2, r3
 8007c9e:	d803      	bhi.n	8007ca8 <HAL_SPI_Transmit+0x1f4>
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ca6:	d102      	bne.n	8007cae <HAL_SPI_Transmit+0x1fa>
 8007ca8:	683b      	ldr	r3, [r7, #0]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d102      	bne.n	8007cb4 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8007cae:	2303      	movs	r3, #3
 8007cb0:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007cb2:	e026      	b.n	8007d02 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007cb8:	b29b      	uxth	r3, r3
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d1cd      	bne.n	8007c5a <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007cbe:	69ba      	ldr	r2, [r7, #24]
 8007cc0:	6839      	ldr	r1, [r7, #0]
 8007cc2:	68f8      	ldr	r0, [r7, #12]
 8007cc4:	f000 fc94 	bl	80085f0 <SPI_EndRxTxTransaction>
 8007cc8:	4603      	mov	r3, r0
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d002      	beq.n	8007cd4 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	2220      	movs	r2, #32
 8007cd2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	689b      	ldr	r3, [r3, #8]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d10a      	bne.n	8007cf2 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007cdc:	2300      	movs	r3, #0
 8007cde:	613b      	str	r3, [r7, #16]
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	68db      	ldr	r3, [r3, #12]
 8007ce6:	613b      	str	r3, [r7, #16]
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	689b      	ldr	r3, [r3, #8]
 8007cee:	613b      	str	r3, [r7, #16]
 8007cf0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d002      	beq.n	8007d00 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	77fb      	strb	r3, [r7, #31]
 8007cfe:	e000      	b.n	8007d02 <HAL_SPI_Transmit+0x24e>
  }

error:
 8007d00:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	2201      	movs	r2, #1
 8007d06:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007d12:	7ffb      	ldrb	r3, [r7, #31]
}
 8007d14:	4618      	mov	r0, r3
 8007d16:	3720      	adds	r7, #32
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	bd80      	pop	{r7, pc}

08007d1c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	b08c      	sub	sp, #48	; 0x30
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	60f8      	str	r0, [r7, #12]
 8007d24:	60b9      	str	r1, [r7, #8]
 8007d26:	607a      	str	r2, [r7, #4]
 8007d28:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007d2a:	2301      	movs	r3, #1
 8007d2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007d2e:	2300      	movs	r3, #0
 8007d30:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007d3a:	2b01      	cmp	r3, #1
 8007d3c:	d101      	bne.n	8007d42 <HAL_SPI_TransmitReceive+0x26>
 8007d3e:	2302      	movs	r3, #2
 8007d40:	e18a      	b.n	8008058 <HAL_SPI_TransmitReceive+0x33c>
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2201      	movs	r2, #1
 8007d46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007d4a:	f7fd fe63 	bl	8005a14 <HAL_GetTick>
 8007d4e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007d56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	685b      	ldr	r3, [r3, #4]
 8007d5e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007d60:	887b      	ldrh	r3, [r7, #2]
 8007d62:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007d64:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007d68:	2b01      	cmp	r3, #1
 8007d6a:	d00f      	beq.n	8007d8c <HAL_SPI_TransmitReceive+0x70>
 8007d6c:	69fb      	ldr	r3, [r7, #28]
 8007d6e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007d72:	d107      	bne.n	8007d84 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	689b      	ldr	r3, [r3, #8]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d103      	bne.n	8007d84 <HAL_SPI_TransmitReceive+0x68>
 8007d7c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007d80:	2b04      	cmp	r3, #4
 8007d82:	d003      	beq.n	8007d8c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007d84:	2302      	movs	r3, #2
 8007d86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007d8a:	e15b      	b.n	8008044 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007d8c:	68bb      	ldr	r3, [r7, #8]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d005      	beq.n	8007d9e <HAL_SPI_TransmitReceive+0x82>
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d002      	beq.n	8007d9e <HAL_SPI_TransmitReceive+0x82>
 8007d98:	887b      	ldrh	r3, [r7, #2]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d103      	bne.n	8007da6 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007d9e:	2301      	movs	r3, #1
 8007da0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007da4:	e14e      	b.n	8008044 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007dac:	b2db      	uxtb	r3, r3
 8007dae:	2b04      	cmp	r3, #4
 8007db0:	d003      	beq.n	8007dba <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	2205      	movs	r2, #5
 8007db6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	687a      	ldr	r2, [r7, #4]
 8007dc4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	887a      	ldrh	r2, [r7, #2]
 8007dca:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	887a      	ldrh	r2, [r7, #2]
 8007dd0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	68ba      	ldr	r2, [r7, #8]
 8007dd6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	887a      	ldrh	r2, [r7, #2]
 8007ddc:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	887a      	ldrh	r2, [r7, #2]
 8007de2:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	2200      	movs	r2, #0
 8007de8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	2200      	movs	r2, #0
 8007dee:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007dfa:	2b40      	cmp	r3, #64	; 0x40
 8007dfc:	d007      	beq.n	8007e0e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	681a      	ldr	r2, [r3, #0]
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007e0c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	68db      	ldr	r3, [r3, #12]
 8007e12:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007e16:	d178      	bne.n	8007f0a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	685b      	ldr	r3, [r3, #4]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d002      	beq.n	8007e26 <HAL_SPI_TransmitReceive+0x10a>
 8007e20:	8b7b      	ldrh	r3, [r7, #26]
 8007e22:	2b01      	cmp	r3, #1
 8007e24:	d166      	bne.n	8007ef4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e2a:	881a      	ldrh	r2, [r3, #0]
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e36:	1c9a      	adds	r2, r3, #2
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e40:	b29b      	uxth	r3, r3
 8007e42:	3b01      	subs	r3, #1
 8007e44:	b29a      	uxth	r2, r3
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e4a:	e053      	b.n	8007ef4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	689b      	ldr	r3, [r3, #8]
 8007e52:	f003 0302 	and.w	r3, r3, #2
 8007e56:	2b02      	cmp	r3, #2
 8007e58:	d11b      	bne.n	8007e92 <HAL_SPI_TransmitReceive+0x176>
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e5e:	b29b      	uxth	r3, r3
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d016      	beq.n	8007e92 <HAL_SPI_TransmitReceive+0x176>
 8007e64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e66:	2b01      	cmp	r3, #1
 8007e68:	d113      	bne.n	8007e92 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e6e:	881a      	ldrh	r2, [r3, #0]
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e7a:	1c9a      	adds	r2, r3, #2
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e84:	b29b      	uxth	r3, r3
 8007e86:	3b01      	subs	r3, #1
 8007e88:	b29a      	uxth	r2, r3
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007e8e:	2300      	movs	r3, #0
 8007e90:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	689b      	ldr	r3, [r3, #8]
 8007e98:	f003 0301 	and.w	r3, r3, #1
 8007e9c:	2b01      	cmp	r3, #1
 8007e9e:	d119      	bne.n	8007ed4 <HAL_SPI_TransmitReceive+0x1b8>
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ea4:	b29b      	uxth	r3, r3
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d014      	beq.n	8007ed4 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	68da      	ldr	r2, [r3, #12]
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007eb4:	b292      	uxth	r2, r2
 8007eb6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ebc:	1c9a      	adds	r2, r3, #2
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ec6:	b29b      	uxth	r3, r3
 8007ec8:	3b01      	subs	r3, #1
 8007eca:	b29a      	uxth	r2, r3
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007ed0:	2301      	movs	r3, #1
 8007ed2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007ed4:	f7fd fd9e 	bl	8005a14 <HAL_GetTick>
 8007ed8:	4602      	mov	r2, r0
 8007eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007edc:	1ad3      	subs	r3, r2, r3
 8007ede:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007ee0:	429a      	cmp	r2, r3
 8007ee2:	d807      	bhi.n	8007ef4 <HAL_SPI_TransmitReceive+0x1d8>
 8007ee4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ee6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007eea:	d003      	beq.n	8007ef4 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007eec:	2303      	movs	r3, #3
 8007eee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007ef2:	e0a7      	b.n	8008044 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ef8:	b29b      	uxth	r3, r3
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d1a6      	bne.n	8007e4c <HAL_SPI_TransmitReceive+0x130>
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f02:	b29b      	uxth	r3, r3
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d1a1      	bne.n	8007e4c <HAL_SPI_TransmitReceive+0x130>
 8007f08:	e07c      	b.n	8008004 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	685b      	ldr	r3, [r3, #4]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d002      	beq.n	8007f18 <HAL_SPI_TransmitReceive+0x1fc>
 8007f12:	8b7b      	ldrh	r3, [r7, #26]
 8007f14:	2b01      	cmp	r3, #1
 8007f16:	d16b      	bne.n	8007ff0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	330c      	adds	r3, #12
 8007f22:	7812      	ldrb	r2, [r2, #0]
 8007f24:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f2a:	1c5a      	adds	r2, r3, #1
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007f34:	b29b      	uxth	r3, r3
 8007f36:	3b01      	subs	r3, #1
 8007f38:	b29a      	uxth	r2, r3
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f3e:	e057      	b.n	8007ff0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	689b      	ldr	r3, [r3, #8]
 8007f46:	f003 0302 	and.w	r3, r3, #2
 8007f4a:	2b02      	cmp	r3, #2
 8007f4c:	d11c      	bne.n	8007f88 <HAL_SPI_TransmitReceive+0x26c>
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007f52:	b29b      	uxth	r3, r3
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d017      	beq.n	8007f88 <HAL_SPI_TransmitReceive+0x26c>
 8007f58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f5a:	2b01      	cmp	r3, #1
 8007f5c:	d114      	bne.n	8007f88 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	330c      	adds	r3, #12
 8007f68:	7812      	ldrb	r2, [r2, #0]
 8007f6a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f70:	1c5a      	adds	r2, r3, #1
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007f7a:	b29b      	uxth	r3, r3
 8007f7c:	3b01      	subs	r3, #1
 8007f7e:	b29a      	uxth	r2, r3
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007f84:	2300      	movs	r3, #0
 8007f86:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	689b      	ldr	r3, [r3, #8]
 8007f8e:	f003 0301 	and.w	r3, r3, #1
 8007f92:	2b01      	cmp	r3, #1
 8007f94:	d119      	bne.n	8007fca <HAL_SPI_TransmitReceive+0x2ae>
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f9a:	b29b      	uxth	r3, r3
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d014      	beq.n	8007fca <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	68da      	ldr	r2, [r3, #12]
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007faa:	b2d2      	uxtb	r2, r2
 8007fac:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fb2:	1c5a      	adds	r2, r3, #1
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007fbc:	b29b      	uxth	r3, r3
 8007fbe:	3b01      	subs	r3, #1
 8007fc0:	b29a      	uxth	r2, r3
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007fc6:	2301      	movs	r3, #1
 8007fc8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007fca:	f7fd fd23 	bl	8005a14 <HAL_GetTick>
 8007fce:	4602      	mov	r2, r0
 8007fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fd2:	1ad3      	subs	r3, r2, r3
 8007fd4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007fd6:	429a      	cmp	r2, r3
 8007fd8:	d803      	bhi.n	8007fe2 <HAL_SPI_TransmitReceive+0x2c6>
 8007fda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fe0:	d102      	bne.n	8007fe8 <HAL_SPI_TransmitReceive+0x2cc>
 8007fe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d103      	bne.n	8007ff0 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007fe8:	2303      	movs	r3, #3
 8007fea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007fee:	e029      	b.n	8008044 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ff4:	b29b      	uxth	r3, r3
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d1a2      	bne.n	8007f40 <HAL_SPI_TransmitReceive+0x224>
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ffe:	b29b      	uxth	r3, r3
 8008000:	2b00      	cmp	r3, #0
 8008002:	d19d      	bne.n	8007f40 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008004:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008006:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008008:	68f8      	ldr	r0, [r7, #12]
 800800a:	f000 faf1 	bl	80085f0 <SPI_EndRxTxTransaction>
 800800e:	4603      	mov	r3, r0
 8008010:	2b00      	cmp	r3, #0
 8008012:	d006      	beq.n	8008022 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8008014:	2301      	movs	r3, #1
 8008016:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	2220      	movs	r2, #32
 800801e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8008020:	e010      	b.n	8008044 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	689b      	ldr	r3, [r3, #8]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d10b      	bne.n	8008042 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800802a:	2300      	movs	r3, #0
 800802c:	617b      	str	r3, [r7, #20]
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	68db      	ldr	r3, [r3, #12]
 8008034:	617b      	str	r3, [r7, #20]
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	689b      	ldr	r3, [r3, #8]
 800803c:	617b      	str	r3, [r7, #20]
 800803e:	697b      	ldr	r3, [r7, #20]
 8008040:	e000      	b.n	8008044 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8008042:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	2201      	movs	r2, #1
 8008048:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	2200      	movs	r2, #0
 8008050:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008054:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8008058:	4618      	mov	r0, r3
 800805a:	3730      	adds	r7, #48	; 0x30
 800805c:	46bd      	mov	sp, r7
 800805e:	bd80      	pop	{r7, pc}

08008060 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b086      	sub	sp, #24
 8008064:	af00      	add	r7, sp, #0
 8008066:	60f8      	str	r0, [r7, #12]
 8008068:	60b9      	str	r1, [r7, #8]
 800806a:	607a      	str	r2, [r7, #4]
 800806c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800806e:	2300      	movs	r3, #0
 8008070:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008078:	2b01      	cmp	r3, #1
 800807a:	d101      	bne.n	8008080 <HAL_SPI_TransmitReceive_DMA+0x20>
 800807c:	2302      	movs	r3, #2
 800807e:	e0e3      	b.n	8008248 <HAL_SPI_TransmitReceive_DMA+0x1e8>
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	2201      	movs	r2, #1
 8008084:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800808e:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	685b      	ldr	r3, [r3, #4]
 8008094:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8008096:	7dbb      	ldrb	r3, [r7, #22]
 8008098:	2b01      	cmp	r3, #1
 800809a:	d00d      	beq.n	80080b8 <HAL_SPI_TransmitReceive_DMA+0x58>
 800809c:	693b      	ldr	r3, [r7, #16]
 800809e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80080a2:	d106      	bne.n	80080b2 <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	689b      	ldr	r3, [r3, #8]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d102      	bne.n	80080b2 <HAL_SPI_TransmitReceive_DMA+0x52>
 80080ac:	7dbb      	ldrb	r3, [r7, #22]
 80080ae:	2b04      	cmp	r3, #4
 80080b0:	d002      	beq.n	80080b8 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 80080b2:	2302      	movs	r3, #2
 80080b4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80080b6:	e0c2      	b.n	800823e <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80080b8:	68bb      	ldr	r3, [r7, #8]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d005      	beq.n	80080ca <HAL_SPI_TransmitReceive_DMA+0x6a>
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d002      	beq.n	80080ca <HAL_SPI_TransmitReceive_DMA+0x6a>
 80080c4:	887b      	ldrh	r3, [r7, #2]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d102      	bne.n	80080d0 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 80080ca:	2301      	movs	r3, #1
 80080cc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80080ce:	e0b6      	b.n	800823e <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80080d6:	b2db      	uxtb	r3, r3
 80080d8:	2b04      	cmp	r3, #4
 80080da:	d003      	beq.n	80080e4 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	2205      	movs	r2, #5
 80080e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	2200      	movs	r2, #0
 80080e8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	68ba      	ldr	r2, [r7, #8]
 80080ee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	887a      	ldrh	r2, [r7, #2]
 80080f4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	887a      	ldrh	r2, [r7, #2]
 80080fa:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	687a      	ldr	r2, [r7, #4]
 8008100:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	887a      	ldrh	r2, [r7, #2]
 8008106:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	887a      	ldrh	r2, [r7, #2]
 800810c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	2200      	movs	r2, #0
 8008112:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	2200      	movs	r2, #0
 8008118:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008120:	b2db      	uxtb	r3, r3
 8008122:	2b04      	cmp	r3, #4
 8008124:	d108      	bne.n	8008138 <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800812a:	4a49      	ldr	r2, [pc, #292]	; (8008250 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 800812c:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008132:	4a48      	ldr	r2, [pc, #288]	; (8008254 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8008134:	63da      	str	r2, [r3, #60]	; 0x3c
 8008136:	e007      	b.n	8008148 <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800813c:	4a46      	ldr	r2, [pc, #280]	; (8008258 <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 800813e:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008144:	4a45      	ldr	r2, [pc, #276]	; (800825c <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 8008146:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800814c:	4a44      	ldr	r2, [pc, #272]	; (8008260 <HAL_SPI_TransmitReceive_DMA+0x200>)
 800814e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008154:	2200      	movs	r2, #0
 8008156:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	330c      	adds	r3, #12
 8008162:	4619      	mov	r1, r3
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008168:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800816e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8008170:	f7fe fa32 	bl	80065d8 <HAL_DMA_Start_IT>
 8008174:	4603      	mov	r3, r0
 8008176:	2b00      	cmp	r3, #0
 8008178:	d00c      	beq.n	8008194 <HAL_SPI_TransmitReceive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800817e:	f043 0210 	orr.w	r2, r3, #16
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8008186:	2301      	movs	r3, #1
 8008188:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	2201      	movs	r2, #1
 800818e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8008192:	e054      	b.n	800823e <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	685a      	ldr	r2, [r3, #4]
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	f042 0201 	orr.w	r2, r2, #1
 80081a2:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80081a8:	2200      	movs	r2, #0
 80081aa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80081b0:	2200      	movs	r2, #0
 80081b2:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80081b8:	2200      	movs	r2, #0
 80081ba:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80081c0:	2200      	movs	r2, #0
 80081c2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	6c98      	ldr	r0, [r3, #72]	; 0x48
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081cc:	4619      	mov	r1, r3
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	330c      	adds	r3, #12
 80081d4:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80081da:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80081dc:	f7fe f9fc 	bl	80065d8 <HAL_DMA_Start_IT>
 80081e0:	4603      	mov	r3, r0
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d00c      	beq.n	8008200 <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081ea:	f043 0210 	orr.w	r2, r3, #16
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 80081f2:	2301      	movs	r3, #1
 80081f4:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	2201      	movs	r2, #1
 80081fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 80081fe:	e01e      	b.n	800823e <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800820a:	2b40      	cmp	r3, #64	; 0x40
 800820c:	d007      	beq.n	800821e <HAL_SPI_TransmitReceive_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	681a      	ldr	r2, [r3, #0]
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800821c:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	685a      	ldr	r2, [r3, #4]
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	f042 0220 	orr.w	r2, r2, #32
 800822c:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	685a      	ldr	r2, [r3, #4]
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f042 0202 	orr.w	r2, r2, #2
 800823c:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	2200      	movs	r2, #0
 8008242:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008246:	7dfb      	ldrb	r3, [r7, #23]
}
 8008248:	4618      	mov	r0, r3
 800824a:	3718      	adds	r7, #24
 800824c:	46bd      	mov	sp, r7
 800824e:	bd80      	pop	{r7, pc}
 8008250:	080083d9 	.word	0x080083d9
 8008254:	080082a1 	.word	0x080082a1
 8008258:	080083f5 	.word	0x080083f5
 800825c:	08008349 	.word	0x08008349
 8008260:	08008411 	.word	0x08008411

08008264 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008264:	b480      	push	{r7}
 8008266:	b083      	sub	sp, #12
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800826c:	bf00      	nop
 800826e:	370c      	adds	r7, #12
 8008270:	46bd      	mov	sp, r7
 8008272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008276:	4770      	bx	lr

08008278 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008278:	b480      	push	{r7}
 800827a:	b083      	sub	sp, #12
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8008280:	bf00      	nop
 8008282:	370c      	adds	r7, #12
 8008284:	46bd      	mov	sp, r7
 8008286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828a:	4770      	bx	lr

0800828c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800828c:	b480      	push	{r7}
 800828e:	b083      	sub	sp, #12
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008294:	bf00      	nop
 8008296:	370c      	adds	r7, #12
 8008298:	46bd      	mov	sp, r7
 800829a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829e:	4770      	bx	lr

080082a0 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b084      	sub	sp, #16
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082ac:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80082ae:	f7fd fbb1 	bl	8005a14 <HAL_GetTick>
 80082b2:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80082c2:	d03b      	beq.n	800833c <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	685a      	ldr	r2, [r3, #4]
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	f022 0220 	bic.w	r2, r2, #32
 80082d2:	605a      	str	r2, [r3, #4]
      READ_REG(hspi->Instance->DR);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	689b      	ldr	r3, [r3, #8]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d10d      	bne.n	80082f8 <SPI_DMAReceiveCplt+0x58>
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	685b      	ldr	r3, [r3, #4]
 80082e0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80082e4:	d108      	bne.n	80082f8 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	685a      	ldr	r2, [r3, #4]
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	f022 0203 	bic.w	r2, r2, #3
 80082f4:	605a      	str	r2, [r3, #4]
 80082f6:	e007      	b.n	8008308 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	685a      	ldr	r2, [r3, #4]
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f022 0201 	bic.w	r2, r2, #1
 8008306:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8008308:	68ba      	ldr	r2, [r7, #8]
 800830a:	2164      	movs	r1, #100	; 0x64
 800830c:	68f8      	ldr	r0, [r7, #12]
 800830e:	f000 f909 	bl	8008524 <SPI_EndRxTransaction>
 8008312:	4603      	mov	r3, r0
 8008314:	2b00      	cmp	r3, #0
 8008316:	d002      	beq.n	800831e <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	2220      	movs	r2, #32
 800831c:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	2200      	movs	r2, #0
 8008322:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	2201      	movs	r2, #1
 8008328:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008330:	2b00      	cmp	r3, #0
 8008332:	d003      	beq.n	800833c <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8008334:	68f8      	ldr	r0, [r7, #12]
 8008336:	f7ff ffa9 	bl	800828c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800833a:	e002      	b.n	8008342 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800833c:	68f8      	ldr	r0, [r7, #12]
 800833e:	f7ff ff91 	bl	8008264 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008342:	3710      	adds	r7, #16
 8008344:	46bd      	mov	sp, r7
 8008346:	bd80      	pop	{r7, pc}

08008348 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008348:	b580      	push	{r7, lr}
 800834a:	b084      	sub	sp, #16
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008354:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008356:	f7fd fb5d 	bl	8005a14 <HAL_GetTick>
 800835a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008366:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800836a:	d02f      	beq.n	80083cc <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	685a      	ldr	r2, [r3, #4]
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f022 0220 	bic.w	r2, r2, #32
 800837a:	605a      	str	r2, [r3, #4]
      READ_REG(hspi->Instance->DR);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800837c:	68ba      	ldr	r2, [r7, #8]
 800837e:	2164      	movs	r1, #100	; 0x64
 8008380:	68f8      	ldr	r0, [r7, #12]
 8008382:	f000 f935 	bl	80085f0 <SPI_EndRxTxTransaction>
 8008386:	4603      	mov	r3, r0
 8008388:	2b00      	cmp	r3, #0
 800838a:	d005      	beq.n	8008398 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008390:	f043 0220 	orr.w	r2, r3, #32
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	685a      	ldr	r2, [r3, #4]
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	f022 0203 	bic.w	r2, r2, #3
 80083a6:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	2200      	movs	r2, #0
 80083ac:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	2200      	movs	r2, #0
 80083b2:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	2201      	movs	r2, #1
 80083b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d003      	beq.n	80083cc <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80083c4:	68f8      	ldr	r0, [r7, #12]
 80083c6:	f7ff ff61 	bl	800828c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80083ca:	e002      	b.n	80083d2 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80083cc:	68f8      	ldr	r0, [r7, #12]
 80083ce:	f7fb fef9 	bl	80041c4 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80083d2:	3710      	adds	r7, #16
 80083d4:	46bd      	mov	sp, r7
 80083d6:	bd80      	pop	{r7, pc}

080083d8 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80083d8:	b580      	push	{r7, lr}
 80083da:	b084      	sub	sp, #16
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083e4:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 80083e6:	68f8      	ldr	r0, [r7, #12]
 80083e8:	f7ff ff46 	bl	8008278 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80083ec:	bf00      	nop
 80083ee:	3710      	adds	r7, #16
 80083f0:	46bd      	mov	sp, r7
 80083f2:	bd80      	pop	{r7, pc}

080083f4 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80083f4:	b580      	push	{r7, lr}
 80083f6:	b084      	sub	sp, #16
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008400:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8008402:	68f8      	ldr	r0, [r7, #12]
 8008404:	f7fb fef4 	bl	80041f0 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008408:	bf00      	nop
 800840a:	3710      	adds	r7, #16
 800840c:	46bd      	mov	sp, r7
 800840e:	bd80      	pop	{r7, pc}

08008410 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8008410:	b580      	push	{r7, lr}
 8008412:	b084      	sub	sp, #16
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800841c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	685a      	ldr	r2, [r3, #4]
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f022 0203 	bic.w	r2, r2, #3
 800842c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008432:	f043 0210 	orr.w	r2, r3, #16
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	2201      	movs	r2, #1
 800843e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008442:	68f8      	ldr	r0, [r7, #12]
 8008444:	f7ff ff22 	bl	800828c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008448:	bf00      	nop
 800844a:	3710      	adds	r7, #16
 800844c:	46bd      	mov	sp, r7
 800844e:	bd80      	pop	{r7, pc}

08008450 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b084      	sub	sp, #16
 8008454:	af00      	add	r7, sp, #0
 8008456:	60f8      	str	r0, [r7, #12]
 8008458:	60b9      	str	r1, [r7, #8]
 800845a:	603b      	str	r3, [r7, #0]
 800845c:	4613      	mov	r3, r2
 800845e:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008460:	e04c      	b.n	80084fc <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008468:	d048      	beq.n	80084fc <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800846a:	f7fd fad3 	bl	8005a14 <HAL_GetTick>
 800846e:	4602      	mov	r2, r0
 8008470:	69bb      	ldr	r3, [r7, #24]
 8008472:	1ad3      	subs	r3, r2, r3
 8008474:	683a      	ldr	r2, [r7, #0]
 8008476:	429a      	cmp	r2, r3
 8008478:	d902      	bls.n	8008480 <SPI_WaitFlagStateUntilTimeout+0x30>
 800847a:	683b      	ldr	r3, [r7, #0]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d13d      	bne.n	80084fc <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	685a      	ldr	r2, [r3, #4]
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800848e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	685b      	ldr	r3, [r3, #4]
 8008494:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008498:	d111      	bne.n	80084be <SPI_WaitFlagStateUntilTimeout+0x6e>
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	689b      	ldr	r3, [r3, #8]
 800849e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80084a2:	d004      	beq.n	80084ae <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	689b      	ldr	r3, [r3, #8]
 80084a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80084ac:	d107      	bne.n	80084be <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	681a      	ldr	r2, [r3, #0]
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80084bc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80084c6:	d10f      	bne.n	80084e8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	681a      	ldr	r2, [r3, #0]
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80084d6:	601a      	str	r2, [r3, #0]
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	681a      	ldr	r2, [r3, #0]
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80084e6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	2201      	movs	r2, #1
 80084ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	2200      	movs	r2, #0
 80084f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80084f8:	2303      	movs	r3, #3
 80084fa:	e00f      	b.n	800851c <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	689a      	ldr	r2, [r3, #8]
 8008502:	68bb      	ldr	r3, [r7, #8]
 8008504:	4013      	ands	r3, r2
 8008506:	68ba      	ldr	r2, [r7, #8]
 8008508:	429a      	cmp	r2, r3
 800850a:	bf0c      	ite	eq
 800850c:	2301      	moveq	r3, #1
 800850e:	2300      	movne	r3, #0
 8008510:	b2db      	uxtb	r3, r3
 8008512:	461a      	mov	r2, r3
 8008514:	79fb      	ldrb	r3, [r7, #7]
 8008516:	429a      	cmp	r2, r3
 8008518:	d1a3      	bne.n	8008462 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800851a:	2300      	movs	r3, #0
}
 800851c:	4618      	mov	r0, r3
 800851e:	3710      	adds	r7, #16
 8008520:	46bd      	mov	sp, r7
 8008522:	bd80      	pop	{r7, pc}

08008524 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008524:	b580      	push	{r7, lr}
 8008526:	b086      	sub	sp, #24
 8008528:	af02      	add	r7, sp, #8
 800852a:	60f8      	str	r0, [r7, #12]
 800852c:	60b9      	str	r1, [r7, #8]
 800852e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	685b      	ldr	r3, [r3, #4]
 8008534:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008538:	d111      	bne.n	800855e <SPI_EndRxTransaction+0x3a>
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	689b      	ldr	r3, [r3, #8]
 800853e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008542:	d004      	beq.n	800854e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	689b      	ldr	r3, [r3, #8]
 8008548:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800854c:	d107      	bne.n	800855e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	681a      	ldr	r2, [r3, #0]
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800855c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	685b      	ldr	r3, [r3, #4]
 8008562:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008566:	d12a      	bne.n	80085be <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	689b      	ldr	r3, [r3, #8]
 800856c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008570:	d012      	beq.n	8008598 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	9300      	str	r3, [sp, #0]
 8008576:	68bb      	ldr	r3, [r7, #8]
 8008578:	2200      	movs	r2, #0
 800857a:	2180      	movs	r1, #128	; 0x80
 800857c:	68f8      	ldr	r0, [r7, #12]
 800857e:	f7ff ff67 	bl	8008450 <SPI_WaitFlagStateUntilTimeout>
 8008582:	4603      	mov	r3, r0
 8008584:	2b00      	cmp	r3, #0
 8008586:	d02d      	beq.n	80085e4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800858c:	f043 0220 	orr.w	r2, r3, #32
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8008594:	2303      	movs	r3, #3
 8008596:	e026      	b.n	80085e6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	9300      	str	r3, [sp, #0]
 800859c:	68bb      	ldr	r3, [r7, #8]
 800859e:	2200      	movs	r2, #0
 80085a0:	2101      	movs	r1, #1
 80085a2:	68f8      	ldr	r0, [r7, #12]
 80085a4:	f7ff ff54 	bl	8008450 <SPI_WaitFlagStateUntilTimeout>
 80085a8:	4603      	mov	r3, r0
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d01a      	beq.n	80085e4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085b2:	f043 0220 	orr.w	r2, r3, #32
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80085ba:	2303      	movs	r3, #3
 80085bc:	e013      	b.n	80085e6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	9300      	str	r3, [sp, #0]
 80085c2:	68bb      	ldr	r3, [r7, #8]
 80085c4:	2200      	movs	r2, #0
 80085c6:	2101      	movs	r1, #1
 80085c8:	68f8      	ldr	r0, [r7, #12]
 80085ca:	f7ff ff41 	bl	8008450 <SPI_WaitFlagStateUntilTimeout>
 80085ce:	4603      	mov	r3, r0
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d007      	beq.n	80085e4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085d8:	f043 0220 	orr.w	r2, r3, #32
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80085e0:	2303      	movs	r3, #3
 80085e2:	e000      	b.n	80085e6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80085e4:	2300      	movs	r3, #0
}
 80085e6:	4618      	mov	r0, r3
 80085e8:	3710      	adds	r7, #16
 80085ea:	46bd      	mov	sp, r7
 80085ec:	bd80      	pop	{r7, pc}
	...

080085f0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b088      	sub	sp, #32
 80085f4:	af02      	add	r7, sp, #8
 80085f6:	60f8      	str	r0, [r7, #12]
 80085f8:	60b9      	str	r1, [r7, #8]
 80085fa:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80085fc:	4b1b      	ldr	r3, [pc, #108]	; (800866c <SPI_EndRxTxTransaction+0x7c>)
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	4a1b      	ldr	r2, [pc, #108]	; (8008670 <SPI_EndRxTxTransaction+0x80>)
 8008602:	fba2 2303 	umull	r2, r3, r2, r3
 8008606:	0d5b      	lsrs	r3, r3, #21
 8008608:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800860c:	fb02 f303 	mul.w	r3, r2, r3
 8008610:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	685b      	ldr	r3, [r3, #4]
 8008616:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800861a:	d112      	bne.n	8008642 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	9300      	str	r3, [sp, #0]
 8008620:	68bb      	ldr	r3, [r7, #8]
 8008622:	2200      	movs	r2, #0
 8008624:	2180      	movs	r1, #128	; 0x80
 8008626:	68f8      	ldr	r0, [r7, #12]
 8008628:	f7ff ff12 	bl	8008450 <SPI_WaitFlagStateUntilTimeout>
 800862c:	4603      	mov	r3, r0
 800862e:	2b00      	cmp	r3, #0
 8008630:	d016      	beq.n	8008660 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008636:	f043 0220 	orr.w	r2, r3, #32
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800863e:	2303      	movs	r3, #3
 8008640:	e00f      	b.n	8008662 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008642:	697b      	ldr	r3, [r7, #20]
 8008644:	2b00      	cmp	r3, #0
 8008646:	d00a      	beq.n	800865e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8008648:	697b      	ldr	r3, [r7, #20]
 800864a:	3b01      	subs	r3, #1
 800864c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	689b      	ldr	r3, [r3, #8]
 8008654:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008658:	2b80      	cmp	r3, #128	; 0x80
 800865a:	d0f2      	beq.n	8008642 <SPI_EndRxTxTransaction+0x52>
 800865c:	e000      	b.n	8008660 <SPI_EndRxTxTransaction+0x70>
        break;
 800865e:	bf00      	nop
  }

  return HAL_OK;
 8008660:	2300      	movs	r3, #0
}
 8008662:	4618      	mov	r0, r3
 8008664:	3718      	adds	r7, #24
 8008666:	46bd      	mov	sp, r7
 8008668:	bd80      	pop	{r7, pc}
 800866a:	bf00      	nop
 800866c:	20001250 	.word	0x20001250
 8008670:	165e9f81 	.word	0x165e9f81

08008674 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008674:	b580      	push	{r7, lr}
 8008676:	b082      	sub	sp, #8
 8008678:	af00      	add	r7, sp, #0
 800867a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d101      	bne.n	8008686 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008682:	2301      	movs	r3, #1
 8008684:	e01d      	b.n	80086c2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800868c:	b2db      	uxtb	r3, r3
 800868e:	2b00      	cmp	r3, #0
 8008690:	d106      	bne.n	80086a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2200      	movs	r2, #0
 8008696:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800869a:	6878      	ldr	r0, [r7, #4]
 800869c:	f7fc fdd0 	bl	8005240 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	2202      	movs	r2, #2
 80086a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681a      	ldr	r2, [r3, #0]
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	3304      	adds	r3, #4
 80086b0:	4619      	mov	r1, r3
 80086b2:	4610      	mov	r0, r2
 80086b4:	f000 fb34 	bl	8008d20 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2201      	movs	r2, #1
 80086bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80086c0:	2300      	movs	r3, #0
}
 80086c2:	4618      	mov	r0, r3
 80086c4:	3708      	adds	r7, #8
 80086c6:	46bd      	mov	sp, r7
 80086c8:	bd80      	pop	{r7, pc}

080086ca <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80086ca:	b580      	push	{r7, lr}
 80086cc:	b082      	sub	sp, #8
 80086ce:	af00      	add	r7, sp, #0
 80086d0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d101      	bne.n	80086dc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80086d8:	2301      	movs	r3, #1
 80086da:	e01d      	b.n	8008718 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086e2:	b2db      	uxtb	r3, r3
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d106      	bne.n	80086f6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2200      	movs	r2, #0
 80086ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80086f0:	6878      	ldr	r0, [r7, #4]
 80086f2:	f000 f815 	bl	8008720 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	2202      	movs	r2, #2
 80086fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681a      	ldr	r2, [r3, #0]
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	3304      	adds	r3, #4
 8008706:	4619      	mov	r1, r3
 8008708:	4610      	mov	r0, r2
 800870a:	f000 fb09 	bl	8008d20 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2201      	movs	r2, #1
 8008712:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008716:	2300      	movs	r3, #0
}
 8008718:	4618      	mov	r0, r3
 800871a:	3708      	adds	r7, #8
 800871c:	46bd      	mov	sp, r7
 800871e:	bd80      	pop	{r7, pc}

08008720 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008720:	b480      	push	{r7}
 8008722:	b083      	sub	sp, #12
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008728:	bf00      	nop
 800872a:	370c      	adds	r7, #12
 800872c:	46bd      	mov	sp, r7
 800872e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008732:	4770      	bx	lr

08008734 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b084      	sub	sp, #16
 8008738:	af00      	add	r7, sp, #0
 800873a:	6078      	str	r0, [r7, #4]
 800873c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	2201      	movs	r2, #1
 8008744:	6839      	ldr	r1, [r7, #0]
 8008746:	4618      	mov	r0, r3
 8008748:	f000 fdd4 	bl	80092f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	4a15      	ldr	r2, [pc, #84]	; (80087a8 <HAL_TIM_PWM_Start+0x74>)
 8008752:	4293      	cmp	r3, r2
 8008754:	d004      	beq.n	8008760 <HAL_TIM_PWM_Start+0x2c>
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	4a14      	ldr	r2, [pc, #80]	; (80087ac <HAL_TIM_PWM_Start+0x78>)
 800875c:	4293      	cmp	r3, r2
 800875e:	d101      	bne.n	8008764 <HAL_TIM_PWM_Start+0x30>
 8008760:	2301      	movs	r3, #1
 8008762:	e000      	b.n	8008766 <HAL_TIM_PWM_Start+0x32>
 8008764:	2300      	movs	r3, #0
 8008766:	2b00      	cmp	r3, #0
 8008768:	d007      	beq.n	800877a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008778:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	689b      	ldr	r3, [r3, #8]
 8008780:	f003 0307 	and.w	r3, r3, #7
 8008784:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	2b06      	cmp	r3, #6
 800878a:	d007      	beq.n	800879c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	681a      	ldr	r2, [r3, #0]
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	f042 0201 	orr.w	r2, r2, #1
 800879a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800879c:	2300      	movs	r3, #0
}
 800879e:	4618      	mov	r0, r3
 80087a0:	3710      	adds	r7, #16
 80087a2:	46bd      	mov	sp, r7
 80087a4:	bd80      	pop	{r7, pc}
 80087a6:	bf00      	nop
 80087a8:	40010000 	.word	0x40010000
 80087ac:	40010400 	.word	0x40010400

080087b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b082      	sub	sp, #8
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	691b      	ldr	r3, [r3, #16]
 80087be:	f003 0302 	and.w	r3, r3, #2
 80087c2:	2b02      	cmp	r3, #2
 80087c4:	d122      	bne.n	800880c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	68db      	ldr	r3, [r3, #12]
 80087cc:	f003 0302 	and.w	r3, r3, #2
 80087d0:	2b02      	cmp	r3, #2
 80087d2:	d11b      	bne.n	800880c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f06f 0202 	mvn.w	r2, #2
 80087dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2201      	movs	r2, #1
 80087e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	699b      	ldr	r3, [r3, #24]
 80087ea:	f003 0303 	and.w	r3, r3, #3
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d003      	beq.n	80087fa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80087f2:	6878      	ldr	r0, [r7, #4]
 80087f4:	f000 fa75 	bl	8008ce2 <HAL_TIM_IC_CaptureCallback>
 80087f8:	e005      	b.n	8008806 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80087fa:	6878      	ldr	r0, [r7, #4]
 80087fc:	f000 fa67 	bl	8008cce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008800:	6878      	ldr	r0, [r7, #4]
 8008802:	f000 fa78 	bl	8008cf6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	2200      	movs	r2, #0
 800880a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	691b      	ldr	r3, [r3, #16]
 8008812:	f003 0304 	and.w	r3, r3, #4
 8008816:	2b04      	cmp	r3, #4
 8008818:	d122      	bne.n	8008860 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	68db      	ldr	r3, [r3, #12]
 8008820:	f003 0304 	and.w	r3, r3, #4
 8008824:	2b04      	cmp	r3, #4
 8008826:	d11b      	bne.n	8008860 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	f06f 0204 	mvn.w	r2, #4
 8008830:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	2202      	movs	r2, #2
 8008836:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	699b      	ldr	r3, [r3, #24]
 800883e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008842:	2b00      	cmp	r3, #0
 8008844:	d003      	beq.n	800884e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008846:	6878      	ldr	r0, [r7, #4]
 8008848:	f000 fa4b 	bl	8008ce2 <HAL_TIM_IC_CaptureCallback>
 800884c:	e005      	b.n	800885a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800884e:	6878      	ldr	r0, [r7, #4]
 8008850:	f000 fa3d 	bl	8008cce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008854:	6878      	ldr	r0, [r7, #4]
 8008856:	f000 fa4e 	bl	8008cf6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	2200      	movs	r2, #0
 800885e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	691b      	ldr	r3, [r3, #16]
 8008866:	f003 0308 	and.w	r3, r3, #8
 800886a:	2b08      	cmp	r3, #8
 800886c:	d122      	bne.n	80088b4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	68db      	ldr	r3, [r3, #12]
 8008874:	f003 0308 	and.w	r3, r3, #8
 8008878:	2b08      	cmp	r3, #8
 800887a:	d11b      	bne.n	80088b4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	f06f 0208 	mvn.w	r2, #8
 8008884:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	2204      	movs	r2, #4
 800888a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	69db      	ldr	r3, [r3, #28]
 8008892:	f003 0303 	and.w	r3, r3, #3
 8008896:	2b00      	cmp	r3, #0
 8008898:	d003      	beq.n	80088a2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800889a:	6878      	ldr	r0, [r7, #4]
 800889c:	f000 fa21 	bl	8008ce2 <HAL_TIM_IC_CaptureCallback>
 80088a0:	e005      	b.n	80088ae <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80088a2:	6878      	ldr	r0, [r7, #4]
 80088a4:	f000 fa13 	bl	8008cce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088a8:	6878      	ldr	r0, [r7, #4]
 80088aa:	f000 fa24 	bl	8008cf6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	2200      	movs	r2, #0
 80088b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	691b      	ldr	r3, [r3, #16]
 80088ba:	f003 0310 	and.w	r3, r3, #16
 80088be:	2b10      	cmp	r3, #16
 80088c0:	d122      	bne.n	8008908 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	68db      	ldr	r3, [r3, #12]
 80088c8:	f003 0310 	and.w	r3, r3, #16
 80088cc:	2b10      	cmp	r3, #16
 80088ce:	d11b      	bne.n	8008908 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	f06f 0210 	mvn.w	r2, #16
 80088d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	2208      	movs	r2, #8
 80088de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	69db      	ldr	r3, [r3, #28]
 80088e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d003      	beq.n	80088f6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80088ee:	6878      	ldr	r0, [r7, #4]
 80088f0:	f000 f9f7 	bl	8008ce2 <HAL_TIM_IC_CaptureCallback>
 80088f4:	e005      	b.n	8008902 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80088f6:	6878      	ldr	r0, [r7, #4]
 80088f8:	f000 f9e9 	bl	8008cce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088fc:	6878      	ldr	r0, [r7, #4]
 80088fe:	f000 f9fa 	bl	8008cf6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	2200      	movs	r2, #0
 8008906:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	691b      	ldr	r3, [r3, #16]
 800890e:	f003 0301 	and.w	r3, r3, #1
 8008912:	2b01      	cmp	r3, #1
 8008914:	d10e      	bne.n	8008934 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	68db      	ldr	r3, [r3, #12]
 800891c:	f003 0301 	and.w	r3, r3, #1
 8008920:	2b01      	cmp	r3, #1
 8008922:	d107      	bne.n	8008934 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	f06f 0201 	mvn.w	r2, #1
 800892c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800892e:	6878      	ldr	r0, [r7, #4]
 8008930:	f000 f9c3 	bl	8008cba <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	691b      	ldr	r3, [r3, #16]
 800893a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800893e:	2b80      	cmp	r3, #128	; 0x80
 8008940:	d10e      	bne.n	8008960 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	68db      	ldr	r3, [r3, #12]
 8008948:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800894c:	2b80      	cmp	r3, #128	; 0x80
 800894e:	d107      	bne.n	8008960 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008958:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800895a:	6878      	ldr	r0, [r7, #4]
 800895c:	f000 fdc8 	bl	80094f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	691b      	ldr	r3, [r3, #16]
 8008966:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800896a:	2b40      	cmp	r3, #64	; 0x40
 800896c:	d10e      	bne.n	800898c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	68db      	ldr	r3, [r3, #12]
 8008974:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008978:	2b40      	cmp	r3, #64	; 0x40
 800897a:	d107      	bne.n	800898c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008984:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008986:	6878      	ldr	r0, [r7, #4]
 8008988:	f000 f9bf 	bl	8008d0a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	691b      	ldr	r3, [r3, #16]
 8008992:	f003 0320 	and.w	r3, r3, #32
 8008996:	2b20      	cmp	r3, #32
 8008998:	d10e      	bne.n	80089b8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	68db      	ldr	r3, [r3, #12]
 80089a0:	f003 0320 	and.w	r3, r3, #32
 80089a4:	2b20      	cmp	r3, #32
 80089a6:	d107      	bne.n	80089b8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f06f 0220 	mvn.w	r2, #32
 80089b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80089b2:	6878      	ldr	r0, [r7, #4]
 80089b4:	f000 fd92 	bl	80094dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80089b8:	bf00      	nop
 80089ba:	3708      	adds	r7, #8
 80089bc:	46bd      	mov	sp, r7
 80089be:	bd80      	pop	{r7, pc}

080089c0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80089c0:	b580      	push	{r7, lr}
 80089c2:	b084      	sub	sp, #16
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	60f8      	str	r0, [r7, #12]
 80089c8:	60b9      	str	r1, [r7, #8]
 80089ca:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80089d2:	2b01      	cmp	r3, #1
 80089d4:	d101      	bne.n	80089da <HAL_TIM_PWM_ConfigChannel+0x1a>
 80089d6:	2302      	movs	r3, #2
 80089d8:	e0b4      	b.n	8008b44 <HAL_TIM_PWM_ConfigChannel+0x184>
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	2201      	movs	r2, #1
 80089de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	2202      	movs	r2, #2
 80089e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	2b0c      	cmp	r3, #12
 80089ee:	f200 809f 	bhi.w	8008b30 <HAL_TIM_PWM_ConfigChannel+0x170>
 80089f2:	a201      	add	r2, pc, #4	; (adr r2, 80089f8 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80089f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089f8:	08008a2d 	.word	0x08008a2d
 80089fc:	08008b31 	.word	0x08008b31
 8008a00:	08008b31 	.word	0x08008b31
 8008a04:	08008b31 	.word	0x08008b31
 8008a08:	08008a6d 	.word	0x08008a6d
 8008a0c:	08008b31 	.word	0x08008b31
 8008a10:	08008b31 	.word	0x08008b31
 8008a14:	08008b31 	.word	0x08008b31
 8008a18:	08008aaf 	.word	0x08008aaf
 8008a1c:	08008b31 	.word	0x08008b31
 8008a20:	08008b31 	.word	0x08008b31
 8008a24:	08008b31 	.word	0x08008b31
 8008a28:	08008aef 	.word	0x08008aef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	68b9      	ldr	r1, [r7, #8]
 8008a32:	4618      	mov	r0, r3
 8008a34:	f000 fa14 	bl	8008e60 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	699a      	ldr	r2, [r3, #24]
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	f042 0208 	orr.w	r2, r2, #8
 8008a46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	699a      	ldr	r2, [r3, #24]
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	f022 0204 	bic.w	r2, r2, #4
 8008a56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	6999      	ldr	r1, [r3, #24]
 8008a5e:	68bb      	ldr	r3, [r7, #8]
 8008a60:	691a      	ldr	r2, [r3, #16]
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	430a      	orrs	r2, r1
 8008a68:	619a      	str	r2, [r3, #24]
      break;
 8008a6a:	e062      	b.n	8008b32 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	68b9      	ldr	r1, [r7, #8]
 8008a72:	4618      	mov	r0, r3
 8008a74:	f000 fa64 	bl	8008f40 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	699a      	ldr	r2, [r3, #24]
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008a86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	699a      	ldr	r2, [r3, #24]
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008a96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	6999      	ldr	r1, [r3, #24]
 8008a9e:	68bb      	ldr	r3, [r7, #8]
 8008aa0:	691b      	ldr	r3, [r3, #16]
 8008aa2:	021a      	lsls	r2, r3, #8
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	430a      	orrs	r2, r1
 8008aaa:	619a      	str	r2, [r3, #24]
      break;
 8008aac:	e041      	b.n	8008b32 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	68b9      	ldr	r1, [r7, #8]
 8008ab4:	4618      	mov	r0, r3
 8008ab6:	f000 fab9 	bl	800902c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	69da      	ldr	r2, [r3, #28]
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	f042 0208 	orr.w	r2, r2, #8
 8008ac8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	69da      	ldr	r2, [r3, #28]
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	f022 0204 	bic.w	r2, r2, #4
 8008ad8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	69d9      	ldr	r1, [r3, #28]
 8008ae0:	68bb      	ldr	r3, [r7, #8]
 8008ae2:	691a      	ldr	r2, [r3, #16]
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	430a      	orrs	r2, r1
 8008aea:	61da      	str	r2, [r3, #28]
      break;
 8008aec:	e021      	b.n	8008b32 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	68b9      	ldr	r1, [r7, #8]
 8008af4:	4618      	mov	r0, r3
 8008af6:	f000 fb0d 	bl	8009114 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	69da      	ldr	r2, [r3, #28]
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008b08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	69da      	ldr	r2, [r3, #28]
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008b18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	69d9      	ldr	r1, [r3, #28]
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	691b      	ldr	r3, [r3, #16]
 8008b24:	021a      	lsls	r2, r3, #8
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	430a      	orrs	r2, r1
 8008b2c:	61da      	str	r2, [r3, #28]
      break;
 8008b2e:	e000      	b.n	8008b32 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8008b30:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	2201      	movs	r2, #1
 8008b36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	2200      	movs	r2, #0
 8008b3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008b42:	2300      	movs	r3, #0
}
 8008b44:	4618      	mov	r0, r3
 8008b46:	3710      	adds	r7, #16
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	bd80      	pop	{r7, pc}

08008b4c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008b4c:	b580      	push	{r7, lr}
 8008b4e:	b084      	sub	sp, #16
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
 8008b54:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008b5c:	2b01      	cmp	r3, #1
 8008b5e:	d101      	bne.n	8008b64 <HAL_TIM_ConfigClockSource+0x18>
 8008b60:	2302      	movs	r3, #2
 8008b62:	e0a6      	b.n	8008cb2 <HAL_TIM_ConfigClockSource+0x166>
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2201      	movs	r2, #1
 8008b68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2202      	movs	r2, #2
 8008b70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	689b      	ldr	r3, [r3, #8]
 8008b7a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008b82:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008b8a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	68fa      	ldr	r2, [r7, #12]
 8008b92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008b94:	683b      	ldr	r3, [r7, #0]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	2b40      	cmp	r3, #64	; 0x40
 8008b9a:	d067      	beq.n	8008c6c <HAL_TIM_ConfigClockSource+0x120>
 8008b9c:	2b40      	cmp	r3, #64	; 0x40
 8008b9e:	d80b      	bhi.n	8008bb8 <HAL_TIM_ConfigClockSource+0x6c>
 8008ba0:	2b10      	cmp	r3, #16
 8008ba2:	d073      	beq.n	8008c8c <HAL_TIM_ConfigClockSource+0x140>
 8008ba4:	2b10      	cmp	r3, #16
 8008ba6:	d802      	bhi.n	8008bae <HAL_TIM_ConfigClockSource+0x62>
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d06f      	beq.n	8008c8c <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8008bac:	e078      	b.n	8008ca0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008bae:	2b20      	cmp	r3, #32
 8008bb0:	d06c      	beq.n	8008c8c <HAL_TIM_ConfigClockSource+0x140>
 8008bb2:	2b30      	cmp	r3, #48	; 0x30
 8008bb4:	d06a      	beq.n	8008c8c <HAL_TIM_ConfigClockSource+0x140>
      break;
 8008bb6:	e073      	b.n	8008ca0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008bb8:	2b70      	cmp	r3, #112	; 0x70
 8008bba:	d00d      	beq.n	8008bd8 <HAL_TIM_ConfigClockSource+0x8c>
 8008bbc:	2b70      	cmp	r3, #112	; 0x70
 8008bbe:	d804      	bhi.n	8008bca <HAL_TIM_ConfigClockSource+0x7e>
 8008bc0:	2b50      	cmp	r3, #80	; 0x50
 8008bc2:	d033      	beq.n	8008c2c <HAL_TIM_ConfigClockSource+0xe0>
 8008bc4:	2b60      	cmp	r3, #96	; 0x60
 8008bc6:	d041      	beq.n	8008c4c <HAL_TIM_ConfigClockSource+0x100>
      break;
 8008bc8:	e06a      	b.n	8008ca0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008bca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008bce:	d066      	beq.n	8008c9e <HAL_TIM_ConfigClockSource+0x152>
 8008bd0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008bd4:	d017      	beq.n	8008c06 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8008bd6:	e063      	b.n	8008ca0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	6818      	ldr	r0, [r3, #0]
 8008bdc:	683b      	ldr	r3, [r7, #0]
 8008bde:	6899      	ldr	r1, [r3, #8]
 8008be0:	683b      	ldr	r3, [r7, #0]
 8008be2:	685a      	ldr	r2, [r3, #4]
 8008be4:	683b      	ldr	r3, [r7, #0]
 8008be6:	68db      	ldr	r3, [r3, #12]
 8008be8:	f000 fb64 	bl	80092b4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	689b      	ldr	r3, [r3, #8]
 8008bf2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008bfa:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	68fa      	ldr	r2, [r7, #12]
 8008c02:	609a      	str	r2, [r3, #8]
      break;
 8008c04:	e04c      	b.n	8008ca0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	6818      	ldr	r0, [r3, #0]
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	6899      	ldr	r1, [r3, #8]
 8008c0e:	683b      	ldr	r3, [r7, #0]
 8008c10:	685a      	ldr	r2, [r3, #4]
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	68db      	ldr	r3, [r3, #12]
 8008c16:	f000 fb4d 	bl	80092b4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	689a      	ldr	r2, [r3, #8]
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008c28:	609a      	str	r2, [r3, #8]
      break;
 8008c2a:	e039      	b.n	8008ca0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	6818      	ldr	r0, [r3, #0]
 8008c30:	683b      	ldr	r3, [r7, #0]
 8008c32:	6859      	ldr	r1, [r3, #4]
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	68db      	ldr	r3, [r3, #12]
 8008c38:	461a      	mov	r2, r3
 8008c3a:	f000 fac1 	bl	80091c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	2150      	movs	r1, #80	; 0x50
 8008c44:	4618      	mov	r0, r3
 8008c46:	f000 fb1a 	bl	800927e <TIM_ITRx_SetConfig>
      break;
 8008c4a:	e029      	b.n	8008ca0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	6818      	ldr	r0, [r3, #0]
 8008c50:	683b      	ldr	r3, [r7, #0]
 8008c52:	6859      	ldr	r1, [r3, #4]
 8008c54:	683b      	ldr	r3, [r7, #0]
 8008c56:	68db      	ldr	r3, [r3, #12]
 8008c58:	461a      	mov	r2, r3
 8008c5a:	f000 fae0 	bl	800921e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	2160      	movs	r1, #96	; 0x60
 8008c64:	4618      	mov	r0, r3
 8008c66:	f000 fb0a 	bl	800927e <TIM_ITRx_SetConfig>
      break;
 8008c6a:	e019      	b.n	8008ca0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	6818      	ldr	r0, [r3, #0]
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	6859      	ldr	r1, [r3, #4]
 8008c74:	683b      	ldr	r3, [r7, #0]
 8008c76:	68db      	ldr	r3, [r3, #12]
 8008c78:	461a      	mov	r2, r3
 8008c7a:	f000 faa1 	bl	80091c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	2140      	movs	r1, #64	; 0x40
 8008c84:	4618      	mov	r0, r3
 8008c86:	f000 fafa 	bl	800927e <TIM_ITRx_SetConfig>
      break;
 8008c8a:	e009      	b.n	8008ca0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681a      	ldr	r2, [r3, #0]
 8008c90:	683b      	ldr	r3, [r7, #0]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	4619      	mov	r1, r3
 8008c96:	4610      	mov	r0, r2
 8008c98:	f000 faf1 	bl	800927e <TIM_ITRx_SetConfig>
      break;
 8008c9c:	e000      	b.n	8008ca0 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8008c9e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	2201      	movs	r2, #1
 8008ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	2200      	movs	r2, #0
 8008cac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008cb0:	2300      	movs	r3, #0
}
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	3710      	adds	r7, #16
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	bd80      	pop	{r7, pc}

08008cba <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008cba:	b480      	push	{r7}
 8008cbc:	b083      	sub	sp, #12
 8008cbe:	af00      	add	r7, sp, #0
 8008cc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008cc2:	bf00      	nop
 8008cc4:	370c      	adds	r7, #12
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ccc:	4770      	bx	lr

08008cce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008cce:	b480      	push	{r7}
 8008cd0:	b083      	sub	sp, #12
 8008cd2:	af00      	add	r7, sp, #0
 8008cd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008cd6:	bf00      	nop
 8008cd8:	370c      	adds	r7, #12
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce0:	4770      	bx	lr

08008ce2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008ce2:	b480      	push	{r7}
 8008ce4:	b083      	sub	sp, #12
 8008ce6:	af00      	add	r7, sp, #0
 8008ce8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008cea:	bf00      	nop
 8008cec:	370c      	adds	r7, #12
 8008cee:	46bd      	mov	sp, r7
 8008cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf4:	4770      	bx	lr

08008cf6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008cf6:	b480      	push	{r7}
 8008cf8:	b083      	sub	sp, #12
 8008cfa:	af00      	add	r7, sp, #0
 8008cfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008cfe:	bf00      	nop
 8008d00:	370c      	adds	r7, #12
 8008d02:	46bd      	mov	sp, r7
 8008d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d08:	4770      	bx	lr

08008d0a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008d0a:	b480      	push	{r7}
 8008d0c:	b083      	sub	sp, #12
 8008d0e:	af00      	add	r7, sp, #0
 8008d10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008d12:	bf00      	nop
 8008d14:	370c      	adds	r7, #12
 8008d16:	46bd      	mov	sp, r7
 8008d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1c:	4770      	bx	lr
	...

08008d20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008d20:	b480      	push	{r7}
 8008d22:	b085      	sub	sp, #20
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
 8008d28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	4a40      	ldr	r2, [pc, #256]	; (8008e34 <TIM_Base_SetConfig+0x114>)
 8008d34:	4293      	cmp	r3, r2
 8008d36:	d013      	beq.n	8008d60 <TIM_Base_SetConfig+0x40>
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d3e:	d00f      	beq.n	8008d60 <TIM_Base_SetConfig+0x40>
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	4a3d      	ldr	r2, [pc, #244]	; (8008e38 <TIM_Base_SetConfig+0x118>)
 8008d44:	4293      	cmp	r3, r2
 8008d46:	d00b      	beq.n	8008d60 <TIM_Base_SetConfig+0x40>
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	4a3c      	ldr	r2, [pc, #240]	; (8008e3c <TIM_Base_SetConfig+0x11c>)
 8008d4c:	4293      	cmp	r3, r2
 8008d4e:	d007      	beq.n	8008d60 <TIM_Base_SetConfig+0x40>
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	4a3b      	ldr	r2, [pc, #236]	; (8008e40 <TIM_Base_SetConfig+0x120>)
 8008d54:	4293      	cmp	r3, r2
 8008d56:	d003      	beq.n	8008d60 <TIM_Base_SetConfig+0x40>
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	4a3a      	ldr	r2, [pc, #232]	; (8008e44 <TIM_Base_SetConfig+0x124>)
 8008d5c:	4293      	cmp	r3, r2
 8008d5e:	d108      	bne.n	8008d72 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	685b      	ldr	r3, [r3, #4]
 8008d6c:	68fa      	ldr	r2, [r7, #12]
 8008d6e:	4313      	orrs	r3, r2
 8008d70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	4a2f      	ldr	r2, [pc, #188]	; (8008e34 <TIM_Base_SetConfig+0x114>)
 8008d76:	4293      	cmp	r3, r2
 8008d78:	d02b      	beq.n	8008dd2 <TIM_Base_SetConfig+0xb2>
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d80:	d027      	beq.n	8008dd2 <TIM_Base_SetConfig+0xb2>
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	4a2c      	ldr	r2, [pc, #176]	; (8008e38 <TIM_Base_SetConfig+0x118>)
 8008d86:	4293      	cmp	r3, r2
 8008d88:	d023      	beq.n	8008dd2 <TIM_Base_SetConfig+0xb2>
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	4a2b      	ldr	r2, [pc, #172]	; (8008e3c <TIM_Base_SetConfig+0x11c>)
 8008d8e:	4293      	cmp	r3, r2
 8008d90:	d01f      	beq.n	8008dd2 <TIM_Base_SetConfig+0xb2>
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	4a2a      	ldr	r2, [pc, #168]	; (8008e40 <TIM_Base_SetConfig+0x120>)
 8008d96:	4293      	cmp	r3, r2
 8008d98:	d01b      	beq.n	8008dd2 <TIM_Base_SetConfig+0xb2>
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	4a29      	ldr	r2, [pc, #164]	; (8008e44 <TIM_Base_SetConfig+0x124>)
 8008d9e:	4293      	cmp	r3, r2
 8008da0:	d017      	beq.n	8008dd2 <TIM_Base_SetConfig+0xb2>
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	4a28      	ldr	r2, [pc, #160]	; (8008e48 <TIM_Base_SetConfig+0x128>)
 8008da6:	4293      	cmp	r3, r2
 8008da8:	d013      	beq.n	8008dd2 <TIM_Base_SetConfig+0xb2>
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	4a27      	ldr	r2, [pc, #156]	; (8008e4c <TIM_Base_SetConfig+0x12c>)
 8008dae:	4293      	cmp	r3, r2
 8008db0:	d00f      	beq.n	8008dd2 <TIM_Base_SetConfig+0xb2>
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	4a26      	ldr	r2, [pc, #152]	; (8008e50 <TIM_Base_SetConfig+0x130>)
 8008db6:	4293      	cmp	r3, r2
 8008db8:	d00b      	beq.n	8008dd2 <TIM_Base_SetConfig+0xb2>
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	4a25      	ldr	r2, [pc, #148]	; (8008e54 <TIM_Base_SetConfig+0x134>)
 8008dbe:	4293      	cmp	r3, r2
 8008dc0:	d007      	beq.n	8008dd2 <TIM_Base_SetConfig+0xb2>
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	4a24      	ldr	r2, [pc, #144]	; (8008e58 <TIM_Base_SetConfig+0x138>)
 8008dc6:	4293      	cmp	r3, r2
 8008dc8:	d003      	beq.n	8008dd2 <TIM_Base_SetConfig+0xb2>
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	4a23      	ldr	r2, [pc, #140]	; (8008e5c <TIM_Base_SetConfig+0x13c>)
 8008dce:	4293      	cmp	r3, r2
 8008dd0:	d108      	bne.n	8008de4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008dd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	68db      	ldr	r3, [r3, #12]
 8008dde:	68fa      	ldr	r2, [r7, #12]
 8008de0:	4313      	orrs	r3, r2
 8008de2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	695b      	ldr	r3, [r3, #20]
 8008dee:	4313      	orrs	r3, r2
 8008df0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	68fa      	ldr	r2, [r7, #12]
 8008df6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008df8:	683b      	ldr	r3, [r7, #0]
 8008dfa:	689a      	ldr	r2, [r3, #8]
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	681a      	ldr	r2, [r3, #0]
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	4a0a      	ldr	r2, [pc, #40]	; (8008e34 <TIM_Base_SetConfig+0x114>)
 8008e0c:	4293      	cmp	r3, r2
 8008e0e:	d003      	beq.n	8008e18 <TIM_Base_SetConfig+0xf8>
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	4a0c      	ldr	r2, [pc, #48]	; (8008e44 <TIM_Base_SetConfig+0x124>)
 8008e14:	4293      	cmp	r3, r2
 8008e16:	d103      	bne.n	8008e20 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008e18:	683b      	ldr	r3, [r7, #0]
 8008e1a:	691a      	ldr	r2, [r3, #16]
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	2201      	movs	r2, #1
 8008e24:	615a      	str	r2, [r3, #20]
}
 8008e26:	bf00      	nop
 8008e28:	3714      	adds	r7, #20
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e30:	4770      	bx	lr
 8008e32:	bf00      	nop
 8008e34:	40010000 	.word	0x40010000
 8008e38:	40000400 	.word	0x40000400
 8008e3c:	40000800 	.word	0x40000800
 8008e40:	40000c00 	.word	0x40000c00
 8008e44:	40010400 	.word	0x40010400
 8008e48:	40014000 	.word	0x40014000
 8008e4c:	40014400 	.word	0x40014400
 8008e50:	40014800 	.word	0x40014800
 8008e54:	40001800 	.word	0x40001800
 8008e58:	40001c00 	.word	0x40001c00
 8008e5c:	40002000 	.word	0x40002000

08008e60 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008e60:	b480      	push	{r7}
 8008e62:	b087      	sub	sp, #28
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
 8008e68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	6a1b      	ldr	r3, [r3, #32]
 8008e6e:	f023 0201 	bic.w	r2, r3, #1
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	6a1b      	ldr	r3, [r3, #32]
 8008e7a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	685b      	ldr	r3, [r3, #4]
 8008e80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	699b      	ldr	r3, [r3, #24]
 8008e86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	f023 0303 	bic.w	r3, r3, #3
 8008e96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008e98:	683b      	ldr	r3, [r7, #0]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	68fa      	ldr	r2, [r7, #12]
 8008e9e:	4313      	orrs	r3, r2
 8008ea0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008ea2:	697b      	ldr	r3, [r7, #20]
 8008ea4:	f023 0302 	bic.w	r3, r3, #2
 8008ea8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008eaa:	683b      	ldr	r3, [r7, #0]
 8008eac:	689b      	ldr	r3, [r3, #8]
 8008eae:	697a      	ldr	r2, [r7, #20]
 8008eb0:	4313      	orrs	r3, r2
 8008eb2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	4a20      	ldr	r2, [pc, #128]	; (8008f38 <TIM_OC1_SetConfig+0xd8>)
 8008eb8:	4293      	cmp	r3, r2
 8008eba:	d003      	beq.n	8008ec4 <TIM_OC1_SetConfig+0x64>
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	4a1f      	ldr	r2, [pc, #124]	; (8008f3c <TIM_OC1_SetConfig+0xdc>)
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	d10c      	bne.n	8008ede <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008ec4:	697b      	ldr	r3, [r7, #20]
 8008ec6:	f023 0308 	bic.w	r3, r3, #8
 8008eca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008ecc:	683b      	ldr	r3, [r7, #0]
 8008ece:	68db      	ldr	r3, [r3, #12]
 8008ed0:	697a      	ldr	r2, [r7, #20]
 8008ed2:	4313      	orrs	r3, r2
 8008ed4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008ed6:	697b      	ldr	r3, [r7, #20]
 8008ed8:	f023 0304 	bic.w	r3, r3, #4
 8008edc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	4a15      	ldr	r2, [pc, #84]	; (8008f38 <TIM_OC1_SetConfig+0xd8>)
 8008ee2:	4293      	cmp	r3, r2
 8008ee4:	d003      	beq.n	8008eee <TIM_OC1_SetConfig+0x8e>
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	4a14      	ldr	r2, [pc, #80]	; (8008f3c <TIM_OC1_SetConfig+0xdc>)
 8008eea:	4293      	cmp	r3, r2
 8008eec:	d111      	bne.n	8008f12 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008eee:	693b      	ldr	r3, [r7, #16]
 8008ef0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008ef4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008ef6:	693b      	ldr	r3, [r7, #16]
 8008ef8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008efc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	695b      	ldr	r3, [r3, #20]
 8008f02:	693a      	ldr	r2, [r7, #16]
 8008f04:	4313      	orrs	r3, r2
 8008f06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008f08:	683b      	ldr	r3, [r7, #0]
 8008f0a:	699b      	ldr	r3, [r3, #24]
 8008f0c:	693a      	ldr	r2, [r7, #16]
 8008f0e:	4313      	orrs	r3, r2
 8008f10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	693a      	ldr	r2, [r7, #16]
 8008f16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	68fa      	ldr	r2, [r7, #12]
 8008f1c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008f1e:	683b      	ldr	r3, [r7, #0]
 8008f20:	685a      	ldr	r2, [r3, #4]
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	697a      	ldr	r2, [r7, #20]
 8008f2a:	621a      	str	r2, [r3, #32]
}
 8008f2c:	bf00      	nop
 8008f2e:	371c      	adds	r7, #28
 8008f30:	46bd      	mov	sp, r7
 8008f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f36:	4770      	bx	lr
 8008f38:	40010000 	.word	0x40010000
 8008f3c:	40010400 	.word	0x40010400

08008f40 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008f40:	b480      	push	{r7}
 8008f42:	b087      	sub	sp, #28
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
 8008f48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	6a1b      	ldr	r3, [r3, #32]
 8008f4e:	f023 0210 	bic.w	r2, r3, #16
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	6a1b      	ldr	r3, [r3, #32]
 8008f5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	685b      	ldr	r3, [r3, #4]
 8008f60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	699b      	ldr	r3, [r3, #24]
 8008f66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008f6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008f76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	021b      	lsls	r3, r3, #8
 8008f7e:	68fa      	ldr	r2, [r7, #12]
 8008f80:	4313      	orrs	r3, r2
 8008f82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008f84:	697b      	ldr	r3, [r7, #20]
 8008f86:	f023 0320 	bic.w	r3, r3, #32
 8008f8a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	689b      	ldr	r3, [r3, #8]
 8008f90:	011b      	lsls	r3, r3, #4
 8008f92:	697a      	ldr	r2, [r7, #20]
 8008f94:	4313      	orrs	r3, r2
 8008f96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	4a22      	ldr	r2, [pc, #136]	; (8009024 <TIM_OC2_SetConfig+0xe4>)
 8008f9c:	4293      	cmp	r3, r2
 8008f9e:	d003      	beq.n	8008fa8 <TIM_OC2_SetConfig+0x68>
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	4a21      	ldr	r2, [pc, #132]	; (8009028 <TIM_OC2_SetConfig+0xe8>)
 8008fa4:	4293      	cmp	r3, r2
 8008fa6:	d10d      	bne.n	8008fc4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008fa8:	697b      	ldr	r3, [r7, #20]
 8008faa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008fae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008fb0:	683b      	ldr	r3, [r7, #0]
 8008fb2:	68db      	ldr	r3, [r3, #12]
 8008fb4:	011b      	lsls	r3, r3, #4
 8008fb6:	697a      	ldr	r2, [r7, #20]
 8008fb8:	4313      	orrs	r3, r2
 8008fba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008fbc:	697b      	ldr	r3, [r7, #20]
 8008fbe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008fc2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	4a17      	ldr	r2, [pc, #92]	; (8009024 <TIM_OC2_SetConfig+0xe4>)
 8008fc8:	4293      	cmp	r3, r2
 8008fca:	d003      	beq.n	8008fd4 <TIM_OC2_SetConfig+0x94>
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	4a16      	ldr	r2, [pc, #88]	; (8009028 <TIM_OC2_SetConfig+0xe8>)
 8008fd0:	4293      	cmp	r3, r2
 8008fd2:	d113      	bne.n	8008ffc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008fd4:	693b      	ldr	r3, [r7, #16]
 8008fd6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008fda:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008fdc:	693b      	ldr	r3, [r7, #16]
 8008fde:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008fe2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008fe4:	683b      	ldr	r3, [r7, #0]
 8008fe6:	695b      	ldr	r3, [r3, #20]
 8008fe8:	009b      	lsls	r3, r3, #2
 8008fea:	693a      	ldr	r2, [r7, #16]
 8008fec:	4313      	orrs	r3, r2
 8008fee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008ff0:	683b      	ldr	r3, [r7, #0]
 8008ff2:	699b      	ldr	r3, [r3, #24]
 8008ff4:	009b      	lsls	r3, r3, #2
 8008ff6:	693a      	ldr	r2, [r7, #16]
 8008ff8:	4313      	orrs	r3, r2
 8008ffa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	693a      	ldr	r2, [r7, #16]
 8009000:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	68fa      	ldr	r2, [r7, #12]
 8009006:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	685a      	ldr	r2, [r3, #4]
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	697a      	ldr	r2, [r7, #20]
 8009014:	621a      	str	r2, [r3, #32]
}
 8009016:	bf00      	nop
 8009018:	371c      	adds	r7, #28
 800901a:	46bd      	mov	sp, r7
 800901c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009020:	4770      	bx	lr
 8009022:	bf00      	nop
 8009024:	40010000 	.word	0x40010000
 8009028:	40010400 	.word	0x40010400

0800902c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800902c:	b480      	push	{r7}
 800902e:	b087      	sub	sp, #28
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]
 8009034:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	6a1b      	ldr	r3, [r3, #32]
 800903a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	6a1b      	ldr	r3, [r3, #32]
 8009046:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	685b      	ldr	r3, [r3, #4]
 800904c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	69db      	ldr	r3, [r3, #28]
 8009052:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800905a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	f023 0303 	bic.w	r3, r3, #3
 8009062:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009064:	683b      	ldr	r3, [r7, #0]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	68fa      	ldr	r2, [r7, #12]
 800906a:	4313      	orrs	r3, r2
 800906c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800906e:	697b      	ldr	r3, [r7, #20]
 8009070:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009074:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009076:	683b      	ldr	r3, [r7, #0]
 8009078:	689b      	ldr	r3, [r3, #8]
 800907a:	021b      	lsls	r3, r3, #8
 800907c:	697a      	ldr	r2, [r7, #20]
 800907e:	4313      	orrs	r3, r2
 8009080:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	4a21      	ldr	r2, [pc, #132]	; (800910c <TIM_OC3_SetConfig+0xe0>)
 8009086:	4293      	cmp	r3, r2
 8009088:	d003      	beq.n	8009092 <TIM_OC3_SetConfig+0x66>
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	4a20      	ldr	r2, [pc, #128]	; (8009110 <TIM_OC3_SetConfig+0xe4>)
 800908e:	4293      	cmp	r3, r2
 8009090:	d10d      	bne.n	80090ae <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009092:	697b      	ldr	r3, [r7, #20]
 8009094:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009098:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800909a:	683b      	ldr	r3, [r7, #0]
 800909c:	68db      	ldr	r3, [r3, #12]
 800909e:	021b      	lsls	r3, r3, #8
 80090a0:	697a      	ldr	r2, [r7, #20]
 80090a2:	4313      	orrs	r3, r2
 80090a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80090a6:	697b      	ldr	r3, [r7, #20]
 80090a8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80090ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	4a16      	ldr	r2, [pc, #88]	; (800910c <TIM_OC3_SetConfig+0xe0>)
 80090b2:	4293      	cmp	r3, r2
 80090b4:	d003      	beq.n	80090be <TIM_OC3_SetConfig+0x92>
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	4a15      	ldr	r2, [pc, #84]	; (8009110 <TIM_OC3_SetConfig+0xe4>)
 80090ba:	4293      	cmp	r3, r2
 80090bc:	d113      	bne.n	80090e6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80090be:	693b      	ldr	r3, [r7, #16]
 80090c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80090c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80090c6:	693b      	ldr	r3, [r7, #16]
 80090c8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80090cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80090ce:	683b      	ldr	r3, [r7, #0]
 80090d0:	695b      	ldr	r3, [r3, #20]
 80090d2:	011b      	lsls	r3, r3, #4
 80090d4:	693a      	ldr	r2, [r7, #16]
 80090d6:	4313      	orrs	r3, r2
 80090d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80090da:	683b      	ldr	r3, [r7, #0]
 80090dc:	699b      	ldr	r3, [r3, #24]
 80090de:	011b      	lsls	r3, r3, #4
 80090e0:	693a      	ldr	r2, [r7, #16]
 80090e2:	4313      	orrs	r3, r2
 80090e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	693a      	ldr	r2, [r7, #16]
 80090ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	68fa      	ldr	r2, [r7, #12]
 80090f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80090f2:	683b      	ldr	r3, [r7, #0]
 80090f4:	685a      	ldr	r2, [r3, #4]
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	697a      	ldr	r2, [r7, #20]
 80090fe:	621a      	str	r2, [r3, #32]
}
 8009100:	bf00      	nop
 8009102:	371c      	adds	r7, #28
 8009104:	46bd      	mov	sp, r7
 8009106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910a:	4770      	bx	lr
 800910c:	40010000 	.word	0x40010000
 8009110:	40010400 	.word	0x40010400

08009114 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009114:	b480      	push	{r7}
 8009116:	b087      	sub	sp, #28
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
 800911c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	6a1b      	ldr	r3, [r3, #32]
 8009122:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	6a1b      	ldr	r3, [r3, #32]
 800912e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	685b      	ldr	r3, [r3, #4]
 8009134:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	69db      	ldr	r3, [r3, #28]
 800913a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009142:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800914a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800914c:	683b      	ldr	r3, [r7, #0]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	021b      	lsls	r3, r3, #8
 8009152:	68fa      	ldr	r2, [r7, #12]
 8009154:	4313      	orrs	r3, r2
 8009156:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009158:	693b      	ldr	r3, [r7, #16]
 800915a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800915e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009160:	683b      	ldr	r3, [r7, #0]
 8009162:	689b      	ldr	r3, [r3, #8]
 8009164:	031b      	lsls	r3, r3, #12
 8009166:	693a      	ldr	r2, [r7, #16]
 8009168:	4313      	orrs	r3, r2
 800916a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	4a12      	ldr	r2, [pc, #72]	; (80091b8 <TIM_OC4_SetConfig+0xa4>)
 8009170:	4293      	cmp	r3, r2
 8009172:	d003      	beq.n	800917c <TIM_OC4_SetConfig+0x68>
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	4a11      	ldr	r2, [pc, #68]	; (80091bc <TIM_OC4_SetConfig+0xa8>)
 8009178:	4293      	cmp	r3, r2
 800917a:	d109      	bne.n	8009190 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800917c:	697b      	ldr	r3, [r7, #20]
 800917e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009182:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009184:	683b      	ldr	r3, [r7, #0]
 8009186:	695b      	ldr	r3, [r3, #20]
 8009188:	019b      	lsls	r3, r3, #6
 800918a:	697a      	ldr	r2, [r7, #20]
 800918c:	4313      	orrs	r3, r2
 800918e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	697a      	ldr	r2, [r7, #20]
 8009194:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	68fa      	ldr	r2, [r7, #12]
 800919a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800919c:	683b      	ldr	r3, [r7, #0]
 800919e:	685a      	ldr	r2, [r3, #4]
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	693a      	ldr	r2, [r7, #16]
 80091a8:	621a      	str	r2, [r3, #32]
}
 80091aa:	bf00      	nop
 80091ac:	371c      	adds	r7, #28
 80091ae:	46bd      	mov	sp, r7
 80091b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b4:	4770      	bx	lr
 80091b6:	bf00      	nop
 80091b8:	40010000 	.word	0x40010000
 80091bc:	40010400 	.word	0x40010400

080091c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80091c0:	b480      	push	{r7}
 80091c2:	b087      	sub	sp, #28
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	60f8      	str	r0, [r7, #12]
 80091c8:	60b9      	str	r1, [r7, #8]
 80091ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	6a1b      	ldr	r3, [r3, #32]
 80091d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	6a1b      	ldr	r3, [r3, #32]
 80091d6:	f023 0201 	bic.w	r2, r3, #1
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	699b      	ldr	r3, [r3, #24]
 80091e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80091e4:	693b      	ldr	r3, [r7, #16]
 80091e6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80091ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	011b      	lsls	r3, r3, #4
 80091f0:	693a      	ldr	r2, [r7, #16]
 80091f2:	4313      	orrs	r3, r2
 80091f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80091f6:	697b      	ldr	r3, [r7, #20]
 80091f8:	f023 030a 	bic.w	r3, r3, #10
 80091fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80091fe:	697a      	ldr	r2, [r7, #20]
 8009200:	68bb      	ldr	r3, [r7, #8]
 8009202:	4313      	orrs	r3, r2
 8009204:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	693a      	ldr	r2, [r7, #16]
 800920a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	697a      	ldr	r2, [r7, #20]
 8009210:	621a      	str	r2, [r3, #32]
}
 8009212:	bf00      	nop
 8009214:	371c      	adds	r7, #28
 8009216:	46bd      	mov	sp, r7
 8009218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921c:	4770      	bx	lr

0800921e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800921e:	b480      	push	{r7}
 8009220:	b087      	sub	sp, #28
 8009222:	af00      	add	r7, sp, #0
 8009224:	60f8      	str	r0, [r7, #12]
 8009226:	60b9      	str	r1, [r7, #8]
 8009228:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	6a1b      	ldr	r3, [r3, #32]
 800922e:	f023 0210 	bic.w	r2, r3, #16
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	699b      	ldr	r3, [r3, #24]
 800923a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	6a1b      	ldr	r3, [r3, #32]
 8009240:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009242:	697b      	ldr	r3, [r7, #20]
 8009244:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009248:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	031b      	lsls	r3, r3, #12
 800924e:	697a      	ldr	r2, [r7, #20]
 8009250:	4313      	orrs	r3, r2
 8009252:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009254:	693b      	ldr	r3, [r7, #16]
 8009256:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800925a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800925c:	68bb      	ldr	r3, [r7, #8]
 800925e:	011b      	lsls	r3, r3, #4
 8009260:	693a      	ldr	r2, [r7, #16]
 8009262:	4313      	orrs	r3, r2
 8009264:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	697a      	ldr	r2, [r7, #20]
 800926a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	693a      	ldr	r2, [r7, #16]
 8009270:	621a      	str	r2, [r3, #32]
}
 8009272:	bf00      	nop
 8009274:	371c      	adds	r7, #28
 8009276:	46bd      	mov	sp, r7
 8009278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927c:	4770      	bx	lr

0800927e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800927e:	b480      	push	{r7}
 8009280:	b085      	sub	sp, #20
 8009282:	af00      	add	r7, sp, #0
 8009284:	6078      	str	r0, [r7, #4]
 8009286:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	689b      	ldr	r3, [r3, #8]
 800928c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009294:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009296:	683a      	ldr	r2, [r7, #0]
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	4313      	orrs	r3, r2
 800929c:	f043 0307 	orr.w	r3, r3, #7
 80092a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	68fa      	ldr	r2, [r7, #12]
 80092a6:	609a      	str	r2, [r3, #8]
}
 80092a8:	bf00      	nop
 80092aa:	3714      	adds	r7, #20
 80092ac:	46bd      	mov	sp, r7
 80092ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b2:	4770      	bx	lr

080092b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80092b4:	b480      	push	{r7}
 80092b6:	b087      	sub	sp, #28
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	60f8      	str	r0, [r7, #12]
 80092bc:	60b9      	str	r1, [r7, #8]
 80092be:	607a      	str	r2, [r7, #4]
 80092c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	689b      	ldr	r3, [r3, #8]
 80092c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80092c8:	697b      	ldr	r3, [r7, #20]
 80092ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80092ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80092d0:	683b      	ldr	r3, [r7, #0]
 80092d2:	021a      	lsls	r2, r3, #8
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	431a      	orrs	r2, r3
 80092d8:	68bb      	ldr	r3, [r7, #8]
 80092da:	4313      	orrs	r3, r2
 80092dc:	697a      	ldr	r2, [r7, #20]
 80092de:	4313      	orrs	r3, r2
 80092e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	697a      	ldr	r2, [r7, #20]
 80092e6:	609a      	str	r2, [r3, #8]
}
 80092e8:	bf00      	nop
 80092ea:	371c      	adds	r7, #28
 80092ec:	46bd      	mov	sp, r7
 80092ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f2:	4770      	bx	lr

080092f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80092f4:	b480      	push	{r7}
 80092f6:	b087      	sub	sp, #28
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	60f8      	str	r0, [r7, #12]
 80092fc:	60b9      	str	r1, [r7, #8]
 80092fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009300:	68bb      	ldr	r3, [r7, #8]
 8009302:	f003 031f 	and.w	r3, r3, #31
 8009306:	2201      	movs	r2, #1
 8009308:	fa02 f303 	lsl.w	r3, r2, r3
 800930c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	6a1a      	ldr	r2, [r3, #32]
 8009312:	697b      	ldr	r3, [r7, #20]
 8009314:	43db      	mvns	r3, r3
 8009316:	401a      	ands	r2, r3
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	6a1a      	ldr	r2, [r3, #32]
 8009320:	68bb      	ldr	r3, [r7, #8]
 8009322:	f003 031f 	and.w	r3, r3, #31
 8009326:	6879      	ldr	r1, [r7, #4]
 8009328:	fa01 f303 	lsl.w	r3, r1, r3
 800932c:	431a      	orrs	r2, r3
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	621a      	str	r2, [r3, #32]
}
 8009332:	bf00      	nop
 8009334:	371c      	adds	r7, #28
 8009336:	46bd      	mov	sp, r7
 8009338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933c:	4770      	bx	lr
	...

08009340 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009340:	b480      	push	{r7}
 8009342:	b085      	sub	sp, #20
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]
 8009348:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009350:	2b01      	cmp	r3, #1
 8009352:	d101      	bne.n	8009358 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009354:	2302      	movs	r3, #2
 8009356:	e05a      	b.n	800940e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	2201      	movs	r2, #1
 800935c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	2202      	movs	r2, #2
 8009364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	685b      	ldr	r3, [r3, #4]
 800936e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	689b      	ldr	r3, [r3, #8]
 8009376:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800937e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009380:	683b      	ldr	r3, [r7, #0]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	68fa      	ldr	r2, [r7, #12]
 8009386:	4313      	orrs	r3, r2
 8009388:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	68fa      	ldr	r2, [r7, #12]
 8009390:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	4a21      	ldr	r2, [pc, #132]	; (800941c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009398:	4293      	cmp	r3, r2
 800939a:	d022      	beq.n	80093e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093a4:	d01d      	beq.n	80093e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	4a1d      	ldr	r2, [pc, #116]	; (8009420 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80093ac:	4293      	cmp	r3, r2
 80093ae:	d018      	beq.n	80093e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	4a1b      	ldr	r2, [pc, #108]	; (8009424 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80093b6:	4293      	cmp	r3, r2
 80093b8:	d013      	beq.n	80093e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	4a1a      	ldr	r2, [pc, #104]	; (8009428 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80093c0:	4293      	cmp	r3, r2
 80093c2:	d00e      	beq.n	80093e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	4a18      	ldr	r2, [pc, #96]	; (800942c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80093ca:	4293      	cmp	r3, r2
 80093cc:	d009      	beq.n	80093e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	4a17      	ldr	r2, [pc, #92]	; (8009430 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80093d4:	4293      	cmp	r3, r2
 80093d6:	d004      	beq.n	80093e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	4a15      	ldr	r2, [pc, #84]	; (8009434 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80093de:	4293      	cmp	r3, r2
 80093e0:	d10c      	bne.n	80093fc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80093e2:	68bb      	ldr	r3, [r7, #8]
 80093e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80093e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80093ea:	683b      	ldr	r3, [r7, #0]
 80093ec:	685b      	ldr	r3, [r3, #4]
 80093ee:	68ba      	ldr	r2, [r7, #8]
 80093f0:	4313      	orrs	r3, r2
 80093f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	68ba      	ldr	r2, [r7, #8]
 80093fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	2201      	movs	r2, #1
 8009400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2200      	movs	r2, #0
 8009408:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800940c:	2300      	movs	r3, #0
}
 800940e:	4618      	mov	r0, r3
 8009410:	3714      	adds	r7, #20
 8009412:	46bd      	mov	sp, r7
 8009414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009418:	4770      	bx	lr
 800941a:	bf00      	nop
 800941c:	40010000 	.word	0x40010000
 8009420:	40000400 	.word	0x40000400
 8009424:	40000800 	.word	0x40000800
 8009428:	40000c00 	.word	0x40000c00
 800942c:	40010400 	.word	0x40010400
 8009430:	40014000 	.word	0x40014000
 8009434:	40001800 	.word	0x40001800

08009438 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009438:	b480      	push	{r7}
 800943a:	b085      	sub	sp, #20
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
 8009440:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009442:	2300      	movs	r3, #0
 8009444:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800944c:	2b01      	cmp	r3, #1
 800944e:	d101      	bne.n	8009454 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009450:	2302      	movs	r3, #2
 8009452:	e03d      	b.n	80094d0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	2201      	movs	r2, #1
 8009458:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009462:	683b      	ldr	r3, [r7, #0]
 8009464:	68db      	ldr	r3, [r3, #12]
 8009466:	4313      	orrs	r3, r2
 8009468:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	689b      	ldr	r3, [r3, #8]
 8009474:	4313      	orrs	r3, r2
 8009476:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800947e:	683b      	ldr	r3, [r7, #0]
 8009480:	685b      	ldr	r3, [r3, #4]
 8009482:	4313      	orrs	r3, r2
 8009484:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	4313      	orrs	r3, r2
 8009492:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800949a:	683b      	ldr	r3, [r7, #0]
 800949c:	691b      	ldr	r3, [r3, #16]
 800949e:	4313      	orrs	r3, r2
 80094a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80094a8:	683b      	ldr	r3, [r7, #0]
 80094aa:	695b      	ldr	r3, [r3, #20]
 80094ac:	4313      	orrs	r3, r2
 80094ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	69db      	ldr	r3, [r3, #28]
 80094ba:	4313      	orrs	r3, r2
 80094bc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	68fa      	ldr	r2, [r7, #12]
 80094c4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	2200      	movs	r2, #0
 80094ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80094ce:	2300      	movs	r3, #0
}
 80094d0:	4618      	mov	r0, r3
 80094d2:	3714      	adds	r7, #20
 80094d4:	46bd      	mov	sp, r7
 80094d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094da:	4770      	bx	lr

080094dc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80094dc:	b480      	push	{r7}
 80094de:	b083      	sub	sp, #12
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80094e4:	bf00      	nop
 80094e6:	370c      	adds	r7, #12
 80094e8:	46bd      	mov	sp, r7
 80094ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ee:	4770      	bx	lr

080094f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80094f0:	b480      	push	{r7}
 80094f2:	b083      	sub	sp, #12
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80094f8:	bf00      	nop
 80094fa:	370c      	adds	r7, #12
 80094fc:	46bd      	mov	sp, r7
 80094fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009502:	4770      	bx	lr

08009504 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009504:	b580      	push	{r7, lr}
 8009506:	b082      	sub	sp, #8
 8009508:	af00      	add	r7, sp, #0
 800950a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	2b00      	cmp	r3, #0
 8009510:	d101      	bne.n	8009516 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009512:	2301      	movs	r3, #1
 8009514:	e03f      	b.n	8009596 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800951c:	b2db      	uxtb	r3, r3
 800951e:	2b00      	cmp	r3, #0
 8009520:	d106      	bne.n	8009530 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	2200      	movs	r2, #0
 8009526:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800952a:	6878      	ldr	r0, [r7, #4]
 800952c:	f7fb ff7c 	bl	8005428 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	2224      	movs	r2, #36	; 0x24
 8009534:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	68da      	ldr	r2, [r3, #12]
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009546:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009548:	6878      	ldr	r0, [r7, #4]
 800954a:	f000 fdb5 	bl	800a0b8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	691a      	ldr	r2, [r3, #16]
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800955c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	695a      	ldr	r2, [r3, #20]
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800956c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	68da      	ldr	r2, [r3, #12]
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800957c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	2200      	movs	r2, #0
 8009582:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2220      	movs	r2, #32
 8009588:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2220      	movs	r2, #32
 8009590:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8009594:	2300      	movs	r3, #0
}
 8009596:	4618      	mov	r0, r3
 8009598:	3708      	adds	r7, #8
 800959a:	46bd      	mov	sp, r7
 800959c:	bd80      	pop	{r7, pc}

0800959e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800959e:	b580      	push	{r7, lr}
 80095a0:	b088      	sub	sp, #32
 80095a2:	af02      	add	r7, sp, #8
 80095a4:	60f8      	str	r0, [r7, #12]
 80095a6:	60b9      	str	r1, [r7, #8]
 80095a8:	603b      	str	r3, [r7, #0]
 80095aa:	4613      	mov	r3, r2
 80095ac:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80095ae:	2300      	movs	r3, #0
 80095b0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80095b8:	b2db      	uxtb	r3, r3
 80095ba:	2b20      	cmp	r3, #32
 80095bc:	f040 8083 	bne.w	80096c6 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80095c0:	68bb      	ldr	r3, [r7, #8]
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d002      	beq.n	80095cc <HAL_UART_Transmit+0x2e>
 80095c6:	88fb      	ldrh	r3, [r7, #6]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d101      	bne.n	80095d0 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80095cc:	2301      	movs	r3, #1
 80095ce:	e07b      	b.n	80096c8 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80095d6:	2b01      	cmp	r3, #1
 80095d8:	d101      	bne.n	80095de <HAL_UART_Transmit+0x40>
 80095da:	2302      	movs	r3, #2
 80095dc:	e074      	b.n	80096c8 <HAL_UART_Transmit+0x12a>
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	2201      	movs	r2, #1
 80095e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	2200      	movs	r2, #0
 80095ea:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	2221      	movs	r2, #33	; 0x21
 80095f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80095f4:	f7fc fa0e 	bl	8005a14 <HAL_GetTick>
 80095f8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	88fa      	ldrh	r2, [r7, #6]
 80095fe:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	88fa      	ldrh	r2, [r7, #6]
 8009604:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	2200      	movs	r2, #0
 800960a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800960e:	e042      	b.n	8009696 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009614:	b29b      	uxth	r3, r3
 8009616:	3b01      	subs	r3, #1
 8009618:	b29a      	uxth	r2, r3
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	689b      	ldr	r3, [r3, #8]
 8009622:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009626:	d122      	bne.n	800966e <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009628:	683b      	ldr	r3, [r7, #0]
 800962a:	9300      	str	r3, [sp, #0]
 800962c:	697b      	ldr	r3, [r7, #20]
 800962e:	2200      	movs	r2, #0
 8009630:	2180      	movs	r1, #128	; 0x80
 8009632:	68f8      	ldr	r0, [r7, #12]
 8009634:	f000 fbbf 	bl	8009db6 <UART_WaitOnFlagUntilTimeout>
 8009638:	4603      	mov	r3, r0
 800963a:	2b00      	cmp	r3, #0
 800963c:	d001      	beq.n	8009642 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800963e:	2303      	movs	r3, #3
 8009640:	e042      	b.n	80096c8 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8009642:	68bb      	ldr	r3, [r7, #8]
 8009644:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8009646:	693b      	ldr	r3, [r7, #16]
 8009648:	881b      	ldrh	r3, [r3, #0]
 800964a:	461a      	mov	r2, r3
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009654:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	691b      	ldr	r3, [r3, #16]
 800965a:	2b00      	cmp	r3, #0
 800965c:	d103      	bne.n	8009666 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800965e:	68bb      	ldr	r3, [r7, #8]
 8009660:	3302      	adds	r3, #2
 8009662:	60bb      	str	r3, [r7, #8]
 8009664:	e017      	b.n	8009696 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8009666:	68bb      	ldr	r3, [r7, #8]
 8009668:	3301      	adds	r3, #1
 800966a:	60bb      	str	r3, [r7, #8]
 800966c:	e013      	b.n	8009696 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800966e:	683b      	ldr	r3, [r7, #0]
 8009670:	9300      	str	r3, [sp, #0]
 8009672:	697b      	ldr	r3, [r7, #20]
 8009674:	2200      	movs	r2, #0
 8009676:	2180      	movs	r1, #128	; 0x80
 8009678:	68f8      	ldr	r0, [r7, #12]
 800967a:	f000 fb9c 	bl	8009db6 <UART_WaitOnFlagUntilTimeout>
 800967e:	4603      	mov	r3, r0
 8009680:	2b00      	cmp	r3, #0
 8009682:	d001      	beq.n	8009688 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8009684:	2303      	movs	r3, #3
 8009686:	e01f      	b.n	80096c8 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8009688:	68bb      	ldr	r3, [r7, #8]
 800968a:	1c5a      	adds	r2, r3, #1
 800968c:	60ba      	str	r2, [r7, #8]
 800968e:	781a      	ldrb	r2, [r3, #0]
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800969a:	b29b      	uxth	r3, r3
 800969c:	2b00      	cmp	r3, #0
 800969e:	d1b7      	bne.n	8009610 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	9300      	str	r3, [sp, #0]
 80096a4:	697b      	ldr	r3, [r7, #20]
 80096a6:	2200      	movs	r2, #0
 80096a8:	2140      	movs	r1, #64	; 0x40
 80096aa:	68f8      	ldr	r0, [r7, #12]
 80096ac:	f000 fb83 	bl	8009db6 <UART_WaitOnFlagUntilTimeout>
 80096b0:	4603      	mov	r3, r0
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d001      	beq.n	80096ba <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80096b6:	2303      	movs	r3, #3
 80096b8:	e006      	b.n	80096c8 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	2220      	movs	r2, #32
 80096be:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80096c2:	2300      	movs	r3, #0
 80096c4:	e000      	b.n	80096c8 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80096c6:	2302      	movs	r3, #2
  }
}
 80096c8:	4618      	mov	r0, r3
 80096ca:	3718      	adds	r7, #24
 80096cc:	46bd      	mov	sp, r7
 80096ce:	bd80      	pop	{r7, pc}

080096d0 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80096d0:	b580      	push	{r7, lr}
 80096d2:	b088      	sub	sp, #32
 80096d4:	af02      	add	r7, sp, #8
 80096d6:	60f8      	str	r0, [r7, #12]
 80096d8:	60b9      	str	r1, [r7, #8]
 80096da:	603b      	str	r3, [r7, #0]
 80096dc:	4613      	mov	r3, r2
 80096de:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80096e0:	2300      	movs	r3, #0
 80096e2:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80096ea:	b2db      	uxtb	r3, r3
 80096ec:	2b20      	cmp	r3, #32
 80096ee:	f040 8090 	bne.w	8009812 <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 80096f2:	68bb      	ldr	r3, [r7, #8]
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d002      	beq.n	80096fe <HAL_UART_Receive+0x2e>
 80096f8:	88fb      	ldrh	r3, [r7, #6]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d101      	bne.n	8009702 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80096fe:	2301      	movs	r3, #1
 8009700:	e088      	b.n	8009814 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009708:	2b01      	cmp	r3, #1
 800970a:	d101      	bne.n	8009710 <HAL_UART_Receive+0x40>
 800970c:	2302      	movs	r3, #2
 800970e:	e081      	b.n	8009814 <HAL_UART_Receive+0x144>
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	2201      	movs	r2, #1
 8009714:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	2200      	movs	r2, #0
 800971c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	2222      	movs	r2, #34	; 0x22
 8009722:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8009726:	f7fc f975 	bl	8005a14 <HAL_GetTick>
 800972a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	88fa      	ldrh	r2, [r7, #6]
 8009730:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	88fa      	ldrh	r2, [r7, #6]
 8009736:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	2200      	movs	r2, #0
 800973c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8009740:	e05c      	b.n	80097fc <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009746:	b29b      	uxth	r3, r3
 8009748:	3b01      	subs	r3, #1
 800974a:	b29a      	uxth	r2, r3
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	689b      	ldr	r3, [r3, #8]
 8009754:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009758:	d12b      	bne.n	80097b2 <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800975a:	683b      	ldr	r3, [r7, #0]
 800975c:	9300      	str	r3, [sp, #0]
 800975e:	697b      	ldr	r3, [r7, #20]
 8009760:	2200      	movs	r2, #0
 8009762:	2120      	movs	r1, #32
 8009764:	68f8      	ldr	r0, [r7, #12]
 8009766:	f000 fb26 	bl	8009db6 <UART_WaitOnFlagUntilTimeout>
 800976a:	4603      	mov	r3, r0
 800976c:	2b00      	cmp	r3, #0
 800976e:	d001      	beq.n	8009774 <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 8009770:	2303      	movs	r3, #3
 8009772:	e04f      	b.n	8009814 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 8009774:	68bb      	ldr	r3, [r7, #8]
 8009776:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	691b      	ldr	r3, [r3, #16]
 800977c:	2b00      	cmp	r3, #0
 800977e:	d10c      	bne.n	800979a <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	685b      	ldr	r3, [r3, #4]
 8009786:	b29b      	uxth	r3, r3
 8009788:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800978c:	b29a      	uxth	r2, r3
 800978e:	693b      	ldr	r3, [r7, #16]
 8009790:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 8009792:	68bb      	ldr	r3, [r7, #8]
 8009794:	3302      	adds	r3, #2
 8009796:	60bb      	str	r3, [r7, #8]
 8009798:	e030      	b.n	80097fc <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	685b      	ldr	r3, [r3, #4]
 80097a0:	b29b      	uxth	r3, r3
 80097a2:	b2db      	uxtb	r3, r3
 80097a4:	b29a      	uxth	r2, r3
 80097a6:	693b      	ldr	r3, [r7, #16]
 80097a8:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 80097aa:	68bb      	ldr	r3, [r7, #8]
 80097ac:	3301      	adds	r3, #1
 80097ae:	60bb      	str	r3, [r7, #8]
 80097b0:	e024      	b.n	80097fc <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	9300      	str	r3, [sp, #0]
 80097b6:	697b      	ldr	r3, [r7, #20]
 80097b8:	2200      	movs	r2, #0
 80097ba:	2120      	movs	r1, #32
 80097bc:	68f8      	ldr	r0, [r7, #12]
 80097be:	f000 fafa 	bl	8009db6 <UART_WaitOnFlagUntilTimeout>
 80097c2:	4603      	mov	r3, r0
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d001      	beq.n	80097cc <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 80097c8:	2303      	movs	r3, #3
 80097ca:	e023      	b.n	8009814 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	691b      	ldr	r3, [r3, #16]
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d108      	bne.n	80097e6 <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	6859      	ldr	r1, [r3, #4]
 80097da:	68bb      	ldr	r3, [r7, #8]
 80097dc:	1c5a      	adds	r2, r3, #1
 80097de:	60ba      	str	r2, [r7, #8]
 80097e0:	b2ca      	uxtb	r2, r1
 80097e2:	701a      	strb	r2, [r3, #0]
 80097e4:	e00a      	b.n	80097fc <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	685b      	ldr	r3, [r3, #4]
 80097ec:	b2da      	uxtb	r2, r3
 80097ee:	68bb      	ldr	r3, [r7, #8]
 80097f0:	1c59      	adds	r1, r3, #1
 80097f2:	60b9      	str	r1, [r7, #8]
 80097f4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80097f8:	b2d2      	uxtb	r2, r2
 80097fa:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009800:	b29b      	uxth	r3, r3
 8009802:	2b00      	cmp	r3, #0
 8009804:	d19d      	bne.n	8009742 <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	2220      	movs	r2, #32
 800980a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 800980e:	2300      	movs	r3, #0
 8009810:	e000      	b.n	8009814 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8009812:	2302      	movs	r3, #2
  }
}
 8009814:	4618      	mov	r0, r3
 8009816:	3718      	adds	r7, #24
 8009818:	46bd      	mov	sp, r7
 800981a:	bd80      	pop	{r7, pc}

0800981c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800981c:	b580      	push	{r7, lr}
 800981e:	b086      	sub	sp, #24
 8009820:	af00      	add	r7, sp, #0
 8009822:	60f8      	str	r0, [r7, #12]
 8009824:	60b9      	str	r1, [r7, #8]
 8009826:	4613      	mov	r3, r2
 8009828:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009830:	b2db      	uxtb	r3, r3
 8009832:	2b20      	cmp	r3, #32
 8009834:	d153      	bne.n	80098de <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8009836:	68bb      	ldr	r3, [r7, #8]
 8009838:	2b00      	cmp	r3, #0
 800983a:	d002      	beq.n	8009842 <HAL_UART_Transmit_DMA+0x26>
 800983c:	88fb      	ldrh	r3, [r7, #6]
 800983e:	2b00      	cmp	r3, #0
 8009840:	d101      	bne.n	8009846 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8009842:	2301      	movs	r3, #1
 8009844:	e04c      	b.n	80098e0 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800984c:	2b01      	cmp	r3, #1
 800984e:	d101      	bne.n	8009854 <HAL_UART_Transmit_DMA+0x38>
 8009850:	2302      	movs	r3, #2
 8009852:	e045      	b.n	80098e0 <HAL_UART_Transmit_DMA+0xc4>
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	2201      	movs	r2, #1
 8009858:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800985c:	68ba      	ldr	r2, [r7, #8]
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	88fa      	ldrh	r2, [r7, #6]
 8009866:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	88fa      	ldrh	r2, [r7, #6]
 800986c:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	2200      	movs	r2, #0
 8009872:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	2221      	movs	r2, #33	; 0x21
 8009878:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009880:	4a19      	ldr	r2, [pc, #100]	; (80098e8 <HAL_UART_Transmit_DMA+0xcc>)
 8009882:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009888:	4a18      	ldr	r2, [pc, #96]	; (80098ec <HAL_UART_Transmit_DMA+0xd0>)
 800988a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009890:	4a17      	ldr	r2, [pc, #92]	; (80098f0 <HAL_UART_Transmit_DMA+0xd4>)
 8009892:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009898:	2200      	movs	r2, #0
 800989a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 800989c:	f107 0308 	add.w	r3, r7, #8
 80098a0:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80098a6:	697b      	ldr	r3, [r7, #20]
 80098a8:	6819      	ldr	r1, [r3, #0]
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	3304      	adds	r3, #4
 80098b0:	461a      	mov	r2, r3
 80098b2:	88fb      	ldrh	r3, [r7, #6]
 80098b4:	f7fc fe90 	bl	80065d8 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80098c0:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	2200      	movs	r2, #0
 80098c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	695a      	ldr	r2, [r3, #20]
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80098d8:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80098da:	2300      	movs	r3, #0
 80098dc:	e000      	b.n	80098e0 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 80098de:	2302      	movs	r3, #2
  }
}
 80098e0:	4618      	mov	r0, r3
 80098e2:	3718      	adds	r7, #24
 80098e4:	46bd      	mov	sp, r7
 80098e6:	bd80      	pop	{r7, pc}
 80098e8:	08009c31 	.word	0x08009c31
 80098ec:	08009c83 	.word	0x08009c83
 80098f0:	08009d23 	.word	0x08009d23

080098f4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b086      	sub	sp, #24
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	60f8      	str	r0, [r7, #12]
 80098fc:	60b9      	str	r1, [r7, #8]
 80098fe:	4613      	mov	r3, r2
 8009900:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8009908:	b2db      	uxtb	r3, r3
 800990a:	2b20      	cmp	r3, #32
 800990c:	d166      	bne.n	80099dc <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800990e:	68bb      	ldr	r3, [r7, #8]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d002      	beq.n	800991a <HAL_UART_Receive_DMA+0x26>
 8009914:	88fb      	ldrh	r3, [r7, #6]
 8009916:	2b00      	cmp	r3, #0
 8009918:	d101      	bne.n	800991e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800991a:	2301      	movs	r3, #1
 800991c:	e05f      	b.n	80099de <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009924:	2b01      	cmp	r3, #1
 8009926:	d101      	bne.n	800992c <HAL_UART_Receive_DMA+0x38>
 8009928:	2302      	movs	r3, #2
 800992a:	e058      	b.n	80099de <HAL_UART_Receive_DMA+0xea>
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	2201      	movs	r2, #1
 8009930:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8009934:	68ba      	ldr	r2, [r7, #8]
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	88fa      	ldrh	r2, [r7, #6]
 800993e:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	2200      	movs	r2, #0
 8009944:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	2222      	movs	r2, #34	; 0x22
 800994a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009952:	4a25      	ldr	r2, [pc, #148]	; (80099e8 <HAL_UART_Receive_DMA+0xf4>)
 8009954:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800995a:	4a24      	ldr	r2, [pc, #144]	; (80099ec <HAL_UART_Receive_DMA+0xf8>)
 800995c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009962:	4a23      	ldr	r2, [pc, #140]	; (80099f0 <HAL_UART_Receive_DMA+0xfc>)
 8009964:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800996a:	2200      	movs	r2, #0
 800996c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 800996e:	f107 0308 	add.w	r3, r7, #8
 8009972:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	3304      	adds	r3, #4
 800997e:	4619      	mov	r1, r3
 8009980:	697b      	ldr	r3, [r7, #20]
 8009982:	681a      	ldr	r2, [r3, #0]
 8009984:	88fb      	ldrh	r3, [r7, #6]
 8009986:	f7fc fe27 	bl	80065d8 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800998a:	2300      	movs	r3, #0
 800998c:	613b      	str	r3, [r7, #16]
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	613b      	str	r3, [r7, #16]
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	685b      	ldr	r3, [r3, #4]
 800999c:	613b      	str	r3, [r7, #16]
 800999e:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	2200      	movs	r2, #0
 80099a4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	68da      	ldr	r2, [r3, #12]
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80099b6:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	695a      	ldr	r2, [r3, #20]
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	f042 0201 	orr.w	r2, r2, #1
 80099c6:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	695a      	ldr	r2, [r3, #20]
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80099d6:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80099d8:	2300      	movs	r3, #0
 80099da:	e000      	b.n	80099de <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80099dc:	2302      	movs	r3, #2
  }
}
 80099de:	4618      	mov	r0, r3
 80099e0:	3718      	adds	r7, #24
 80099e2:	46bd      	mov	sp, r7
 80099e4:	bd80      	pop	{r7, pc}
 80099e6:	bf00      	nop
 80099e8:	08009c9f 	.word	0x08009c9f
 80099ec:	08009d07 	.word	0x08009d07
 80099f0:	08009d23 	.word	0x08009d23

080099f4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80099f4:	b580      	push	{r7, lr}
 80099f6:	b088      	sub	sp, #32
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	68db      	ldr	r3, [r3, #12]
 8009a0a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	695b      	ldr	r3, [r3, #20]
 8009a12:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8009a14:	2300      	movs	r3, #0
 8009a16:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8009a18:	2300      	movs	r3, #0
 8009a1a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009a1c:	69fb      	ldr	r3, [r7, #28]
 8009a1e:	f003 030f 	and.w	r3, r3, #15
 8009a22:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8009a24:	693b      	ldr	r3, [r7, #16]
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d10d      	bne.n	8009a46 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009a2a:	69fb      	ldr	r3, [r7, #28]
 8009a2c:	f003 0320 	and.w	r3, r3, #32
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d008      	beq.n	8009a46 <HAL_UART_IRQHandler+0x52>
 8009a34:	69bb      	ldr	r3, [r7, #24]
 8009a36:	f003 0320 	and.w	r3, r3, #32
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d003      	beq.n	8009a46 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8009a3e:	6878      	ldr	r0, [r7, #4]
 8009a40:	f000 fab9 	bl	8009fb6 <UART_Receive_IT>
      return;
 8009a44:	e0d1      	b.n	8009bea <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009a46:	693b      	ldr	r3, [r7, #16]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	f000 80b0 	beq.w	8009bae <HAL_UART_IRQHandler+0x1ba>
 8009a4e:	697b      	ldr	r3, [r7, #20]
 8009a50:	f003 0301 	and.w	r3, r3, #1
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d105      	bne.n	8009a64 <HAL_UART_IRQHandler+0x70>
 8009a58:	69bb      	ldr	r3, [r7, #24]
 8009a5a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	f000 80a5 	beq.w	8009bae <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009a64:	69fb      	ldr	r3, [r7, #28]
 8009a66:	f003 0301 	and.w	r3, r3, #1
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d00a      	beq.n	8009a84 <HAL_UART_IRQHandler+0x90>
 8009a6e:	69bb      	ldr	r3, [r7, #24]
 8009a70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d005      	beq.n	8009a84 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a7c:	f043 0201 	orr.w	r2, r3, #1
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009a84:	69fb      	ldr	r3, [r7, #28]
 8009a86:	f003 0304 	and.w	r3, r3, #4
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d00a      	beq.n	8009aa4 <HAL_UART_IRQHandler+0xb0>
 8009a8e:	697b      	ldr	r3, [r7, #20]
 8009a90:	f003 0301 	and.w	r3, r3, #1
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d005      	beq.n	8009aa4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a9c:	f043 0202 	orr.w	r2, r3, #2
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009aa4:	69fb      	ldr	r3, [r7, #28]
 8009aa6:	f003 0302 	and.w	r3, r3, #2
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d00a      	beq.n	8009ac4 <HAL_UART_IRQHandler+0xd0>
 8009aae:	697b      	ldr	r3, [r7, #20]
 8009ab0:	f003 0301 	and.w	r3, r3, #1
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d005      	beq.n	8009ac4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009abc:	f043 0204 	orr.w	r2, r3, #4
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8009ac4:	69fb      	ldr	r3, [r7, #28]
 8009ac6:	f003 0308 	and.w	r3, r3, #8
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d00f      	beq.n	8009aee <HAL_UART_IRQHandler+0xfa>
 8009ace:	69bb      	ldr	r3, [r7, #24]
 8009ad0:	f003 0320 	and.w	r3, r3, #32
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d104      	bne.n	8009ae2 <HAL_UART_IRQHandler+0xee>
 8009ad8:	697b      	ldr	r3, [r7, #20]
 8009ada:	f003 0301 	and.w	r3, r3, #1
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d005      	beq.n	8009aee <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ae6:	f043 0208 	orr.w	r2, r3, #8
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d078      	beq.n	8009be8 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009af6:	69fb      	ldr	r3, [r7, #28]
 8009af8:	f003 0320 	and.w	r3, r3, #32
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d007      	beq.n	8009b10 <HAL_UART_IRQHandler+0x11c>
 8009b00:	69bb      	ldr	r3, [r7, #24]
 8009b02:	f003 0320 	and.w	r3, r3, #32
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d002      	beq.n	8009b10 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8009b0a:	6878      	ldr	r0, [r7, #4]
 8009b0c:	f000 fa53 	bl	8009fb6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	695b      	ldr	r3, [r3, #20]
 8009b16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b1a:	2b40      	cmp	r3, #64	; 0x40
 8009b1c:	bf0c      	ite	eq
 8009b1e:	2301      	moveq	r3, #1
 8009b20:	2300      	movne	r3, #0
 8009b22:	b2db      	uxtb	r3, r3
 8009b24:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b2a:	f003 0308 	and.w	r3, r3, #8
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d102      	bne.n	8009b38 <HAL_UART_IRQHandler+0x144>
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d031      	beq.n	8009b9c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009b38:	6878      	ldr	r0, [r7, #4]
 8009b3a:	f000 f99c 	bl	8009e76 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	695b      	ldr	r3, [r3, #20]
 8009b44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b48:	2b40      	cmp	r3, #64	; 0x40
 8009b4a:	d123      	bne.n	8009b94 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	695a      	ldr	r2, [r3, #20]
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009b5a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d013      	beq.n	8009b8c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b68:	4a21      	ldr	r2, [pc, #132]	; (8009bf0 <HAL_UART_IRQHandler+0x1fc>)
 8009b6a:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b70:	4618      	mov	r0, r3
 8009b72:	f7fc fd89 	bl	8006688 <HAL_DMA_Abort_IT>
 8009b76:	4603      	mov	r3, r0
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d016      	beq.n	8009baa <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009b82:	687a      	ldr	r2, [r7, #4]
 8009b84:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009b86:	4610      	mov	r0, r2
 8009b88:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b8a:	e00e      	b.n	8009baa <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009b8c:	6878      	ldr	r0, [r7, #4]
 8009b8e:	f000 f845 	bl	8009c1c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b92:	e00a      	b.n	8009baa <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009b94:	6878      	ldr	r0, [r7, #4]
 8009b96:	f000 f841 	bl	8009c1c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b9a:	e006      	b.n	8009baa <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009b9c:	6878      	ldr	r0, [r7, #4]
 8009b9e:	f000 f83d 	bl	8009c1c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	2200      	movs	r2, #0
 8009ba6:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8009ba8:	e01e      	b.n	8009be8 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009baa:	bf00      	nop
    return;
 8009bac:	e01c      	b.n	8009be8 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009bae:	69fb      	ldr	r3, [r7, #28]
 8009bb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d008      	beq.n	8009bca <HAL_UART_IRQHandler+0x1d6>
 8009bb8:	69bb      	ldr	r3, [r7, #24]
 8009bba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d003      	beq.n	8009bca <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8009bc2:	6878      	ldr	r0, [r7, #4]
 8009bc4:	f000 f989 	bl	8009eda <UART_Transmit_IT>
    return;
 8009bc8:	e00f      	b.n	8009bea <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009bca:	69fb      	ldr	r3, [r7, #28]
 8009bcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d00a      	beq.n	8009bea <HAL_UART_IRQHandler+0x1f6>
 8009bd4:	69bb      	ldr	r3, [r7, #24]
 8009bd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d005      	beq.n	8009bea <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8009bde:	6878      	ldr	r0, [r7, #4]
 8009be0:	f000 f9d1 	bl	8009f86 <UART_EndTransmit_IT>
    return;
 8009be4:	bf00      	nop
 8009be6:	e000      	b.n	8009bea <HAL_UART_IRQHandler+0x1f6>
    return;
 8009be8:	bf00      	nop
  }
}
 8009bea:	3720      	adds	r7, #32
 8009bec:	46bd      	mov	sp, r7
 8009bee:	bd80      	pop	{r7, pc}
 8009bf0:	08009eb3 	.word	0x08009eb3

08009bf4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009bf4:	b480      	push	{r7}
 8009bf6:	b083      	sub	sp, #12
 8009bf8:	af00      	add	r7, sp, #0
 8009bfa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009bfc:	bf00      	nop
 8009bfe:	370c      	adds	r7, #12
 8009c00:	46bd      	mov	sp, r7
 8009c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c06:	4770      	bx	lr

08009c08 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009c08:	b480      	push	{r7}
 8009c0a:	b083      	sub	sp, #12
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8009c10:	bf00      	nop
 8009c12:	370c      	adds	r7, #12
 8009c14:	46bd      	mov	sp, r7
 8009c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1a:	4770      	bx	lr

08009c1c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009c1c:	b480      	push	{r7}
 8009c1e:	b083      	sub	sp, #12
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009c24:	bf00      	nop
 8009c26:	370c      	adds	r7, #12
 8009c28:	46bd      	mov	sp, r7
 8009c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c2e:	4770      	bx	lr

08009c30 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b084      	sub	sp, #16
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c3c:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d113      	bne.n	8009c74 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	2200      	movs	r2, #0
 8009c50:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	695a      	ldr	r2, [r3, #20]
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009c60:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	68da      	ldr	r2, [r3, #12]
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009c70:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009c72:	e002      	b.n	8009c7a <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8009c74:	68f8      	ldr	r0, [r7, #12]
 8009c76:	f7ff ffbd 	bl	8009bf4 <HAL_UART_TxCpltCallback>
}
 8009c7a:	bf00      	nop
 8009c7c:	3710      	adds	r7, #16
 8009c7e:	46bd      	mov	sp, r7
 8009c80:	bd80      	pop	{r7, pc}

08009c82 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009c82:	b580      	push	{r7, lr}
 8009c84:	b084      	sub	sp, #16
 8009c86:	af00      	add	r7, sp, #0
 8009c88:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c8e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009c90:	68f8      	ldr	r0, [r7, #12]
 8009c92:	f7ff ffb9 	bl	8009c08 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009c96:	bf00      	nop
 8009c98:	3710      	adds	r7, #16
 8009c9a:	46bd      	mov	sp, r7
 8009c9c:	bd80      	pop	{r7, pc}

08009c9e <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009c9e:	b580      	push	{r7, lr}
 8009ca0:	b084      	sub	sp, #16
 8009ca2:	af00      	add	r7, sp, #0
 8009ca4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009caa:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d11e      	bne.n	8009cf8 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	2200      	movs	r2, #0
 8009cbe:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	68da      	ldr	r2, [r3, #12]
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009cce:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	695a      	ldr	r2, [r3, #20]
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	f022 0201 	bic.w	r2, r2, #1
 8009cde:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	695a      	ldr	r2, [r3, #20]
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009cee:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	2220      	movs	r2, #32
 8009cf4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8009cf8:	68f8      	ldr	r0, [r7, #12]
 8009cfa:	f7fb f92d 	bl	8004f58 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009cfe:	bf00      	nop
 8009d00:	3710      	adds	r7, #16
 8009d02:	46bd      	mov	sp, r7
 8009d04:	bd80      	pop	{r7, pc}

08009d06 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009d06:	b580      	push	{r7, lr}
 8009d08:	b084      	sub	sp, #16
 8009d0a:	af00      	add	r7, sp, #0
 8009d0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d12:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8009d14:	68f8      	ldr	r0, [r7, #12]
 8009d16:	f7fb f92a 	bl	8004f6e <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009d1a:	bf00      	nop
 8009d1c:	3710      	adds	r7, #16
 8009d1e:	46bd      	mov	sp, r7
 8009d20:	bd80      	pop	{r7, pc}

08009d22 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009d22:	b580      	push	{r7, lr}
 8009d24:	b084      	sub	sp, #16
 8009d26:	af00      	add	r7, sp, #0
 8009d28:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d32:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009d34:	68bb      	ldr	r3, [r7, #8]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	695b      	ldr	r3, [r3, #20]
 8009d3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d3e:	2b80      	cmp	r3, #128	; 0x80
 8009d40:	bf0c      	ite	eq
 8009d42:	2301      	moveq	r3, #1
 8009d44:	2300      	movne	r3, #0
 8009d46:	b2db      	uxtb	r3, r3
 8009d48:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009d4a:	68bb      	ldr	r3, [r7, #8]
 8009d4c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009d50:	b2db      	uxtb	r3, r3
 8009d52:	2b21      	cmp	r3, #33	; 0x21
 8009d54:	d108      	bne.n	8009d68 <UART_DMAError+0x46>
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d005      	beq.n	8009d68 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009d5c:	68bb      	ldr	r3, [r7, #8]
 8009d5e:	2200      	movs	r2, #0
 8009d60:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8009d62:	68b8      	ldr	r0, [r7, #8]
 8009d64:	f000 f871 	bl	8009e4a <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009d68:	68bb      	ldr	r3, [r7, #8]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	695b      	ldr	r3, [r3, #20]
 8009d6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d72:	2b40      	cmp	r3, #64	; 0x40
 8009d74:	bf0c      	ite	eq
 8009d76:	2301      	moveq	r3, #1
 8009d78:	2300      	movne	r3, #0
 8009d7a:	b2db      	uxtb	r3, r3
 8009d7c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009d7e:	68bb      	ldr	r3, [r7, #8]
 8009d80:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8009d84:	b2db      	uxtb	r3, r3
 8009d86:	2b22      	cmp	r3, #34	; 0x22
 8009d88:	d108      	bne.n	8009d9c <UART_DMAError+0x7a>
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d005      	beq.n	8009d9c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009d90:	68bb      	ldr	r3, [r7, #8]
 8009d92:	2200      	movs	r2, #0
 8009d94:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8009d96:	68b8      	ldr	r0, [r7, #8]
 8009d98:	f000 f86d 	bl	8009e76 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009d9c:	68bb      	ldr	r3, [r7, #8]
 8009d9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009da0:	f043 0210 	orr.w	r2, r3, #16
 8009da4:	68bb      	ldr	r3, [r7, #8]
 8009da6:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009da8:	68b8      	ldr	r0, [r7, #8]
 8009daa:	f7ff ff37 	bl	8009c1c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009dae:	bf00      	nop
 8009db0:	3710      	adds	r7, #16
 8009db2:	46bd      	mov	sp, r7
 8009db4:	bd80      	pop	{r7, pc}

08009db6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8009db6:	b580      	push	{r7, lr}
 8009db8:	b084      	sub	sp, #16
 8009dba:	af00      	add	r7, sp, #0
 8009dbc:	60f8      	str	r0, [r7, #12]
 8009dbe:	60b9      	str	r1, [r7, #8]
 8009dc0:	603b      	str	r3, [r7, #0]
 8009dc2:	4613      	mov	r3, r2
 8009dc4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009dc6:	e02c      	b.n	8009e22 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009dc8:	69bb      	ldr	r3, [r7, #24]
 8009dca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dce:	d028      	beq.n	8009e22 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009dd0:	69bb      	ldr	r3, [r7, #24]
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d007      	beq.n	8009de6 <UART_WaitOnFlagUntilTimeout+0x30>
 8009dd6:	f7fb fe1d 	bl	8005a14 <HAL_GetTick>
 8009dda:	4602      	mov	r2, r0
 8009ddc:	683b      	ldr	r3, [r7, #0]
 8009dde:	1ad3      	subs	r3, r2, r3
 8009de0:	69ba      	ldr	r2, [r7, #24]
 8009de2:	429a      	cmp	r2, r3
 8009de4:	d21d      	bcs.n	8009e22 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	68da      	ldr	r2, [r3, #12]
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009df4:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	695a      	ldr	r2, [r3, #20]
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	f022 0201 	bic.w	r2, r2, #1
 8009e04:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	2220      	movs	r2, #32
 8009e0a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	2220      	movs	r2, #32
 8009e12:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	2200      	movs	r2, #0
 8009e1a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8009e1e:	2303      	movs	r3, #3
 8009e20:	e00f      	b.n	8009e42 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	681a      	ldr	r2, [r3, #0]
 8009e28:	68bb      	ldr	r3, [r7, #8]
 8009e2a:	4013      	ands	r3, r2
 8009e2c:	68ba      	ldr	r2, [r7, #8]
 8009e2e:	429a      	cmp	r2, r3
 8009e30:	bf0c      	ite	eq
 8009e32:	2301      	moveq	r3, #1
 8009e34:	2300      	movne	r3, #0
 8009e36:	b2db      	uxtb	r3, r3
 8009e38:	461a      	mov	r2, r3
 8009e3a:	79fb      	ldrb	r3, [r7, #7]
 8009e3c:	429a      	cmp	r2, r3
 8009e3e:	d0c3      	beq.n	8009dc8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009e40:	2300      	movs	r3, #0
}
 8009e42:	4618      	mov	r0, r3
 8009e44:	3710      	adds	r7, #16
 8009e46:	46bd      	mov	sp, r7
 8009e48:	bd80      	pop	{r7, pc}

08009e4a <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009e4a:	b480      	push	{r7}
 8009e4c:	b083      	sub	sp, #12
 8009e4e:	af00      	add	r7, sp, #0
 8009e50:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	68da      	ldr	r2, [r3, #12]
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8009e60:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	2220      	movs	r2, #32
 8009e66:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8009e6a:	bf00      	nop
 8009e6c:	370c      	adds	r7, #12
 8009e6e:	46bd      	mov	sp, r7
 8009e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e74:	4770      	bx	lr

08009e76 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009e76:	b480      	push	{r7}
 8009e78:	b083      	sub	sp, #12
 8009e7a:	af00      	add	r7, sp, #0
 8009e7c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	68da      	ldr	r2, [r3, #12]
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009e8c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	695a      	ldr	r2, [r3, #20]
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	f022 0201 	bic.w	r2, r2, #1
 8009e9c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	2220      	movs	r2, #32
 8009ea2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8009ea6:	bf00      	nop
 8009ea8:	370c      	adds	r7, #12
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb0:	4770      	bx	lr

08009eb2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009eb2:	b580      	push	{r7, lr}
 8009eb4:	b084      	sub	sp, #16
 8009eb6:	af00      	add	r7, sp, #0
 8009eb8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ebe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	2200      	movs	r2, #0
 8009ec4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	2200      	movs	r2, #0
 8009eca:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009ecc:	68f8      	ldr	r0, [r7, #12]
 8009ece:	f7ff fea5 	bl	8009c1c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009ed2:	bf00      	nop
 8009ed4:	3710      	adds	r7, #16
 8009ed6:	46bd      	mov	sp, r7
 8009ed8:	bd80      	pop	{r7, pc}

08009eda <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009eda:	b480      	push	{r7}
 8009edc:	b085      	sub	sp, #20
 8009ede:	af00      	add	r7, sp, #0
 8009ee0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009ee8:	b2db      	uxtb	r3, r3
 8009eea:	2b21      	cmp	r3, #33	; 0x21
 8009eec:	d144      	bne.n	8009f78 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	689b      	ldr	r3, [r3, #8]
 8009ef2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009ef6:	d11a      	bne.n	8009f2e <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	6a1b      	ldr	r3, [r3, #32]
 8009efc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	881b      	ldrh	r3, [r3, #0]
 8009f02:	461a      	mov	r2, r3
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009f0c:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	691b      	ldr	r3, [r3, #16]
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d105      	bne.n	8009f22 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	6a1b      	ldr	r3, [r3, #32]
 8009f1a:	1c9a      	adds	r2, r3, #2
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	621a      	str	r2, [r3, #32]
 8009f20:	e00e      	b.n	8009f40 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	6a1b      	ldr	r3, [r3, #32]
 8009f26:	1c5a      	adds	r2, r3, #1
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	621a      	str	r2, [r3, #32]
 8009f2c:	e008      	b.n	8009f40 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	6a1b      	ldr	r3, [r3, #32]
 8009f32:	1c59      	adds	r1, r3, #1
 8009f34:	687a      	ldr	r2, [r7, #4]
 8009f36:	6211      	str	r1, [r2, #32]
 8009f38:	781a      	ldrb	r2, [r3, #0]
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009f44:	b29b      	uxth	r3, r3
 8009f46:	3b01      	subs	r3, #1
 8009f48:	b29b      	uxth	r3, r3
 8009f4a:	687a      	ldr	r2, [r7, #4]
 8009f4c:	4619      	mov	r1, r3
 8009f4e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d10f      	bne.n	8009f74 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	68da      	ldr	r2, [r3, #12]
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009f62:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	68da      	ldr	r2, [r3, #12]
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009f72:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009f74:	2300      	movs	r3, #0
 8009f76:	e000      	b.n	8009f7a <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8009f78:	2302      	movs	r3, #2
  }
}
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	3714      	adds	r7, #20
 8009f7e:	46bd      	mov	sp, r7
 8009f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f84:	4770      	bx	lr

08009f86 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009f86:	b580      	push	{r7, lr}
 8009f88:	b082      	sub	sp, #8
 8009f8a:	af00      	add	r7, sp, #0
 8009f8c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	68da      	ldr	r2, [r3, #12]
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009f9c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	2220      	movs	r2, #32
 8009fa2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009fa6:	6878      	ldr	r0, [r7, #4]
 8009fa8:	f7ff fe24 	bl	8009bf4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009fac:	2300      	movs	r3, #0
}
 8009fae:	4618      	mov	r0, r3
 8009fb0:	3708      	adds	r7, #8
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	bd80      	pop	{r7, pc}

08009fb6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009fb6:	b580      	push	{r7, lr}
 8009fb8:	b084      	sub	sp, #16
 8009fba:	af00      	add	r7, sp, #0
 8009fbc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8009fc4:	b2db      	uxtb	r3, r3
 8009fc6:	2b22      	cmp	r3, #34	; 0x22
 8009fc8:	d171      	bne.n	800a0ae <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	689b      	ldr	r3, [r3, #8]
 8009fce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009fd2:	d123      	bne.n	800a01c <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009fd8:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	691b      	ldr	r3, [r3, #16]
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d10e      	bne.n	800a000 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	685b      	ldr	r3, [r3, #4]
 8009fe8:	b29b      	uxth	r3, r3
 8009fea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009fee:	b29a      	uxth	r2, r3
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ff8:	1c9a      	adds	r2, r3, #2
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	629a      	str	r2, [r3, #40]	; 0x28
 8009ffe:	e029      	b.n	800a054 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	685b      	ldr	r3, [r3, #4]
 800a006:	b29b      	uxth	r3, r3
 800a008:	b2db      	uxtb	r3, r3
 800a00a:	b29a      	uxth	r2, r3
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a014:	1c5a      	adds	r2, r3, #1
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	629a      	str	r2, [r3, #40]	; 0x28
 800a01a:	e01b      	b.n	800a054 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	691b      	ldr	r3, [r3, #16]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d10a      	bne.n	800a03a <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	6858      	ldr	r0, [r3, #4]
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a02e:	1c59      	adds	r1, r3, #1
 800a030:	687a      	ldr	r2, [r7, #4]
 800a032:	6291      	str	r1, [r2, #40]	; 0x28
 800a034:	b2c2      	uxtb	r2, r0
 800a036:	701a      	strb	r2, [r3, #0]
 800a038:	e00c      	b.n	800a054 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	685b      	ldr	r3, [r3, #4]
 800a040:	b2da      	uxtb	r2, r3
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a046:	1c58      	adds	r0, r3, #1
 800a048:	6879      	ldr	r1, [r7, #4]
 800a04a:	6288      	str	r0, [r1, #40]	; 0x28
 800a04c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800a050:	b2d2      	uxtb	r2, r2
 800a052:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a058:	b29b      	uxth	r3, r3
 800a05a:	3b01      	subs	r3, #1
 800a05c:	b29b      	uxth	r3, r3
 800a05e:	687a      	ldr	r2, [r7, #4]
 800a060:	4619      	mov	r1, r3
 800a062:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a064:	2b00      	cmp	r3, #0
 800a066:	d120      	bne.n	800a0aa <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	68da      	ldr	r2, [r3, #12]
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	f022 0220 	bic.w	r2, r2, #32
 800a076:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	68da      	ldr	r2, [r3, #12]
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a086:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	695a      	ldr	r2, [r3, #20]
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	f022 0201 	bic.w	r2, r2, #1
 800a096:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	2220      	movs	r2, #32
 800a09c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800a0a0:	6878      	ldr	r0, [r7, #4]
 800a0a2:	f7fa ff59 	bl	8004f58 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800a0a6:	2300      	movs	r3, #0
 800a0a8:	e002      	b.n	800a0b0 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	e000      	b.n	800a0b0 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800a0ae:	2302      	movs	r3, #2
  }
}
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	3710      	adds	r7, #16
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	bd80      	pop	{r7, pc}

0800a0b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a0b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0bc:	b085      	sub	sp, #20
 800a0be:	af00      	add	r7, sp, #0
 800a0c0:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	691b      	ldr	r3, [r3, #16]
 800a0c8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	68da      	ldr	r2, [r3, #12]
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	430a      	orrs	r2, r1
 800a0d6:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	689a      	ldr	r2, [r3, #8]
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	691b      	ldr	r3, [r3, #16]
 800a0e0:	431a      	orrs	r2, r3
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	695b      	ldr	r3, [r3, #20]
 800a0e6:	431a      	orrs	r2, r3
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	69db      	ldr	r3, [r3, #28]
 800a0ec:	4313      	orrs	r3, r2
 800a0ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	68db      	ldr	r3, [r3, #12]
 800a0f6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800a0fa:	f023 030c 	bic.w	r3, r3, #12
 800a0fe:	687a      	ldr	r2, [r7, #4]
 800a100:	6812      	ldr	r2, [r2, #0]
 800a102:	68f9      	ldr	r1, [r7, #12]
 800a104:	430b      	orrs	r3, r1
 800a106:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	695b      	ldr	r3, [r3, #20]
 800a10e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	699a      	ldr	r2, [r3, #24]
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	430a      	orrs	r2, r1
 800a11c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	69db      	ldr	r3, [r3, #28]
 800a122:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a126:	f040 818b 	bne.w	800a440 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	4ac1      	ldr	r2, [pc, #772]	; (800a434 <UART_SetConfig+0x37c>)
 800a130:	4293      	cmp	r3, r2
 800a132:	d005      	beq.n	800a140 <UART_SetConfig+0x88>
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	4abf      	ldr	r2, [pc, #764]	; (800a438 <UART_SetConfig+0x380>)
 800a13a:	4293      	cmp	r3, r2
 800a13c:	f040 80bd 	bne.w	800a2ba <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a140:	f7fd fc40 	bl	80079c4 <HAL_RCC_GetPCLK2Freq>
 800a144:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a146:	68bb      	ldr	r3, [r7, #8]
 800a148:	461d      	mov	r5, r3
 800a14a:	f04f 0600 	mov.w	r6, #0
 800a14e:	46a8      	mov	r8, r5
 800a150:	46b1      	mov	r9, r6
 800a152:	eb18 0308 	adds.w	r3, r8, r8
 800a156:	eb49 0409 	adc.w	r4, r9, r9
 800a15a:	4698      	mov	r8, r3
 800a15c:	46a1      	mov	r9, r4
 800a15e:	eb18 0805 	adds.w	r8, r8, r5
 800a162:	eb49 0906 	adc.w	r9, r9, r6
 800a166:	f04f 0100 	mov.w	r1, #0
 800a16a:	f04f 0200 	mov.w	r2, #0
 800a16e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a172:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a176:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a17a:	4688      	mov	r8, r1
 800a17c:	4691      	mov	r9, r2
 800a17e:	eb18 0005 	adds.w	r0, r8, r5
 800a182:	eb49 0106 	adc.w	r1, r9, r6
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	685b      	ldr	r3, [r3, #4]
 800a18a:	461d      	mov	r5, r3
 800a18c:	f04f 0600 	mov.w	r6, #0
 800a190:	196b      	adds	r3, r5, r5
 800a192:	eb46 0406 	adc.w	r4, r6, r6
 800a196:	461a      	mov	r2, r3
 800a198:	4623      	mov	r3, r4
 800a19a:	f7f6 fd55 	bl	8000c48 <__aeabi_uldivmod>
 800a19e:	4603      	mov	r3, r0
 800a1a0:	460c      	mov	r4, r1
 800a1a2:	461a      	mov	r2, r3
 800a1a4:	4ba5      	ldr	r3, [pc, #660]	; (800a43c <UART_SetConfig+0x384>)
 800a1a6:	fba3 2302 	umull	r2, r3, r3, r2
 800a1aa:	095b      	lsrs	r3, r3, #5
 800a1ac:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a1b0:	68bb      	ldr	r3, [r7, #8]
 800a1b2:	461d      	mov	r5, r3
 800a1b4:	f04f 0600 	mov.w	r6, #0
 800a1b8:	46a9      	mov	r9, r5
 800a1ba:	46b2      	mov	sl, r6
 800a1bc:	eb19 0309 	adds.w	r3, r9, r9
 800a1c0:	eb4a 040a 	adc.w	r4, sl, sl
 800a1c4:	4699      	mov	r9, r3
 800a1c6:	46a2      	mov	sl, r4
 800a1c8:	eb19 0905 	adds.w	r9, r9, r5
 800a1cc:	eb4a 0a06 	adc.w	sl, sl, r6
 800a1d0:	f04f 0100 	mov.w	r1, #0
 800a1d4:	f04f 0200 	mov.w	r2, #0
 800a1d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a1dc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a1e0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a1e4:	4689      	mov	r9, r1
 800a1e6:	4692      	mov	sl, r2
 800a1e8:	eb19 0005 	adds.w	r0, r9, r5
 800a1ec:	eb4a 0106 	adc.w	r1, sl, r6
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	685b      	ldr	r3, [r3, #4]
 800a1f4:	461d      	mov	r5, r3
 800a1f6:	f04f 0600 	mov.w	r6, #0
 800a1fa:	196b      	adds	r3, r5, r5
 800a1fc:	eb46 0406 	adc.w	r4, r6, r6
 800a200:	461a      	mov	r2, r3
 800a202:	4623      	mov	r3, r4
 800a204:	f7f6 fd20 	bl	8000c48 <__aeabi_uldivmod>
 800a208:	4603      	mov	r3, r0
 800a20a:	460c      	mov	r4, r1
 800a20c:	461a      	mov	r2, r3
 800a20e:	4b8b      	ldr	r3, [pc, #556]	; (800a43c <UART_SetConfig+0x384>)
 800a210:	fba3 1302 	umull	r1, r3, r3, r2
 800a214:	095b      	lsrs	r3, r3, #5
 800a216:	2164      	movs	r1, #100	; 0x64
 800a218:	fb01 f303 	mul.w	r3, r1, r3
 800a21c:	1ad3      	subs	r3, r2, r3
 800a21e:	00db      	lsls	r3, r3, #3
 800a220:	3332      	adds	r3, #50	; 0x32
 800a222:	4a86      	ldr	r2, [pc, #536]	; (800a43c <UART_SetConfig+0x384>)
 800a224:	fba2 2303 	umull	r2, r3, r2, r3
 800a228:	095b      	lsrs	r3, r3, #5
 800a22a:	005b      	lsls	r3, r3, #1
 800a22c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a230:	4498      	add	r8, r3
 800a232:	68bb      	ldr	r3, [r7, #8]
 800a234:	461d      	mov	r5, r3
 800a236:	f04f 0600 	mov.w	r6, #0
 800a23a:	46a9      	mov	r9, r5
 800a23c:	46b2      	mov	sl, r6
 800a23e:	eb19 0309 	adds.w	r3, r9, r9
 800a242:	eb4a 040a 	adc.w	r4, sl, sl
 800a246:	4699      	mov	r9, r3
 800a248:	46a2      	mov	sl, r4
 800a24a:	eb19 0905 	adds.w	r9, r9, r5
 800a24e:	eb4a 0a06 	adc.w	sl, sl, r6
 800a252:	f04f 0100 	mov.w	r1, #0
 800a256:	f04f 0200 	mov.w	r2, #0
 800a25a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a25e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a262:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a266:	4689      	mov	r9, r1
 800a268:	4692      	mov	sl, r2
 800a26a:	eb19 0005 	adds.w	r0, r9, r5
 800a26e:	eb4a 0106 	adc.w	r1, sl, r6
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	685b      	ldr	r3, [r3, #4]
 800a276:	461d      	mov	r5, r3
 800a278:	f04f 0600 	mov.w	r6, #0
 800a27c:	196b      	adds	r3, r5, r5
 800a27e:	eb46 0406 	adc.w	r4, r6, r6
 800a282:	461a      	mov	r2, r3
 800a284:	4623      	mov	r3, r4
 800a286:	f7f6 fcdf 	bl	8000c48 <__aeabi_uldivmod>
 800a28a:	4603      	mov	r3, r0
 800a28c:	460c      	mov	r4, r1
 800a28e:	461a      	mov	r2, r3
 800a290:	4b6a      	ldr	r3, [pc, #424]	; (800a43c <UART_SetConfig+0x384>)
 800a292:	fba3 1302 	umull	r1, r3, r3, r2
 800a296:	095b      	lsrs	r3, r3, #5
 800a298:	2164      	movs	r1, #100	; 0x64
 800a29a:	fb01 f303 	mul.w	r3, r1, r3
 800a29e:	1ad3      	subs	r3, r2, r3
 800a2a0:	00db      	lsls	r3, r3, #3
 800a2a2:	3332      	adds	r3, #50	; 0x32
 800a2a4:	4a65      	ldr	r2, [pc, #404]	; (800a43c <UART_SetConfig+0x384>)
 800a2a6:	fba2 2303 	umull	r2, r3, r2, r3
 800a2aa:	095b      	lsrs	r3, r3, #5
 800a2ac:	f003 0207 	and.w	r2, r3, #7
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	4442      	add	r2, r8
 800a2b6:	609a      	str	r2, [r3, #8]
 800a2b8:	e26f      	b.n	800a79a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a2ba:	f7fd fb6f 	bl	800799c <HAL_RCC_GetPCLK1Freq>
 800a2be:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a2c0:	68bb      	ldr	r3, [r7, #8]
 800a2c2:	461d      	mov	r5, r3
 800a2c4:	f04f 0600 	mov.w	r6, #0
 800a2c8:	46a8      	mov	r8, r5
 800a2ca:	46b1      	mov	r9, r6
 800a2cc:	eb18 0308 	adds.w	r3, r8, r8
 800a2d0:	eb49 0409 	adc.w	r4, r9, r9
 800a2d4:	4698      	mov	r8, r3
 800a2d6:	46a1      	mov	r9, r4
 800a2d8:	eb18 0805 	adds.w	r8, r8, r5
 800a2dc:	eb49 0906 	adc.w	r9, r9, r6
 800a2e0:	f04f 0100 	mov.w	r1, #0
 800a2e4:	f04f 0200 	mov.w	r2, #0
 800a2e8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a2ec:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a2f0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a2f4:	4688      	mov	r8, r1
 800a2f6:	4691      	mov	r9, r2
 800a2f8:	eb18 0005 	adds.w	r0, r8, r5
 800a2fc:	eb49 0106 	adc.w	r1, r9, r6
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	685b      	ldr	r3, [r3, #4]
 800a304:	461d      	mov	r5, r3
 800a306:	f04f 0600 	mov.w	r6, #0
 800a30a:	196b      	adds	r3, r5, r5
 800a30c:	eb46 0406 	adc.w	r4, r6, r6
 800a310:	461a      	mov	r2, r3
 800a312:	4623      	mov	r3, r4
 800a314:	f7f6 fc98 	bl	8000c48 <__aeabi_uldivmod>
 800a318:	4603      	mov	r3, r0
 800a31a:	460c      	mov	r4, r1
 800a31c:	461a      	mov	r2, r3
 800a31e:	4b47      	ldr	r3, [pc, #284]	; (800a43c <UART_SetConfig+0x384>)
 800a320:	fba3 2302 	umull	r2, r3, r3, r2
 800a324:	095b      	lsrs	r3, r3, #5
 800a326:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a32a:	68bb      	ldr	r3, [r7, #8]
 800a32c:	461d      	mov	r5, r3
 800a32e:	f04f 0600 	mov.w	r6, #0
 800a332:	46a9      	mov	r9, r5
 800a334:	46b2      	mov	sl, r6
 800a336:	eb19 0309 	adds.w	r3, r9, r9
 800a33a:	eb4a 040a 	adc.w	r4, sl, sl
 800a33e:	4699      	mov	r9, r3
 800a340:	46a2      	mov	sl, r4
 800a342:	eb19 0905 	adds.w	r9, r9, r5
 800a346:	eb4a 0a06 	adc.w	sl, sl, r6
 800a34a:	f04f 0100 	mov.w	r1, #0
 800a34e:	f04f 0200 	mov.w	r2, #0
 800a352:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a356:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a35a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a35e:	4689      	mov	r9, r1
 800a360:	4692      	mov	sl, r2
 800a362:	eb19 0005 	adds.w	r0, r9, r5
 800a366:	eb4a 0106 	adc.w	r1, sl, r6
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	685b      	ldr	r3, [r3, #4]
 800a36e:	461d      	mov	r5, r3
 800a370:	f04f 0600 	mov.w	r6, #0
 800a374:	196b      	adds	r3, r5, r5
 800a376:	eb46 0406 	adc.w	r4, r6, r6
 800a37a:	461a      	mov	r2, r3
 800a37c:	4623      	mov	r3, r4
 800a37e:	f7f6 fc63 	bl	8000c48 <__aeabi_uldivmod>
 800a382:	4603      	mov	r3, r0
 800a384:	460c      	mov	r4, r1
 800a386:	461a      	mov	r2, r3
 800a388:	4b2c      	ldr	r3, [pc, #176]	; (800a43c <UART_SetConfig+0x384>)
 800a38a:	fba3 1302 	umull	r1, r3, r3, r2
 800a38e:	095b      	lsrs	r3, r3, #5
 800a390:	2164      	movs	r1, #100	; 0x64
 800a392:	fb01 f303 	mul.w	r3, r1, r3
 800a396:	1ad3      	subs	r3, r2, r3
 800a398:	00db      	lsls	r3, r3, #3
 800a39a:	3332      	adds	r3, #50	; 0x32
 800a39c:	4a27      	ldr	r2, [pc, #156]	; (800a43c <UART_SetConfig+0x384>)
 800a39e:	fba2 2303 	umull	r2, r3, r2, r3
 800a3a2:	095b      	lsrs	r3, r3, #5
 800a3a4:	005b      	lsls	r3, r3, #1
 800a3a6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a3aa:	4498      	add	r8, r3
 800a3ac:	68bb      	ldr	r3, [r7, #8]
 800a3ae:	461d      	mov	r5, r3
 800a3b0:	f04f 0600 	mov.w	r6, #0
 800a3b4:	46a9      	mov	r9, r5
 800a3b6:	46b2      	mov	sl, r6
 800a3b8:	eb19 0309 	adds.w	r3, r9, r9
 800a3bc:	eb4a 040a 	adc.w	r4, sl, sl
 800a3c0:	4699      	mov	r9, r3
 800a3c2:	46a2      	mov	sl, r4
 800a3c4:	eb19 0905 	adds.w	r9, r9, r5
 800a3c8:	eb4a 0a06 	adc.w	sl, sl, r6
 800a3cc:	f04f 0100 	mov.w	r1, #0
 800a3d0:	f04f 0200 	mov.w	r2, #0
 800a3d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a3d8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a3dc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a3e0:	4689      	mov	r9, r1
 800a3e2:	4692      	mov	sl, r2
 800a3e4:	eb19 0005 	adds.w	r0, r9, r5
 800a3e8:	eb4a 0106 	adc.w	r1, sl, r6
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	685b      	ldr	r3, [r3, #4]
 800a3f0:	461d      	mov	r5, r3
 800a3f2:	f04f 0600 	mov.w	r6, #0
 800a3f6:	196b      	adds	r3, r5, r5
 800a3f8:	eb46 0406 	adc.w	r4, r6, r6
 800a3fc:	461a      	mov	r2, r3
 800a3fe:	4623      	mov	r3, r4
 800a400:	f7f6 fc22 	bl	8000c48 <__aeabi_uldivmod>
 800a404:	4603      	mov	r3, r0
 800a406:	460c      	mov	r4, r1
 800a408:	461a      	mov	r2, r3
 800a40a:	4b0c      	ldr	r3, [pc, #48]	; (800a43c <UART_SetConfig+0x384>)
 800a40c:	fba3 1302 	umull	r1, r3, r3, r2
 800a410:	095b      	lsrs	r3, r3, #5
 800a412:	2164      	movs	r1, #100	; 0x64
 800a414:	fb01 f303 	mul.w	r3, r1, r3
 800a418:	1ad3      	subs	r3, r2, r3
 800a41a:	00db      	lsls	r3, r3, #3
 800a41c:	3332      	adds	r3, #50	; 0x32
 800a41e:	4a07      	ldr	r2, [pc, #28]	; (800a43c <UART_SetConfig+0x384>)
 800a420:	fba2 2303 	umull	r2, r3, r2, r3
 800a424:	095b      	lsrs	r3, r3, #5
 800a426:	f003 0207 	and.w	r2, r3, #7
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	4442      	add	r2, r8
 800a430:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800a432:	e1b2      	b.n	800a79a <UART_SetConfig+0x6e2>
 800a434:	40011000 	.word	0x40011000
 800a438:	40011400 	.word	0x40011400
 800a43c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	4ad7      	ldr	r2, [pc, #860]	; (800a7a4 <UART_SetConfig+0x6ec>)
 800a446:	4293      	cmp	r3, r2
 800a448:	d005      	beq.n	800a456 <UART_SetConfig+0x39e>
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	4ad6      	ldr	r2, [pc, #856]	; (800a7a8 <UART_SetConfig+0x6f0>)
 800a450:	4293      	cmp	r3, r2
 800a452:	f040 80d1 	bne.w	800a5f8 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800a456:	f7fd fab5 	bl	80079c4 <HAL_RCC_GetPCLK2Freq>
 800a45a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a45c:	68bb      	ldr	r3, [r7, #8]
 800a45e:	469a      	mov	sl, r3
 800a460:	f04f 0b00 	mov.w	fp, #0
 800a464:	46d0      	mov	r8, sl
 800a466:	46d9      	mov	r9, fp
 800a468:	eb18 0308 	adds.w	r3, r8, r8
 800a46c:	eb49 0409 	adc.w	r4, r9, r9
 800a470:	4698      	mov	r8, r3
 800a472:	46a1      	mov	r9, r4
 800a474:	eb18 080a 	adds.w	r8, r8, sl
 800a478:	eb49 090b 	adc.w	r9, r9, fp
 800a47c:	f04f 0100 	mov.w	r1, #0
 800a480:	f04f 0200 	mov.w	r2, #0
 800a484:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a488:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a48c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a490:	4688      	mov	r8, r1
 800a492:	4691      	mov	r9, r2
 800a494:	eb1a 0508 	adds.w	r5, sl, r8
 800a498:	eb4b 0609 	adc.w	r6, fp, r9
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	685b      	ldr	r3, [r3, #4]
 800a4a0:	4619      	mov	r1, r3
 800a4a2:	f04f 0200 	mov.w	r2, #0
 800a4a6:	f04f 0300 	mov.w	r3, #0
 800a4aa:	f04f 0400 	mov.w	r4, #0
 800a4ae:	0094      	lsls	r4, r2, #2
 800a4b0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a4b4:	008b      	lsls	r3, r1, #2
 800a4b6:	461a      	mov	r2, r3
 800a4b8:	4623      	mov	r3, r4
 800a4ba:	4628      	mov	r0, r5
 800a4bc:	4631      	mov	r1, r6
 800a4be:	f7f6 fbc3 	bl	8000c48 <__aeabi_uldivmod>
 800a4c2:	4603      	mov	r3, r0
 800a4c4:	460c      	mov	r4, r1
 800a4c6:	461a      	mov	r2, r3
 800a4c8:	4bb8      	ldr	r3, [pc, #736]	; (800a7ac <UART_SetConfig+0x6f4>)
 800a4ca:	fba3 2302 	umull	r2, r3, r3, r2
 800a4ce:	095b      	lsrs	r3, r3, #5
 800a4d0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a4d4:	68bb      	ldr	r3, [r7, #8]
 800a4d6:	469b      	mov	fp, r3
 800a4d8:	f04f 0c00 	mov.w	ip, #0
 800a4dc:	46d9      	mov	r9, fp
 800a4de:	46e2      	mov	sl, ip
 800a4e0:	eb19 0309 	adds.w	r3, r9, r9
 800a4e4:	eb4a 040a 	adc.w	r4, sl, sl
 800a4e8:	4699      	mov	r9, r3
 800a4ea:	46a2      	mov	sl, r4
 800a4ec:	eb19 090b 	adds.w	r9, r9, fp
 800a4f0:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a4f4:	f04f 0100 	mov.w	r1, #0
 800a4f8:	f04f 0200 	mov.w	r2, #0
 800a4fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a500:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a504:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a508:	4689      	mov	r9, r1
 800a50a:	4692      	mov	sl, r2
 800a50c:	eb1b 0509 	adds.w	r5, fp, r9
 800a510:	eb4c 060a 	adc.w	r6, ip, sl
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	685b      	ldr	r3, [r3, #4]
 800a518:	4619      	mov	r1, r3
 800a51a:	f04f 0200 	mov.w	r2, #0
 800a51e:	f04f 0300 	mov.w	r3, #0
 800a522:	f04f 0400 	mov.w	r4, #0
 800a526:	0094      	lsls	r4, r2, #2
 800a528:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a52c:	008b      	lsls	r3, r1, #2
 800a52e:	461a      	mov	r2, r3
 800a530:	4623      	mov	r3, r4
 800a532:	4628      	mov	r0, r5
 800a534:	4631      	mov	r1, r6
 800a536:	f7f6 fb87 	bl	8000c48 <__aeabi_uldivmod>
 800a53a:	4603      	mov	r3, r0
 800a53c:	460c      	mov	r4, r1
 800a53e:	461a      	mov	r2, r3
 800a540:	4b9a      	ldr	r3, [pc, #616]	; (800a7ac <UART_SetConfig+0x6f4>)
 800a542:	fba3 1302 	umull	r1, r3, r3, r2
 800a546:	095b      	lsrs	r3, r3, #5
 800a548:	2164      	movs	r1, #100	; 0x64
 800a54a:	fb01 f303 	mul.w	r3, r1, r3
 800a54e:	1ad3      	subs	r3, r2, r3
 800a550:	011b      	lsls	r3, r3, #4
 800a552:	3332      	adds	r3, #50	; 0x32
 800a554:	4a95      	ldr	r2, [pc, #596]	; (800a7ac <UART_SetConfig+0x6f4>)
 800a556:	fba2 2303 	umull	r2, r3, r2, r3
 800a55a:	095b      	lsrs	r3, r3, #5
 800a55c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a560:	4498      	add	r8, r3
 800a562:	68bb      	ldr	r3, [r7, #8]
 800a564:	469b      	mov	fp, r3
 800a566:	f04f 0c00 	mov.w	ip, #0
 800a56a:	46d9      	mov	r9, fp
 800a56c:	46e2      	mov	sl, ip
 800a56e:	eb19 0309 	adds.w	r3, r9, r9
 800a572:	eb4a 040a 	adc.w	r4, sl, sl
 800a576:	4699      	mov	r9, r3
 800a578:	46a2      	mov	sl, r4
 800a57a:	eb19 090b 	adds.w	r9, r9, fp
 800a57e:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a582:	f04f 0100 	mov.w	r1, #0
 800a586:	f04f 0200 	mov.w	r2, #0
 800a58a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a58e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a592:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a596:	4689      	mov	r9, r1
 800a598:	4692      	mov	sl, r2
 800a59a:	eb1b 0509 	adds.w	r5, fp, r9
 800a59e:	eb4c 060a 	adc.w	r6, ip, sl
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	685b      	ldr	r3, [r3, #4]
 800a5a6:	4619      	mov	r1, r3
 800a5a8:	f04f 0200 	mov.w	r2, #0
 800a5ac:	f04f 0300 	mov.w	r3, #0
 800a5b0:	f04f 0400 	mov.w	r4, #0
 800a5b4:	0094      	lsls	r4, r2, #2
 800a5b6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a5ba:	008b      	lsls	r3, r1, #2
 800a5bc:	461a      	mov	r2, r3
 800a5be:	4623      	mov	r3, r4
 800a5c0:	4628      	mov	r0, r5
 800a5c2:	4631      	mov	r1, r6
 800a5c4:	f7f6 fb40 	bl	8000c48 <__aeabi_uldivmod>
 800a5c8:	4603      	mov	r3, r0
 800a5ca:	460c      	mov	r4, r1
 800a5cc:	461a      	mov	r2, r3
 800a5ce:	4b77      	ldr	r3, [pc, #476]	; (800a7ac <UART_SetConfig+0x6f4>)
 800a5d0:	fba3 1302 	umull	r1, r3, r3, r2
 800a5d4:	095b      	lsrs	r3, r3, #5
 800a5d6:	2164      	movs	r1, #100	; 0x64
 800a5d8:	fb01 f303 	mul.w	r3, r1, r3
 800a5dc:	1ad3      	subs	r3, r2, r3
 800a5de:	011b      	lsls	r3, r3, #4
 800a5e0:	3332      	adds	r3, #50	; 0x32
 800a5e2:	4a72      	ldr	r2, [pc, #456]	; (800a7ac <UART_SetConfig+0x6f4>)
 800a5e4:	fba2 2303 	umull	r2, r3, r2, r3
 800a5e8:	095b      	lsrs	r3, r3, #5
 800a5ea:	f003 020f 	and.w	r2, r3, #15
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	4442      	add	r2, r8
 800a5f4:	609a      	str	r2, [r3, #8]
 800a5f6:	e0d0      	b.n	800a79a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800a5f8:	f7fd f9d0 	bl	800799c <HAL_RCC_GetPCLK1Freq>
 800a5fc:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a5fe:	68bb      	ldr	r3, [r7, #8]
 800a600:	469a      	mov	sl, r3
 800a602:	f04f 0b00 	mov.w	fp, #0
 800a606:	46d0      	mov	r8, sl
 800a608:	46d9      	mov	r9, fp
 800a60a:	eb18 0308 	adds.w	r3, r8, r8
 800a60e:	eb49 0409 	adc.w	r4, r9, r9
 800a612:	4698      	mov	r8, r3
 800a614:	46a1      	mov	r9, r4
 800a616:	eb18 080a 	adds.w	r8, r8, sl
 800a61a:	eb49 090b 	adc.w	r9, r9, fp
 800a61e:	f04f 0100 	mov.w	r1, #0
 800a622:	f04f 0200 	mov.w	r2, #0
 800a626:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a62a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a62e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a632:	4688      	mov	r8, r1
 800a634:	4691      	mov	r9, r2
 800a636:	eb1a 0508 	adds.w	r5, sl, r8
 800a63a:	eb4b 0609 	adc.w	r6, fp, r9
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	685b      	ldr	r3, [r3, #4]
 800a642:	4619      	mov	r1, r3
 800a644:	f04f 0200 	mov.w	r2, #0
 800a648:	f04f 0300 	mov.w	r3, #0
 800a64c:	f04f 0400 	mov.w	r4, #0
 800a650:	0094      	lsls	r4, r2, #2
 800a652:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a656:	008b      	lsls	r3, r1, #2
 800a658:	461a      	mov	r2, r3
 800a65a:	4623      	mov	r3, r4
 800a65c:	4628      	mov	r0, r5
 800a65e:	4631      	mov	r1, r6
 800a660:	f7f6 faf2 	bl	8000c48 <__aeabi_uldivmod>
 800a664:	4603      	mov	r3, r0
 800a666:	460c      	mov	r4, r1
 800a668:	461a      	mov	r2, r3
 800a66a:	4b50      	ldr	r3, [pc, #320]	; (800a7ac <UART_SetConfig+0x6f4>)
 800a66c:	fba3 2302 	umull	r2, r3, r3, r2
 800a670:	095b      	lsrs	r3, r3, #5
 800a672:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a676:	68bb      	ldr	r3, [r7, #8]
 800a678:	469b      	mov	fp, r3
 800a67a:	f04f 0c00 	mov.w	ip, #0
 800a67e:	46d9      	mov	r9, fp
 800a680:	46e2      	mov	sl, ip
 800a682:	eb19 0309 	adds.w	r3, r9, r9
 800a686:	eb4a 040a 	adc.w	r4, sl, sl
 800a68a:	4699      	mov	r9, r3
 800a68c:	46a2      	mov	sl, r4
 800a68e:	eb19 090b 	adds.w	r9, r9, fp
 800a692:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a696:	f04f 0100 	mov.w	r1, #0
 800a69a:	f04f 0200 	mov.w	r2, #0
 800a69e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a6a2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a6a6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a6aa:	4689      	mov	r9, r1
 800a6ac:	4692      	mov	sl, r2
 800a6ae:	eb1b 0509 	adds.w	r5, fp, r9
 800a6b2:	eb4c 060a 	adc.w	r6, ip, sl
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	685b      	ldr	r3, [r3, #4]
 800a6ba:	4619      	mov	r1, r3
 800a6bc:	f04f 0200 	mov.w	r2, #0
 800a6c0:	f04f 0300 	mov.w	r3, #0
 800a6c4:	f04f 0400 	mov.w	r4, #0
 800a6c8:	0094      	lsls	r4, r2, #2
 800a6ca:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a6ce:	008b      	lsls	r3, r1, #2
 800a6d0:	461a      	mov	r2, r3
 800a6d2:	4623      	mov	r3, r4
 800a6d4:	4628      	mov	r0, r5
 800a6d6:	4631      	mov	r1, r6
 800a6d8:	f7f6 fab6 	bl	8000c48 <__aeabi_uldivmod>
 800a6dc:	4603      	mov	r3, r0
 800a6de:	460c      	mov	r4, r1
 800a6e0:	461a      	mov	r2, r3
 800a6e2:	4b32      	ldr	r3, [pc, #200]	; (800a7ac <UART_SetConfig+0x6f4>)
 800a6e4:	fba3 1302 	umull	r1, r3, r3, r2
 800a6e8:	095b      	lsrs	r3, r3, #5
 800a6ea:	2164      	movs	r1, #100	; 0x64
 800a6ec:	fb01 f303 	mul.w	r3, r1, r3
 800a6f0:	1ad3      	subs	r3, r2, r3
 800a6f2:	011b      	lsls	r3, r3, #4
 800a6f4:	3332      	adds	r3, #50	; 0x32
 800a6f6:	4a2d      	ldr	r2, [pc, #180]	; (800a7ac <UART_SetConfig+0x6f4>)
 800a6f8:	fba2 2303 	umull	r2, r3, r2, r3
 800a6fc:	095b      	lsrs	r3, r3, #5
 800a6fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a702:	4498      	add	r8, r3
 800a704:	68bb      	ldr	r3, [r7, #8]
 800a706:	469b      	mov	fp, r3
 800a708:	f04f 0c00 	mov.w	ip, #0
 800a70c:	46d9      	mov	r9, fp
 800a70e:	46e2      	mov	sl, ip
 800a710:	eb19 0309 	adds.w	r3, r9, r9
 800a714:	eb4a 040a 	adc.w	r4, sl, sl
 800a718:	4699      	mov	r9, r3
 800a71a:	46a2      	mov	sl, r4
 800a71c:	eb19 090b 	adds.w	r9, r9, fp
 800a720:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a724:	f04f 0100 	mov.w	r1, #0
 800a728:	f04f 0200 	mov.w	r2, #0
 800a72c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a730:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a734:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a738:	4689      	mov	r9, r1
 800a73a:	4692      	mov	sl, r2
 800a73c:	eb1b 0509 	adds.w	r5, fp, r9
 800a740:	eb4c 060a 	adc.w	r6, ip, sl
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	685b      	ldr	r3, [r3, #4]
 800a748:	4619      	mov	r1, r3
 800a74a:	f04f 0200 	mov.w	r2, #0
 800a74e:	f04f 0300 	mov.w	r3, #0
 800a752:	f04f 0400 	mov.w	r4, #0
 800a756:	0094      	lsls	r4, r2, #2
 800a758:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a75c:	008b      	lsls	r3, r1, #2
 800a75e:	461a      	mov	r2, r3
 800a760:	4623      	mov	r3, r4
 800a762:	4628      	mov	r0, r5
 800a764:	4631      	mov	r1, r6
 800a766:	f7f6 fa6f 	bl	8000c48 <__aeabi_uldivmod>
 800a76a:	4603      	mov	r3, r0
 800a76c:	460c      	mov	r4, r1
 800a76e:	461a      	mov	r2, r3
 800a770:	4b0e      	ldr	r3, [pc, #56]	; (800a7ac <UART_SetConfig+0x6f4>)
 800a772:	fba3 1302 	umull	r1, r3, r3, r2
 800a776:	095b      	lsrs	r3, r3, #5
 800a778:	2164      	movs	r1, #100	; 0x64
 800a77a:	fb01 f303 	mul.w	r3, r1, r3
 800a77e:	1ad3      	subs	r3, r2, r3
 800a780:	011b      	lsls	r3, r3, #4
 800a782:	3332      	adds	r3, #50	; 0x32
 800a784:	4a09      	ldr	r2, [pc, #36]	; (800a7ac <UART_SetConfig+0x6f4>)
 800a786:	fba2 2303 	umull	r2, r3, r2, r3
 800a78a:	095b      	lsrs	r3, r3, #5
 800a78c:	f003 020f 	and.w	r2, r3, #15
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	4442      	add	r2, r8
 800a796:	609a      	str	r2, [r3, #8]
}
 800a798:	e7ff      	b.n	800a79a <UART_SetConfig+0x6e2>
 800a79a:	bf00      	nop
 800a79c:	3714      	adds	r7, #20
 800a79e:	46bd      	mov	sp, r7
 800a7a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7a4:	40011000 	.word	0x40011000
 800a7a8:	40011400 	.word	0x40011400
 800a7ac:	51eb851f 	.word	0x51eb851f

0800a7b0 <FILTER_init>:
 *  Created on: 20 aot 2020
 *      Author: Tho
 */
#include "../Inc/Filters.h"

void FILTER_init(Filter_t * filter, float settings[3], Filter_order_e order){
 800a7b0:	b480      	push	{r7}
 800a7b2:	b087      	sub	sp, #28
 800a7b4:	af00      	add	r7, sp, #0
 800a7b6:	60f8      	str	r0, [r7, #12]
 800a7b8:	60b9      	str	r1, [r7, #8]
 800a7ba:	4613      	mov	r3, r2
 800a7bc:	71fb      	strb	r3, [r7, #7]
	//Paramtre le filtre
	for(int32_t s = 0; s < 3; s++)
 800a7be:	2300      	movs	r3, #0
 800a7c0:	617b      	str	r3, [r7, #20]
 800a7c2:	e00c      	b.n	800a7de <FILTER_init+0x2e>
		filter->settings[s] = settings[s] ;
 800a7c4:	697b      	ldr	r3, [r7, #20]
 800a7c6:	009b      	lsls	r3, r3, #2
 800a7c8:	68ba      	ldr	r2, [r7, #8]
 800a7ca:	4413      	add	r3, r2
 800a7cc:	681a      	ldr	r2, [r3, #0]
 800a7ce:	68f9      	ldr	r1, [r7, #12]
 800a7d0:	697b      	ldr	r3, [r7, #20]
 800a7d2:	009b      	lsls	r3, r3, #2
 800a7d4:	440b      	add	r3, r1
 800a7d6:	601a      	str	r2, [r3, #0]
	for(int32_t s = 0; s < 3; s++)
 800a7d8:	697b      	ldr	r3, [r7, #20]
 800a7da:	3301      	adds	r3, #1
 800a7dc:	617b      	str	r3, [r7, #20]
 800a7de:	697b      	ldr	r3, [r7, #20]
 800a7e0:	2b02      	cmp	r3, #2
 800a7e2:	ddef      	ble.n	800a7c4 <FILTER_init+0x14>
	//Mode de filtrage, first order or second order
	filter->order = order ;
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	79fa      	ldrb	r2, [r7, #7]
 800a7e8:	761a      	strb	r2, [r3, #24]
}
 800a7ea:	bf00      	nop
 800a7ec:	371c      	adds	r7, #28
 800a7ee:	46bd      	mov	sp, r7
 800a7f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f4:	4770      	bx	lr

0800a7f6 <FILTER_process>:

float FILTER_process(Filter_t * filter, float new_value){
 800a7f6:	b480      	push	{r7}
 800a7f8:	b085      	sub	sp, #20
 800a7fa:	af00      	add	r7, sp, #0
 800a7fc:	6078      	str	r0, [r7, #4]
 800a7fe:	ed87 0a00 	vstr	s0, [r7]
	float to_return = 0 ;
 800a802:	f04f 0300 	mov.w	r3, #0
 800a806:	60fb      	str	r3, [r7, #12]
	switch(filter->order){
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	7e1b      	ldrb	r3, [r3, #24]
 800a80c:	2b01      	cmp	r3, #1
 800a80e:	d01f      	beq.n	800a850 <FILTER_process+0x5a>
 800a810:	2b02      	cmp	r3, #2
 800a812:	d047      	beq.n	800a8a4 <FILTER_process+0xae>
 800a814:	2b00      	cmp	r3, #0
 800a816:	d148      	bne.n	800a8aa <FILTER_process+0xb4>
		case FILTER_FIRST_ORDER :
			filter->values[0] = new_value * filter->settings[0] + filter->values[1] * filter->settings[1] ;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	ed93 7a00 	vldr	s14, [r3]
 800a81e:	edd7 7a00 	vldr	s15, [r7]
 800a822:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	edd3 6a04 	vldr	s13, [r3, #16]
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	edd3 7a01 	vldr	s15, [r3, #4]
 800a832:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800a836:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	edc3 7a03 	vstr	s15, [r3, #12]
			filter->values[1] = filter->values[0];
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	68da      	ldr	r2, [r3, #12]
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	611a      	str	r2, [r3, #16]
			to_return =  filter->values[0];
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	68db      	ldr	r3, [r3, #12]
 800a84c:	60fb      	str	r3, [r7, #12]
			break ;
 800a84e:	e02f      	b.n	800a8b0 <FILTER_process+0xba>

		case FILTER_SECOND_ORDER :
			filter->values[0] = new_value * filter->settings[0] + filter->values[1] * filter->settings[1] + filter->values[2] * filter->settings[2];
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	ed93 7a00 	vldr	s14, [r3]
 800a856:	edd7 7a00 	vldr	s15, [r7]
 800a85a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	edd3 6a04 	vldr	s13, [r3, #16]
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	edd3 7a01 	vldr	s15, [r3, #4]
 800a86a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800a86e:	ee37 7a27 	vadd.f32	s14, s14, s15
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	edd3 6a05 	vldr	s13, [r3, #20]
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	edd3 7a02 	vldr	s15, [r3, #8]
 800a87e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800a882:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	edc3 7a03 	vstr	s15, [r3, #12]
			filter->values[2] = filter->values[1];
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	691a      	ldr	r2, [r3, #16]
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	615a      	str	r2, [r3, #20]
			filter->values[1] = filter->values[0];
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	68da      	ldr	r2, [r3, #12]
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	611a      	str	r2, [r3, #16]
			to_return = filter->values[0];
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	68db      	ldr	r3, [r3, #12]
 800a8a0:	60fb      	str	r3, [r7, #12]
			break;
 800a8a2:	e005      	b.n	800a8b0 <FILTER_process+0xba>

		case FILTER_NO_FILTERING :
			to_return = new_value ;
 800a8a4:	683b      	ldr	r3, [r7, #0]
 800a8a6:	60fb      	str	r3, [r7, #12]
			break;
 800a8a8:	e002      	b.n	800a8b0 <FILTER_process+0xba>
		default:
			to_return = new_value ;
 800a8aa:	683b      	ldr	r3, [r7, #0]
 800a8ac:	60fb      	str	r3, [r7, #12]
			break;
 800a8ae:	bf00      	nop
	}

	return to_return ;
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	ee07 3a90 	vmov	s15, r3
};
 800a8b6:	eeb0 0a67 	vmov.f32	s0, s15
 800a8ba:	3714      	adds	r7, #20
 800a8bc:	46bd      	mov	sp, r7
 800a8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c2:	4770      	bx	lr

0800a8c4 <check_sum_f>:
static rx_cplt_mode_e rx_cplt_mode ;
static ibus_t * ibus ;	//On ne peut utilsier qu'une radio en ibus  la fois

//Fonction priv qui test si le checsum est bon sur un buffer
uint32_t check_sum_f(uint8_t * buffer);
uint32_t check_sum_f(uint8_t * buffer){
 800a8c4:	b480      	push	{r7}
 800a8c6:	b085      	sub	sp, #20
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
	uint32_t sum = 0 ;
 800a8cc:	2300      	movs	r3, #0
 800a8ce:	60fb      	str	r3, [r7, #12]
	for(uint8_t b=0; b <30; b++)
 800a8d0:	2300      	movs	r3, #0
 800a8d2:	72fb      	strb	r3, [r7, #11]
 800a8d4:	e00a      	b.n	800a8ec <check_sum_f+0x28>
		sum += (uint32_t)buffer[b];
 800a8d6:	7afb      	ldrb	r3, [r7, #11]
 800a8d8:	687a      	ldr	r2, [r7, #4]
 800a8da:	4413      	add	r3, r2
 800a8dc:	781b      	ldrb	r3, [r3, #0]
 800a8de:	461a      	mov	r2, r3
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	4413      	add	r3, r2
 800a8e4:	60fb      	str	r3, [r7, #12]
	for(uint8_t b=0; b <30; b++)
 800a8e6:	7afb      	ldrb	r3, [r7, #11]
 800a8e8:	3301      	adds	r3, #1
 800a8ea:	72fb      	strb	r3, [r7, #11]
 800a8ec:	7afb      	ldrb	r3, [r7, #11]
 800a8ee:	2b1d      	cmp	r3, #29
 800a8f0:	d9f1      	bls.n	800a8d6 <check_sum_f+0x12>
	return sum ;
 800a8f2:	68fb      	ldr	r3, [r7, #12]
}
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	3714      	adds	r7, #20
 800a8f8:	46bd      	mov	sp, r7
 800a8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8fe:	4770      	bx	lr

0800a900 <IBUS_init>:

void IBUS_init(ibus_t * ibus_, UART_HandleTypeDef * huart, void(*data_rdy_callback)){
 800a900:	b580      	push	{r7, lr}
 800a902:	b084      	sub	sp, #16
 800a904:	af00      	add	r7, sp, #0
 800a906:	60f8      	str	r0, [r7, #12]
 800a908:	60b9      	str	r1, [r7, #8]
 800a90a:	607a      	str	r2, [r7, #4]
	ibus = ibus_;
 800a90c:	4a0e      	ldr	r2, [pc, #56]	; (800a948 <IBUS_init+0x48>)
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	6013      	str	r3, [r2, #0]
	ibus->huart = huart ;
 800a912:	4b0d      	ldr	r3, [pc, #52]	; (800a948 <IBUS_init+0x48>)
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	68ba      	ldr	r2, [r7, #8]
 800a918:	601a      	str	r2, [r3, #0]
	ibus->data_rdy_callback = data_rdy_callback ;
 800a91a:	4b0b      	ldr	r3, [pc, #44]	; (800a948 <IBUS_init+0x48>)
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	687a      	ldr	r2, [r7, #4]
 800a920:	639a      	str	r2, [r3, #56]	; 0x38
	//On lance la lecture
	HAL_UART_Receive_DMA(ibus->huart, ibus->dma_buffer, SIZE_DMA_BUFFER);
 800a922:	4b09      	ldr	r3, [pc, #36]	; (800a948 <IBUS_init+0x48>)
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	6818      	ldr	r0, [r3, #0]
 800a928:	4b07      	ldr	r3, [pc, #28]	; (800a948 <IBUS_init+0x48>)
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	3304      	adds	r3, #4
 800a92e:	2214      	movs	r2, #20
 800a930:	4619      	mov	r1, r3
 800a932:	f7fe ffdf 	bl	80098f4 <HAL_UART_Receive_DMA>
	ibus->index_write = 1 ;
 800a936:	4b04      	ldr	r3, [pc, #16]	; (800a948 <IBUS_init+0x48>)
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	2201      	movs	r2, #1
 800a93c:	761a      	strb	r2, [r3, #24]
}
 800a93e:	bf00      	nop
 800a940:	3710      	adds	r7, #16
 800a942:	46bd      	mov	sp, r7
 800a944:	bd80      	pop	{r7, pc}
 800a946:	bf00      	nop
 800a948:	2000154c 	.word	0x2000154c

0800a94c <IBUS_RxCplt>:

void IBUS_RxCplt(UART_HandleTypeDef * huart){
 800a94c:	b580      	push	{r7, lr}
 800a94e:	b082      	sub	sp, #8
 800a950:	af00      	add	r7, sp, #0
 800a952:	6078      	str	r0, [r7, #4]
	if(huart == ibus->huart){
 800a954:	4b08      	ldr	r3, [pc, #32]	; (800a978 <IBUS_RxCplt+0x2c>)
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	687a      	ldr	r2, [r7, #4]
 800a95c:	429a      	cmp	r2, r3
 800a95e:	d106      	bne.n	800a96e <IBUS_RxCplt+0x22>
		rx_cplt_mode = MODE_CPLT_FULL;
 800a960:	4b06      	ldr	r3, [pc, #24]	; (800a97c <IBUS_RxCplt+0x30>)
 800a962:	2201      	movs	r2, #1
 800a964:	701a      	strb	r2, [r3, #0]
		ibus->data_rdy_callback();
 800a966:	4b04      	ldr	r3, [pc, #16]	; (800a978 <IBUS_RxCplt+0x2c>)
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a96c:	4798      	blx	r3
	}
}
 800a96e:	bf00      	nop
 800a970:	3708      	adds	r7, #8
 800a972:	46bd      	mov	sp, r7
 800a974:	bd80      	pop	{r7, pc}
 800a976:	bf00      	nop
 800a978:	2000154c 	.word	0x2000154c
 800a97c:	20001548 	.word	0x20001548

0800a980 <IBUS_RxHalfCplt>:
void IBUS_RxHalfCplt(UART_HandleTypeDef * huart){
 800a980:	b580      	push	{r7, lr}
 800a982:	b082      	sub	sp, #8
 800a984:	af00      	add	r7, sp, #0
 800a986:	6078      	str	r0, [r7, #4]
	if(huart == ibus->huart){
 800a988:	4b08      	ldr	r3, [pc, #32]	; (800a9ac <IBUS_RxHalfCplt+0x2c>)
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	687a      	ldr	r2, [r7, #4]
 800a990:	429a      	cmp	r2, r3
 800a992:	d106      	bne.n	800a9a2 <IBUS_RxHalfCplt+0x22>
		rx_cplt_mode = MODE_CPLT_HALF ;
 800a994:	4b06      	ldr	r3, [pc, #24]	; (800a9b0 <IBUS_RxHalfCplt+0x30>)
 800a996:	2200      	movs	r2, #0
 800a998:	701a      	strb	r2, [r3, #0]
		ibus->data_rdy_callback();
 800a99a:	4b04      	ldr	r3, [pc, #16]	; (800a9ac <IBUS_RxHalfCplt+0x2c>)
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9a0:	4798      	blx	r3
	}
}
 800a9a2:	bf00      	nop
 800a9a4:	3708      	adds	r7, #8
 800a9a6:	46bd      	mov	sp, r7
 800a9a8:	bd80      	pop	{r7, pc}
 800a9aa:	bf00      	nop
 800a9ac:	2000154c 	.word	0x2000154c
 800a9b0:	20001548 	.word	0x20001548

0800a9b4 <IBUS_Channel_Update>:

bool_e IBUS_Channel_Update(void){
 800a9b4:	b5b0      	push	{r4, r5, r7, lr}
 800a9b6:	b088      	sub	sp, #32
 800a9b8:	af00      	add	r7, sp, #0

	bool_e to_return = FALSE ;
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	61fb      	str	r3, [r7, #28]

	if(rx_cplt_mode == MODE_CPLT_HALF)
 800a9be:	4ba0      	ldr	r3, [pc, #640]	; (800ac40 <IBUS_Channel_Update+0x28c>)
 800a9c0:	781b      	ldrb	r3, [r3, #0]
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	f040 80ba 	bne.w	800ab3c <IBUS_Channel_Update+0x188>
	{
		for(uint8_t c = 0; c < SIZE_DMA_BUFFER / 2; c++){
 800a9c8:	2300      	movs	r3, #0
 800a9ca:	76fb      	strb	r3, [r7, #27]
 800a9cc:	e0b1      	b.n	800ab32 <IBUS_Channel_Update+0x17e>
			switch(ibus->state){
 800a9ce:	4b9d      	ldr	r3, [pc, #628]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a9d6:	2b01      	cmp	r3, #1
 800a9d8:	d01b      	beq.n	800aa12 <IBUS_Channel_Update+0x5e>
 800a9da:	2b02      	cmp	r3, #2
 800a9dc:	d041      	beq.n	800aa62 <IBUS_Channel_Update+0xae>
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	f040 80a4 	bne.w	800ab2c <IBUS_Channel_Update+0x178>
				case STATE_IBUS_LENGTH :
					//ON sait que si on reoit pas une lentgh de 0x20 (32) c pas bon
					if(ibus->dma_buffer[c] == 0x20){
 800a9e4:	4b97      	ldr	r3, [pc, #604]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800a9e6:	681a      	ldr	r2, [r3, #0]
 800a9e8:	7efb      	ldrb	r3, [r7, #27]
 800a9ea:	4413      	add	r3, r2
 800a9ec:	791b      	ldrb	r3, [r3, #4]
 800a9ee:	2b20      	cmp	r3, #32
 800a9f0:	f040 8097 	bne.w	800ab22 <IBUS_Channel_Update+0x16e>
						ibus->state = STATE_IBUS_COMMAND ;
 800a9f4:	4b93      	ldr	r3, [pc, #588]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	2201      	movs	r2, #1
 800a9fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
						ibus->buffer[0] = ibus->dma_buffer[c] ;
 800a9fe:	4b91      	ldr	r3, [pc, #580]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800aa00:	6819      	ldr	r1, [r3, #0]
 800aa02:	7efa      	ldrb	r2, [r7, #27]
 800aa04:	4b8f      	ldr	r3, [pc, #572]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	440a      	add	r2, r1
 800aa0a:	7912      	ldrb	r2, [r2, #4]
 800aa0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
					}
					break;
 800aa10:	e087      	b.n	800ab22 <IBUS_Channel_Update+0x16e>
				case STATE_IBUS_COMMAND :
					//Seul commande qu'on connait btw
					if(ibus->dma_buffer[c] == 0x40){
 800aa12:	4b8c      	ldr	r3, [pc, #560]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800aa14:	681a      	ldr	r2, [r3, #0]
 800aa16:	7efb      	ldrb	r3, [r7, #27]
 800aa18:	4413      	add	r3, r2
 800aa1a:	791b      	ldrb	r3, [r3, #4]
 800aa1c:	2b40      	cmp	r3, #64	; 0x40
 800aa1e:	d113      	bne.n	800aa48 <IBUS_Channel_Update+0x94>
						ibus->state = STATE_IBUS_CHANNELS ;
 800aa20:	4b88      	ldr	r3, [pc, #544]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	2202      	movs	r2, #2
 800aa26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
						ibus->buffer[1] = ibus->dma_buffer[c] ;
 800aa2a:	4b86      	ldr	r3, [pc, #536]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800aa2c:	6819      	ldr	r1, [r3, #0]
 800aa2e:	7efa      	ldrb	r2, [r7, #27]
 800aa30:	4b84      	ldr	r3, [pc, #528]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	440a      	add	r2, r1
 800aa36:	7912      	ldrb	r2, [r2, #4]
 800aa38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
						ibus->compteur = 2 ;
 800aa3c:	4b81      	ldr	r3, [pc, #516]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	2202      	movs	r2, #2
 800aa42:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
					}
					//ON check que du coup c pas la commande de dpart au cas ou et sinon retour au dbut
					else if(ibus->dma_buffer[c] != 0x20)
						ibus->state = STATE_IBUS_LENGTH ;
					break ;
 800aa46:	e06e      	b.n	800ab26 <IBUS_Channel_Update+0x172>
					else if(ibus->dma_buffer[c] != 0x20)
 800aa48:	4b7e      	ldr	r3, [pc, #504]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800aa4a:	681a      	ldr	r2, [r3, #0]
 800aa4c:	7efb      	ldrb	r3, [r7, #27]
 800aa4e:	4413      	add	r3, r2
 800aa50:	791b      	ldrb	r3, [r3, #4]
 800aa52:	2b20      	cmp	r3, #32
 800aa54:	d067      	beq.n	800ab26 <IBUS_Channel_Update+0x172>
						ibus->state = STATE_IBUS_LENGTH ;
 800aa56:	4b7b      	ldr	r3, [pc, #492]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	2200      	movs	r2, #0
 800aa5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
					break ;
 800aa60:	e061      	b.n	800ab26 <IBUS_Channel_Update+0x172>

				case STATE_IBUS_CHANNELS :
					ibus->buffer[ibus->compteur++] = ibus->dma_buffer[c] ;
 800aa62:	4b78      	ldr	r3, [pc, #480]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800aa64:	681c      	ldr	r4, [r3, #0]
 800aa66:	7ef8      	ldrb	r0, [r7, #27]
 800aa68:	4b76      	ldr	r3, [pc, #472]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800aa6a:	6819      	ldr	r1, [r3, #0]
 800aa6c:	4b75      	ldr	r3, [pc, #468]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	f8b3 205e 	ldrh.w	r2, [r3, #94]	; 0x5e
 800aa74:	1c55      	adds	r5, r2, #1
 800aa76:	b2ad      	uxth	r5, r5
 800aa78:	f8a3 505e 	strh.w	r5, [r3, #94]	; 0x5e
 800aa7c:	4615      	mov	r5, r2
 800aa7e:	1823      	adds	r3, r4, r0
 800aa80:	791a      	ldrb	r2, [r3, #4]
 800aa82:	194b      	adds	r3, r1, r5
 800aa84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
					if(ibus->compteur == 32){
 800aa88:	4b6e      	ldr	r3, [pc, #440]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800aa90:	2b20      	cmp	r3, #32
 800aa92:	d14a      	bne.n	800ab2a <IBUS_Channel_Update+0x176>
						uint32_t cs = (uint32_t)(ibus->buffer[30] | (ibus->buffer[31] << 8)) ;
 800aa94:	4b6b      	ldr	r3, [pc, #428]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 800aa9c:	461a      	mov	r2, r3
 800aa9e:	4b69      	ldr	r3, [pc, #420]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800aaa6:	021b      	lsls	r3, r3, #8
 800aaa8:	4313      	orrs	r3, r2
 800aaaa:	607b      	str	r3, [r7, #4]
						if(0xFFFF - check_sum_f(ibus->buffer)== cs)
 800aaac:	4b65      	ldr	r3, [pc, #404]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	333d      	adds	r3, #61	; 0x3d
 800aab2:	4618      	mov	r0, r3
 800aab4:	f7ff ff06 	bl	800a8c4 <check_sum_f>
 800aab8:	4603      	mov	r3, r0
 800aaba:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 800aabe:	33ff      	adds	r3, #255	; 0xff
 800aac0:	687a      	ldr	r2, [r7, #4]
 800aac2:	429a      	cmp	r2, r3
 800aac4:	d127      	bne.n	800ab16 <IBUS_Channel_Update+0x162>
						{
							for(uint32_t radio = 0; radio < 28; radio +=2)
 800aac6:	2300      	movs	r3, #0
 800aac8:	617b      	str	r3, [r7, #20]
 800aaca:	e01f      	b.n	800ab0c <IBUS_Channel_Update+0x158>
								ibus->channels[radio / 2] = (int32_t)(ibus->buffer[radio+2] | (ibus->buffer[radio + 3] << 8));
 800aacc:	4b5d      	ldr	r3, [pc, #372]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800aace:	681a      	ldr	r2, [r3, #0]
 800aad0:	697b      	ldr	r3, [r7, #20]
 800aad2:	3302      	adds	r3, #2
 800aad4:	4413      	add	r3, r2
 800aad6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aada:	b21a      	sxth	r2, r3
 800aadc:	4b59      	ldr	r3, [pc, #356]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800aade:	6819      	ldr	r1, [r3, #0]
 800aae0:	697b      	ldr	r3, [r7, #20]
 800aae2:	3303      	adds	r3, #3
 800aae4:	440b      	add	r3, r1
 800aae6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aaea:	021b      	lsls	r3, r3, #8
 800aaec:	b21b      	sxth	r3, r3
 800aaee:	4313      	orrs	r3, r2
 800aaf0:	b219      	sxth	r1, r3
 800aaf2:	4b54      	ldr	r3, [pc, #336]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800aaf4:	681a      	ldr	r2, [r3, #0]
 800aaf6:	697b      	ldr	r3, [r7, #20]
 800aaf8:	085b      	lsrs	r3, r3, #1
 800aafa:	b289      	uxth	r1, r1
 800aafc:	330c      	adds	r3, #12
 800aafe:	005b      	lsls	r3, r3, #1
 800ab00:	4413      	add	r3, r2
 800ab02:	460a      	mov	r2, r1
 800ab04:	805a      	strh	r2, [r3, #2]
							for(uint32_t radio = 0; radio < 28; radio +=2)
 800ab06:	697b      	ldr	r3, [r7, #20]
 800ab08:	3302      	adds	r3, #2
 800ab0a:	617b      	str	r3, [r7, #20]
 800ab0c:	697b      	ldr	r3, [r7, #20]
 800ab0e:	2b1b      	cmp	r3, #27
 800ab10:	d9dc      	bls.n	800aacc <IBUS_Channel_Update+0x118>
							to_return = TRUE;
 800ab12:	2301      	movs	r3, #1
 800ab14:	61fb      	str	r3, [r7, #28]
						}
						ibus->state = STATE_IBUS_LENGTH ;
 800ab16:	4b4b      	ldr	r3, [pc, #300]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	2200      	movs	r2, #0
 800ab1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
					}
					break;
 800ab20:	e003      	b.n	800ab2a <IBUS_Channel_Update+0x176>
					break;
 800ab22:	bf00      	nop
 800ab24:	e002      	b.n	800ab2c <IBUS_Channel_Update+0x178>
					break ;
 800ab26:	bf00      	nop
 800ab28:	e000      	b.n	800ab2c <IBUS_Channel_Update+0x178>
					break;
 800ab2a:	bf00      	nop
		for(uint8_t c = 0; c < SIZE_DMA_BUFFER / 2; c++){
 800ab2c:	7efb      	ldrb	r3, [r7, #27]
 800ab2e:	3301      	adds	r3, #1
 800ab30:	76fb      	strb	r3, [r7, #27]
 800ab32:	7efb      	ldrb	r3, [r7, #27]
 800ab34:	2b09      	cmp	r3, #9
 800ab36:	f67f af4a 	bls.w	800a9ce <IBUS_Channel_Update+0x1a>
 800ab3a:	e0bc      	b.n	800acb6 <IBUS_Channel_Update+0x302>
			}
		}
	}
	else
	{
		for(uint8_t c = 10; c < SIZE_DMA_BUFFER ; c++){
 800ab3c:	230a      	movs	r3, #10
 800ab3e:	74fb      	strb	r3, [r7, #19]
 800ab40:	e0b5      	b.n	800acae <IBUS_Channel_Update+0x2fa>
			switch(ibus->state){
 800ab42:	4b40      	ldr	r3, [pc, #256]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ab4a:	2b01      	cmp	r3, #1
 800ab4c:	d01b      	beq.n	800ab86 <IBUS_Channel_Update+0x1d2>
 800ab4e:	2b02      	cmp	r3, #2
 800ab50:	d041      	beq.n	800abd6 <IBUS_Channel_Update+0x222>
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	f040 80a8 	bne.w	800aca8 <IBUS_Channel_Update+0x2f4>
				case STATE_IBUS_LENGTH :
					//ON sait que si on reoit pas une lentgh de 0x20 (32) c pas bon
					if(ibus->dma_buffer[c] == 0x20){
 800ab58:	4b3a      	ldr	r3, [pc, #232]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800ab5a:	681a      	ldr	r2, [r3, #0]
 800ab5c:	7cfb      	ldrb	r3, [r7, #19]
 800ab5e:	4413      	add	r3, r2
 800ab60:	791b      	ldrb	r3, [r3, #4]
 800ab62:	2b20      	cmp	r3, #32
 800ab64:	f040 809b 	bne.w	800ac9e <IBUS_Channel_Update+0x2ea>
						ibus->state = STATE_IBUS_COMMAND ;
 800ab68:	4b36      	ldr	r3, [pc, #216]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	2201      	movs	r2, #1
 800ab6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
						ibus->buffer[0] = ibus->dma_buffer[c] ;
 800ab72:	4b34      	ldr	r3, [pc, #208]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800ab74:	6819      	ldr	r1, [r3, #0]
 800ab76:	7cfa      	ldrb	r2, [r7, #19]
 800ab78:	4b32      	ldr	r3, [pc, #200]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	440a      	add	r2, r1
 800ab7e:	7912      	ldrb	r2, [r2, #4]
 800ab80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
					}
					break;
 800ab84:	e08b      	b.n	800ac9e <IBUS_Channel_Update+0x2ea>
				case STATE_IBUS_COMMAND :
					//Seul commande qu'on connait btw
					if(ibus->dma_buffer[c] == 0x40){
 800ab86:	4b2f      	ldr	r3, [pc, #188]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800ab88:	681a      	ldr	r2, [r3, #0]
 800ab8a:	7cfb      	ldrb	r3, [r7, #19]
 800ab8c:	4413      	add	r3, r2
 800ab8e:	791b      	ldrb	r3, [r3, #4]
 800ab90:	2b40      	cmp	r3, #64	; 0x40
 800ab92:	d113      	bne.n	800abbc <IBUS_Channel_Update+0x208>
						ibus->state = STATE_IBUS_CHANNELS ;
 800ab94:	4b2b      	ldr	r3, [pc, #172]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	2202      	movs	r2, #2
 800ab9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
						ibus->buffer[1] = ibus->dma_buffer[c] ;
 800ab9e:	4b29      	ldr	r3, [pc, #164]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800aba0:	6819      	ldr	r1, [r3, #0]
 800aba2:	7cfa      	ldrb	r2, [r7, #19]
 800aba4:	4b27      	ldr	r3, [pc, #156]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	440a      	add	r2, r1
 800abaa:	7912      	ldrb	r2, [r2, #4]
 800abac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
						ibus->compteur = 2 ;
 800abb0:	4b24      	ldr	r3, [pc, #144]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	2202      	movs	r2, #2
 800abb6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
					}
					//ON check que du coup c pas la commande de dpart au cas ou et sinon retour au dbut
					else if(ibus->dma_buffer[c] != 0x20)
						ibus->state = STATE_IBUS_LENGTH ;
					break ;
 800abba:	e072      	b.n	800aca2 <IBUS_Channel_Update+0x2ee>
					else if(ibus->dma_buffer[c] != 0x20)
 800abbc:	4b21      	ldr	r3, [pc, #132]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800abbe:	681a      	ldr	r2, [r3, #0]
 800abc0:	7cfb      	ldrb	r3, [r7, #19]
 800abc2:	4413      	add	r3, r2
 800abc4:	791b      	ldrb	r3, [r3, #4]
 800abc6:	2b20      	cmp	r3, #32
 800abc8:	d06b      	beq.n	800aca2 <IBUS_Channel_Update+0x2ee>
						ibus->state = STATE_IBUS_LENGTH ;
 800abca:	4b1e      	ldr	r3, [pc, #120]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	2200      	movs	r2, #0
 800abd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
					break ;
 800abd4:	e065      	b.n	800aca2 <IBUS_Channel_Update+0x2ee>

				case STATE_IBUS_CHANNELS :
					ibus->buffer[ibus->compteur++] = ibus->dma_buffer[c] ;
 800abd6:	4b1b      	ldr	r3, [pc, #108]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800abd8:	681c      	ldr	r4, [r3, #0]
 800abda:	7cf8      	ldrb	r0, [r7, #19]
 800abdc:	4b19      	ldr	r3, [pc, #100]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800abde:	6819      	ldr	r1, [r3, #0]
 800abe0:	4b18      	ldr	r3, [pc, #96]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	f8b3 205e 	ldrh.w	r2, [r3, #94]	; 0x5e
 800abe8:	1c55      	adds	r5, r2, #1
 800abea:	b2ad      	uxth	r5, r5
 800abec:	f8a3 505e 	strh.w	r5, [r3, #94]	; 0x5e
 800abf0:	4615      	mov	r5, r2
 800abf2:	1823      	adds	r3, r4, r0
 800abf4:	791a      	ldrb	r2, [r3, #4]
 800abf6:	194b      	adds	r3, r1, r5
 800abf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
					if(ibus->compteur == 32){
 800abfc:	4b11      	ldr	r3, [pc, #68]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ac04:	2b20      	cmp	r3, #32
 800ac06:	d14e      	bne.n	800aca6 <IBUS_Channel_Update+0x2f2>
						uint32_t cs = (uint32_t)(ibus->buffer[30] | (ibus->buffer[31] << 8)) ;
 800ac08:	4b0e      	ldr	r3, [pc, #56]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 800ac10:	461a      	mov	r2, r3
 800ac12:	4b0c      	ldr	r3, [pc, #48]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800ac1a:	021b      	lsls	r3, r3, #8
 800ac1c:	4313      	orrs	r3, r2
 800ac1e:	60bb      	str	r3, [r7, #8]
						if(0xFFFF - check_sum_f(ibus->buffer)== cs)
 800ac20:	4b08      	ldr	r3, [pc, #32]	; (800ac44 <IBUS_Channel_Update+0x290>)
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	333d      	adds	r3, #61	; 0x3d
 800ac26:	4618      	mov	r0, r3
 800ac28:	f7ff fe4c 	bl	800a8c4 <check_sum_f>
 800ac2c:	4603      	mov	r3, r0
 800ac2e:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 800ac32:	33ff      	adds	r3, #255	; 0xff
 800ac34:	68ba      	ldr	r2, [r7, #8]
 800ac36:	429a      	cmp	r2, r3
 800ac38:	d12b      	bne.n	800ac92 <IBUS_Channel_Update+0x2de>
						{
							for(uint32_t radio = 0; radio < 28; radio +=2)
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	60fb      	str	r3, [r7, #12]
 800ac3e:	e023      	b.n	800ac88 <IBUS_Channel_Update+0x2d4>
 800ac40:	20001548 	.word	0x20001548
 800ac44:	2000154c 	.word	0x2000154c
								ibus->channels[radio / 2] = (int32_t)(ibus->buffer[radio+2] | (ibus->buffer[radio + 3] << 8));
 800ac48:	4b1d      	ldr	r3, [pc, #116]	; (800acc0 <IBUS_Channel_Update+0x30c>)
 800ac4a:	681a      	ldr	r2, [r3, #0]
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	3302      	adds	r3, #2
 800ac50:	4413      	add	r3, r2
 800ac52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ac56:	b21a      	sxth	r2, r3
 800ac58:	4b19      	ldr	r3, [pc, #100]	; (800acc0 <IBUS_Channel_Update+0x30c>)
 800ac5a:	6819      	ldr	r1, [r3, #0]
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	3303      	adds	r3, #3
 800ac60:	440b      	add	r3, r1
 800ac62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ac66:	021b      	lsls	r3, r3, #8
 800ac68:	b21b      	sxth	r3, r3
 800ac6a:	4313      	orrs	r3, r2
 800ac6c:	b219      	sxth	r1, r3
 800ac6e:	4b14      	ldr	r3, [pc, #80]	; (800acc0 <IBUS_Channel_Update+0x30c>)
 800ac70:	681a      	ldr	r2, [r3, #0]
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	085b      	lsrs	r3, r3, #1
 800ac76:	b289      	uxth	r1, r1
 800ac78:	330c      	adds	r3, #12
 800ac7a:	005b      	lsls	r3, r3, #1
 800ac7c:	4413      	add	r3, r2
 800ac7e:	460a      	mov	r2, r1
 800ac80:	805a      	strh	r2, [r3, #2]
							for(uint32_t radio = 0; radio < 28; radio +=2)
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	3302      	adds	r3, #2
 800ac86:	60fb      	str	r3, [r7, #12]
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	2b1b      	cmp	r3, #27
 800ac8c:	d9dc      	bls.n	800ac48 <IBUS_Channel_Update+0x294>
							to_return = TRUE;
 800ac8e:	2301      	movs	r3, #1
 800ac90:	61fb      	str	r3, [r7, #28]
						}
						ibus->state = STATE_IBUS_LENGTH ;
 800ac92:	4b0b      	ldr	r3, [pc, #44]	; (800acc0 <IBUS_Channel_Update+0x30c>)
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	2200      	movs	r2, #0
 800ac98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
					}
					break;
 800ac9c:	e003      	b.n	800aca6 <IBUS_Channel_Update+0x2f2>
					break;
 800ac9e:	bf00      	nop
 800aca0:	e002      	b.n	800aca8 <IBUS_Channel_Update+0x2f4>
					break ;
 800aca2:	bf00      	nop
 800aca4:	e000      	b.n	800aca8 <IBUS_Channel_Update+0x2f4>
					break;
 800aca6:	bf00      	nop
		for(uint8_t c = 10; c < SIZE_DMA_BUFFER ; c++){
 800aca8:	7cfb      	ldrb	r3, [r7, #19]
 800acaa:	3301      	adds	r3, #1
 800acac:	74fb      	strb	r3, [r7, #19]
 800acae:	7cfb      	ldrb	r3, [r7, #19]
 800acb0:	2b13      	cmp	r3, #19
 800acb2:	f67f af46 	bls.w	800ab42 <IBUS_Channel_Update+0x18e>
		}
	}



	return to_return ;
 800acb6:	69fb      	ldr	r3, [r7, #28]
}
 800acb8:	4618      	mov	r0, r3
 800acba:	3720      	adds	r7, #32
 800acbc:	46bd      	mov	sp, r7
 800acbe:	bdb0      	pop	{r4, r5, r7, pc}
 800acc0:	2000154c 	.word	0x2000154c

0800acc4 <MOTORS_Init>:
 */

#include "../Inc/Motors.h"


void MOTORS_Init(motors_t * motors, TIM_HandleTypeDef * htim, uint16_t * duty, bool_e start){
 800acc4:	b580      	push	{r7, lr}
 800acc6:	b084      	sub	sp, #16
 800acc8:	af00      	add	r7, sp, #0
 800acca:	60f8      	str	r0, [r7, #12]
 800accc:	60b9      	str	r1, [r7, #8]
 800acce:	607a      	str	r2, [r7, #4]
 800acd0:	603b      	str	r3, [r7, #0]
	motors->htim = htim ;
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	68ba      	ldr	r2, [r7, #8]
 800acd6:	601a      	str	r2, [r3, #0]
	motors->duty = duty;
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	687a      	ldr	r2, [r7, #4]
 800acdc:	609a      	str	r2, [r3, #8]
	if(start){
 800acde:	683b      	ldr	r3, [r7, #0]
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d022      	beq.n	800ad2a <MOTORS_Init+0x66>
		motors->state = MOTORS_STATE_RUNNING ;
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	2201      	movs	r2, #1
 800ace8:	711a      	strb	r2, [r3, #4]
		motors->hal_state = HAL_TIM_PWM_Start(htim, TIM_CHANNEL_1);
 800acea:	2100      	movs	r1, #0
 800acec:	68b8      	ldr	r0, [r7, #8]
 800acee:	f7fd fd21 	bl	8008734 <HAL_TIM_PWM_Start>
 800acf2:	4603      	mov	r3, r0
 800acf4:	461a      	mov	r2, r3
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	731a      	strb	r2, [r3, #12]
		motors->hal_state = HAL_TIM_PWM_Start(htim, TIM_CHANNEL_2);
 800acfa:	2104      	movs	r1, #4
 800acfc:	68b8      	ldr	r0, [r7, #8]
 800acfe:	f7fd fd19 	bl	8008734 <HAL_TIM_PWM_Start>
 800ad02:	4603      	mov	r3, r0
 800ad04:	461a      	mov	r2, r3
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	731a      	strb	r2, [r3, #12]
		motors->hal_state = HAL_TIM_PWM_Start(htim, TIM_CHANNEL_3);
 800ad0a:	2108      	movs	r1, #8
 800ad0c:	68b8      	ldr	r0, [r7, #8]
 800ad0e:	f7fd fd11 	bl	8008734 <HAL_TIM_PWM_Start>
 800ad12:	4603      	mov	r3, r0
 800ad14:	461a      	mov	r2, r3
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	731a      	strb	r2, [r3, #12]
		motors->hal_state = HAL_TIM_PWM_Start(htim, TIM_CHANNEL_4);
 800ad1a:	210c      	movs	r1, #12
 800ad1c:	68b8      	ldr	r0, [r7, #8]
 800ad1e:	f7fd fd09 	bl	8008734 <HAL_TIM_PWM_Start>
 800ad22:	4603      	mov	r3, r0
 800ad24:	461a      	mov	r2, r3
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	731a      	strb	r2, [r3, #12]
	}
}
 800ad2a:	bf00      	nop
 800ad2c:	3710      	adds	r7, #16
 800ad2e:	46bd      	mov	sp, r7
 800ad30:	bd80      	pop	{r7, pc}

0800ad32 <MOTORS_Change_output>:
	motors->hal_state = HAL_TIM_PWM_Stop(motors->htim, TIM_CHANNEL_2);
	motors->hal_state = HAL_TIM_PWM_Stop(motors->htim, TIM_CHANNEL_3);
	motors->hal_state = HAL_TIM_PWM_Stop(motors->htim, TIM_CHANNEL_4);
}

void MOTORS_Change_output(motors_t * motors){
 800ad32:	b480      	push	{r7}
 800ad34:	b083      	sub	sp, #12
 800ad36:	af00      	add	r7, sp, #0
 800ad38:	6078      	str	r0, [r7, #4]

	motors->duty[0] = MIN(1000, motors->duty[0]);
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	689b      	ldr	r3, [r3, #8]
 800ad3e:	881a      	ldrh	r2, [r3, #0]
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	689b      	ldr	r3, [r3, #8]
 800ad44:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
 800ad48:	bf28      	it	cs
 800ad4a:	f44f 727a 	movcs.w	r2, #1000	; 0x3e8
 800ad4e:	b292      	uxth	r2, r2
 800ad50:	801a      	strh	r2, [r3, #0]
	motors->duty[1] = MIN(1000, motors->duty[1]);
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	689b      	ldr	r3, [r3, #8]
 800ad56:	3302      	adds	r3, #2
 800ad58:	881a      	ldrh	r2, [r3, #0]
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	689b      	ldr	r3, [r3, #8]
 800ad5e:	3302      	adds	r3, #2
 800ad60:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
 800ad64:	bf28      	it	cs
 800ad66:	f44f 727a 	movcs.w	r2, #1000	; 0x3e8
 800ad6a:	b292      	uxth	r2, r2
 800ad6c:	801a      	strh	r2, [r3, #0]
	motors->duty[2] = MIN(1000, motors->duty[2]);
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	689b      	ldr	r3, [r3, #8]
 800ad72:	3304      	adds	r3, #4
 800ad74:	881a      	ldrh	r2, [r3, #0]
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	689b      	ldr	r3, [r3, #8]
 800ad7a:	3304      	adds	r3, #4
 800ad7c:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
 800ad80:	bf28      	it	cs
 800ad82:	f44f 727a 	movcs.w	r2, #1000	; 0x3e8
 800ad86:	b292      	uxth	r2, r2
 800ad88:	801a      	strh	r2, [r3, #0]
	motors->duty[3] = MIN(1000, motors->duty[3]);
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	689b      	ldr	r3, [r3, #8]
 800ad8e:	3306      	adds	r3, #6
 800ad90:	881a      	ldrh	r2, [r3, #0]
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	689b      	ldr	r3, [r3, #8]
 800ad96:	3306      	adds	r3, #6
 800ad98:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
 800ad9c:	bf28      	it	cs
 800ad9e:	f44f 727a 	movcs.w	r2, #1000	; 0x3e8
 800ada2:	b292      	uxth	r2, r2
 800ada4:	801a      	strh	r2, [r3, #0]


	motors->htim->Instance->CCR1 = motors->duty[0]+999;
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	689b      	ldr	r3, [r3, #8]
 800adaa:	881b      	ldrh	r3, [r3, #0]
 800adac:	f203 32e7 	addw	r2, r3, #999	; 0x3e7
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	635a      	str	r2, [r3, #52]	; 0x34
	motors->htim->Instance->CCR2 = motors->duty[1]+999;
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	689b      	ldr	r3, [r3, #8]
 800adbc:	3302      	adds	r3, #2
 800adbe:	881b      	ldrh	r3, [r3, #0]
 800adc0:	f203 32e7 	addw	r2, r3, #999	; 0x3e7
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	639a      	str	r2, [r3, #56]	; 0x38
	motors->htim->Instance->CCR3 = motors->duty[2]+999;
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	689b      	ldr	r3, [r3, #8]
 800add0:	3304      	adds	r3, #4
 800add2:	881b      	ldrh	r3, [r3, #0]
 800add4:	f203 32e7 	addw	r2, r3, #999	; 0x3e7
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	63da      	str	r2, [r3, #60]	; 0x3c
	motors->htim->Instance->CCR4 = motors->duty[3]+999;
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	689b      	ldr	r3, [r3, #8]
 800ade4:	3306      	adds	r3, #6
 800ade6:	881b      	ldrh	r3, [r3, #0]
 800ade8:	f203 32e7 	addw	r2, r3, #999	; 0x3e7
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	641a      	str	r2, [r3, #64]	; 0x40
}
 800adf4:	bf00      	nop
 800adf6:	370c      	adds	r7, #12
 800adf8:	46bd      	mov	sp, r7
 800adfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adfe:	4770      	bx	lr

0800ae00 <PID_compute>:
 */

#include "../Inc/Pid.h"

//renvoit la sortie du pid
float PID_compute(PID_t * pid, float consigne, float measurement){
 800ae00:	b580      	push	{r7, lr}
 800ae02:	b084      	sub	sp, #16
 800ae04:	af00      	add	r7, sp, #0
 800ae06:	60f8      	str	r0, [r7, #12]
 800ae08:	ed87 0a02 	vstr	s0, [r7, #8]
 800ae0c:	edc7 0a01 	vstr	s1, [r7, #4]
	//Calcul de l'erreur
	pid->error = measurement - consigne ;
 800ae10:	ed97 7a01 	vldr	s14, [r7, #4]
 800ae14:	edd7 7a02 	vldr	s15, [r7, #8]
 800ae18:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

	//Calcul des P I D
	pid->P = pid->settings[PID_KP] * pid->error ;
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	ed93 7a04 	vldr	s14, [r3, #16]
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800ae2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	edc3 7a01 	vstr	s15, [r3, #4]
	pid->I += pid->settings[PID_KI] * pid->error / pid->settings[PID_FREQUENCY];
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	ed93 7a02 	vldr	s14, [r3, #8]
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	edd3 6a05 	vldr	s13, [r3, #20]
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800ae4a:	ee26 6aa7 	vmul.f32	s12, s13, s15
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	edd3 6a07 	vldr	s13, [r3, #28]
 800ae54:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800ae58:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	edc3 7a02 	vstr	s15, [r3, #8]
	pid->D = pid->settings[PID_KD] * (measurement - pid->previous_measurement) * pid->settings[PID_FREQUENCY] ;
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	ed93 7a06 	vldr	s14, [r3, #24]
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800ae6e:	edd7 6a01 	vldr	s13, [r7, #4]
 800ae72:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800ae76:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	edd3 7a07 	vldr	s15, [r3, #28]
 800ae80:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	edc3 7a03 	vstr	s15, [r3, #12]

	//Filtrage
	pid->D = FILTER_process(&pid->d_filter, pid->D);
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	edd3 7a03 	vldr	s15, [r3, #12]
 800ae96:	eeb0 0a67 	vmov.f32	s0, s15
 800ae9a:	4610      	mov	r0, r2
 800ae9c:	f7ff fcab 	bl	800a7f6 <FILTER_process>
 800aea0:	eef0 7a40 	vmov.f32	s15, s0
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	edc3 7a03 	vstr	s15, [r3, #12]

	//On somme le tout
	pid->output = pid->P + pid->I + pid->D ;
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	ed93 7a01 	vldr	s14, [r3, #4]
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	edd3 7a02 	vldr	s15, [r3, #8]
 800aeb6:	ee37 7a27 	vadd.f32	s14, s14, s15
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	edd3 7a03 	vldr	s15, [r3, #12]
 800aec0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	edc3 7a00 	vstr	s15, [r3]

	//Check mid and max
	pid->output = MIN(pid->settings[PID_MAX_OUTPUT], pid->output);
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	ed93 7a08 	vldr	s14, [r3, #32]
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	edd3 7a00 	vldr	s15, [r3]
 800aed6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800aeda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aede:	dd02      	ble.n	800aee6 <PID_compute+0xe6>
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	e001      	b.n	800aeea <PID_compute+0xea>
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	6a1b      	ldr	r3, [r3, #32]
 800aeea:	68fa      	ldr	r2, [r7, #12]
 800aeec:	6013      	str	r3, [r2, #0]
	pid->output = MAX(-pid->settings[PID_MAX_OUTPUT], pid->output);
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	edd3 7a08 	vldr	s15, [r3, #32]
 800aef4:	eeb1 7a67 	vneg.f32	s14, s15
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	edd3 7a00 	vldr	s15, [r3]
 800aefe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800af02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af06:	dd05      	ble.n	800af14 <PID_compute+0x114>
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	edd3 7a08 	vldr	s15, [r3, #32]
 800af0e:	eef1 7a67 	vneg.f32	s15, s15
 800af12:	e002      	b.n	800af1a <PID_compute+0x11a>
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	edd3 7a00 	vldr	s15, [r3]
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	edc3 7a00 	vstr	s15, [r3]

	//Mise  jour des valeurs antrieures
	pid->previous_measurement = measurement ;
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	687a      	ldr	r2, [r7, #4]
 800af24:	629a      	str	r2, [r3, #40]	; 0x28
	return pid->output ;
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	ee07 3a90 	vmov	s15, r3
}
 800af2e:	eeb0 0a67 	vmov.f32	s0, s15
 800af32:	3710      	adds	r7, #16
 800af34:	46bd      	mov	sp, r7
 800af36:	bd80      	pop	{r7, pc}

0800af38 <PID_init>:



//Init des valeurs sur le pid donn
void PID_init(PID_t * pid, float settings[PID_NB_SETTINGS], Filter_order_e d_filter_order, float settings_filter[3]){
 800af38:	b580      	push	{r7, lr}
 800af3a:	b086      	sub	sp, #24
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	60f8      	str	r0, [r7, #12]
 800af40:	60b9      	str	r1, [r7, #8]
 800af42:	603b      	str	r3, [r7, #0]
 800af44:	4613      	mov	r3, r2
 800af46:	71fb      	strb	r3, [r7, #7]
	//Set settings
	for(uint8_t s = 0 ; s < PID_NB_SETTINGS; s++)
 800af48:	2300      	movs	r3, #0
 800af4a:	75fb      	strb	r3, [r7, #23]
 800af4c:	e00d      	b.n	800af6a <PID_init+0x32>
		pid->settings[s] = settings[s] ;
 800af4e:	7dfb      	ldrb	r3, [r7, #23]
 800af50:	009b      	lsls	r3, r3, #2
 800af52:	68ba      	ldr	r2, [r7, #8]
 800af54:	441a      	add	r2, r3
 800af56:	7dfb      	ldrb	r3, [r7, #23]
 800af58:	6812      	ldr	r2, [r2, #0]
 800af5a:	68f9      	ldr	r1, [r7, #12]
 800af5c:	3304      	adds	r3, #4
 800af5e:	009b      	lsls	r3, r3, #2
 800af60:	440b      	add	r3, r1
 800af62:	601a      	str	r2, [r3, #0]
	for(uint8_t s = 0 ; s < PID_NB_SETTINGS; s++)
 800af64:	7dfb      	ldrb	r3, [r7, #23]
 800af66:	3301      	adds	r3, #1
 800af68:	75fb      	strb	r3, [r7, #23]
 800af6a:	7dfb      	ldrb	r3, [r7, #23]
 800af6c:	2b04      	cmp	r3, #4
 800af6e:	d9ee      	bls.n	800af4e <PID_init+0x16>

	//Init values
	pid->P = 0 ;
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	f04f 0200 	mov.w	r2, #0
 800af76:	605a      	str	r2, [r3, #4]
	pid->I = 0 ;
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	f04f 0200 	mov.w	r2, #0
 800af7e:	609a      	str	r2, [r3, #8]
	pid->D = 0 ;
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	f04f 0200 	mov.w	r2, #0
 800af86:	60da      	str	r2, [r3, #12]

	//Init du filtre
	FILTER_init(&pid->d_filter, settings_filter, d_filter_order);
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	332c      	adds	r3, #44	; 0x2c
 800af8c:	79fa      	ldrb	r2, [r7, #7]
 800af8e:	6839      	ldr	r1, [r7, #0]
 800af90:	4618      	mov	r0, r3
 800af92:	f7ff fc0d 	bl	800a7b0 <FILTER_init>
}
 800af96:	bf00      	nop
 800af98:	3718      	adds	r7, #24
 800af9a:	46bd      	mov	sp, r7
 800af9c:	bd80      	pop	{r7, pc}
	...

0800afa0 <__errno>:
 800afa0:	4b01      	ldr	r3, [pc, #4]	; (800afa8 <__errno+0x8>)
 800afa2:	6818      	ldr	r0, [r3, #0]
 800afa4:	4770      	bx	lr
 800afa6:	bf00      	nop
 800afa8:	2000125c 	.word	0x2000125c

0800afac <__libc_init_array>:
 800afac:	b570      	push	{r4, r5, r6, lr}
 800afae:	4e0d      	ldr	r6, [pc, #52]	; (800afe4 <__libc_init_array+0x38>)
 800afb0:	4c0d      	ldr	r4, [pc, #52]	; (800afe8 <__libc_init_array+0x3c>)
 800afb2:	1ba4      	subs	r4, r4, r6
 800afb4:	10a4      	asrs	r4, r4, #2
 800afb6:	2500      	movs	r5, #0
 800afb8:	42a5      	cmp	r5, r4
 800afba:	d109      	bne.n	800afd0 <__libc_init_array+0x24>
 800afbc:	4e0b      	ldr	r6, [pc, #44]	; (800afec <__libc_init_array+0x40>)
 800afbe:	4c0c      	ldr	r4, [pc, #48]	; (800aff0 <__libc_init_array+0x44>)
 800afc0:	f002 fe1a 	bl	800dbf8 <_init>
 800afc4:	1ba4      	subs	r4, r4, r6
 800afc6:	10a4      	asrs	r4, r4, #2
 800afc8:	2500      	movs	r5, #0
 800afca:	42a5      	cmp	r5, r4
 800afcc:	d105      	bne.n	800afda <__libc_init_array+0x2e>
 800afce:	bd70      	pop	{r4, r5, r6, pc}
 800afd0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800afd4:	4798      	blx	r3
 800afd6:	3501      	adds	r5, #1
 800afd8:	e7ee      	b.n	800afb8 <__libc_init_array+0xc>
 800afda:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800afde:	4798      	blx	r3
 800afe0:	3501      	adds	r5, #1
 800afe2:	e7f2      	b.n	800afca <__libc_init_array+0x1e>
 800afe4:	0800df1c 	.word	0x0800df1c
 800afe8:	0800df1c 	.word	0x0800df1c
 800afec:	0800df1c 	.word	0x0800df1c
 800aff0:	0800df20 	.word	0x0800df20

0800aff4 <memmove>:
 800aff4:	4288      	cmp	r0, r1
 800aff6:	b510      	push	{r4, lr}
 800aff8:	eb01 0302 	add.w	r3, r1, r2
 800affc:	d807      	bhi.n	800b00e <memmove+0x1a>
 800affe:	1e42      	subs	r2, r0, #1
 800b000:	4299      	cmp	r1, r3
 800b002:	d00a      	beq.n	800b01a <memmove+0x26>
 800b004:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b008:	f802 4f01 	strb.w	r4, [r2, #1]!
 800b00c:	e7f8      	b.n	800b000 <memmove+0xc>
 800b00e:	4283      	cmp	r3, r0
 800b010:	d9f5      	bls.n	800affe <memmove+0xa>
 800b012:	1881      	adds	r1, r0, r2
 800b014:	1ad2      	subs	r2, r2, r3
 800b016:	42d3      	cmn	r3, r2
 800b018:	d100      	bne.n	800b01c <memmove+0x28>
 800b01a:	bd10      	pop	{r4, pc}
 800b01c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b020:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800b024:	e7f7      	b.n	800b016 <memmove+0x22>

0800b026 <memset>:
 800b026:	4402      	add	r2, r0
 800b028:	4603      	mov	r3, r0
 800b02a:	4293      	cmp	r3, r2
 800b02c:	d100      	bne.n	800b030 <memset+0xa>
 800b02e:	4770      	bx	lr
 800b030:	f803 1b01 	strb.w	r1, [r3], #1
 800b034:	e7f9      	b.n	800b02a <memset+0x4>

0800b036 <__cvt>:
 800b036:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b03a:	ec55 4b10 	vmov	r4, r5, d0
 800b03e:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800b040:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b044:	2d00      	cmp	r5, #0
 800b046:	460e      	mov	r6, r1
 800b048:	4691      	mov	r9, r2
 800b04a:	4619      	mov	r1, r3
 800b04c:	bfb8      	it	lt
 800b04e:	4622      	movlt	r2, r4
 800b050:	462b      	mov	r3, r5
 800b052:	f027 0720 	bic.w	r7, r7, #32
 800b056:	bfbb      	ittet	lt
 800b058:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b05c:	461d      	movlt	r5, r3
 800b05e:	2300      	movge	r3, #0
 800b060:	232d      	movlt	r3, #45	; 0x2d
 800b062:	bfb8      	it	lt
 800b064:	4614      	movlt	r4, r2
 800b066:	2f46      	cmp	r7, #70	; 0x46
 800b068:	700b      	strb	r3, [r1, #0]
 800b06a:	d004      	beq.n	800b076 <__cvt+0x40>
 800b06c:	2f45      	cmp	r7, #69	; 0x45
 800b06e:	d100      	bne.n	800b072 <__cvt+0x3c>
 800b070:	3601      	adds	r6, #1
 800b072:	2102      	movs	r1, #2
 800b074:	e000      	b.n	800b078 <__cvt+0x42>
 800b076:	2103      	movs	r1, #3
 800b078:	ab03      	add	r3, sp, #12
 800b07a:	9301      	str	r3, [sp, #4]
 800b07c:	ab02      	add	r3, sp, #8
 800b07e:	9300      	str	r3, [sp, #0]
 800b080:	4632      	mov	r2, r6
 800b082:	4653      	mov	r3, sl
 800b084:	ec45 4b10 	vmov	d0, r4, r5
 800b088:	f000 feaa 	bl	800bde0 <_dtoa_r>
 800b08c:	2f47      	cmp	r7, #71	; 0x47
 800b08e:	4680      	mov	r8, r0
 800b090:	d102      	bne.n	800b098 <__cvt+0x62>
 800b092:	f019 0f01 	tst.w	r9, #1
 800b096:	d026      	beq.n	800b0e6 <__cvt+0xb0>
 800b098:	2f46      	cmp	r7, #70	; 0x46
 800b09a:	eb08 0906 	add.w	r9, r8, r6
 800b09e:	d111      	bne.n	800b0c4 <__cvt+0x8e>
 800b0a0:	f898 3000 	ldrb.w	r3, [r8]
 800b0a4:	2b30      	cmp	r3, #48	; 0x30
 800b0a6:	d10a      	bne.n	800b0be <__cvt+0x88>
 800b0a8:	2200      	movs	r2, #0
 800b0aa:	2300      	movs	r3, #0
 800b0ac:	4620      	mov	r0, r4
 800b0ae:	4629      	mov	r1, r5
 800b0b0:	f7f5 fd0a 	bl	8000ac8 <__aeabi_dcmpeq>
 800b0b4:	b918      	cbnz	r0, 800b0be <__cvt+0x88>
 800b0b6:	f1c6 0601 	rsb	r6, r6, #1
 800b0ba:	f8ca 6000 	str.w	r6, [sl]
 800b0be:	f8da 3000 	ldr.w	r3, [sl]
 800b0c2:	4499      	add	r9, r3
 800b0c4:	2200      	movs	r2, #0
 800b0c6:	2300      	movs	r3, #0
 800b0c8:	4620      	mov	r0, r4
 800b0ca:	4629      	mov	r1, r5
 800b0cc:	f7f5 fcfc 	bl	8000ac8 <__aeabi_dcmpeq>
 800b0d0:	b938      	cbnz	r0, 800b0e2 <__cvt+0xac>
 800b0d2:	2230      	movs	r2, #48	; 0x30
 800b0d4:	9b03      	ldr	r3, [sp, #12]
 800b0d6:	454b      	cmp	r3, r9
 800b0d8:	d205      	bcs.n	800b0e6 <__cvt+0xb0>
 800b0da:	1c59      	adds	r1, r3, #1
 800b0dc:	9103      	str	r1, [sp, #12]
 800b0de:	701a      	strb	r2, [r3, #0]
 800b0e0:	e7f8      	b.n	800b0d4 <__cvt+0x9e>
 800b0e2:	f8cd 900c 	str.w	r9, [sp, #12]
 800b0e6:	9b03      	ldr	r3, [sp, #12]
 800b0e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b0ea:	eba3 0308 	sub.w	r3, r3, r8
 800b0ee:	4640      	mov	r0, r8
 800b0f0:	6013      	str	r3, [r2, #0]
 800b0f2:	b004      	add	sp, #16
 800b0f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800b0f8 <__exponent>:
 800b0f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b0fa:	2900      	cmp	r1, #0
 800b0fc:	4604      	mov	r4, r0
 800b0fe:	bfba      	itte	lt
 800b100:	4249      	neglt	r1, r1
 800b102:	232d      	movlt	r3, #45	; 0x2d
 800b104:	232b      	movge	r3, #43	; 0x2b
 800b106:	2909      	cmp	r1, #9
 800b108:	f804 2b02 	strb.w	r2, [r4], #2
 800b10c:	7043      	strb	r3, [r0, #1]
 800b10e:	dd20      	ble.n	800b152 <__exponent+0x5a>
 800b110:	f10d 0307 	add.w	r3, sp, #7
 800b114:	461f      	mov	r7, r3
 800b116:	260a      	movs	r6, #10
 800b118:	fb91 f5f6 	sdiv	r5, r1, r6
 800b11c:	fb06 1115 	mls	r1, r6, r5, r1
 800b120:	3130      	adds	r1, #48	; 0x30
 800b122:	2d09      	cmp	r5, #9
 800b124:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b128:	f103 32ff 	add.w	r2, r3, #4294967295
 800b12c:	4629      	mov	r1, r5
 800b12e:	dc09      	bgt.n	800b144 <__exponent+0x4c>
 800b130:	3130      	adds	r1, #48	; 0x30
 800b132:	3b02      	subs	r3, #2
 800b134:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b138:	42bb      	cmp	r3, r7
 800b13a:	4622      	mov	r2, r4
 800b13c:	d304      	bcc.n	800b148 <__exponent+0x50>
 800b13e:	1a10      	subs	r0, r2, r0
 800b140:	b003      	add	sp, #12
 800b142:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b144:	4613      	mov	r3, r2
 800b146:	e7e7      	b.n	800b118 <__exponent+0x20>
 800b148:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b14c:	f804 2b01 	strb.w	r2, [r4], #1
 800b150:	e7f2      	b.n	800b138 <__exponent+0x40>
 800b152:	2330      	movs	r3, #48	; 0x30
 800b154:	4419      	add	r1, r3
 800b156:	7083      	strb	r3, [r0, #2]
 800b158:	1d02      	adds	r2, r0, #4
 800b15a:	70c1      	strb	r1, [r0, #3]
 800b15c:	e7ef      	b.n	800b13e <__exponent+0x46>
	...

0800b160 <_printf_float>:
 800b160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b164:	b08d      	sub	sp, #52	; 0x34
 800b166:	460c      	mov	r4, r1
 800b168:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800b16c:	4616      	mov	r6, r2
 800b16e:	461f      	mov	r7, r3
 800b170:	4605      	mov	r5, r0
 800b172:	f001 fd67 	bl	800cc44 <_localeconv_r>
 800b176:	6803      	ldr	r3, [r0, #0]
 800b178:	9304      	str	r3, [sp, #16]
 800b17a:	4618      	mov	r0, r3
 800b17c:	f7f5 f828 	bl	80001d0 <strlen>
 800b180:	2300      	movs	r3, #0
 800b182:	930a      	str	r3, [sp, #40]	; 0x28
 800b184:	f8d8 3000 	ldr.w	r3, [r8]
 800b188:	9005      	str	r0, [sp, #20]
 800b18a:	3307      	adds	r3, #7
 800b18c:	f023 0307 	bic.w	r3, r3, #7
 800b190:	f103 0208 	add.w	r2, r3, #8
 800b194:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b198:	f8d4 b000 	ldr.w	fp, [r4]
 800b19c:	f8c8 2000 	str.w	r2, [r8]
 800b1a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1a4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b1a8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b1ac:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b1b0:	9307      	str	r3, [sp, #28]
 800b1b2:	f8cd 8018 	str.w	r8, [sp, #24]
 800b1b6:	f04f 32ff 	mov.w	r2, #4294967295
 800b1ba:	4ba7      	ldr	r3, [pc, #668]	; (800b458 <_printf_float+0x2f8>)
 800b1bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b1c0:	f7f5 fcb4 	bl	8000b2c <__aeabi_dcmpun>
 800b1c4:	bb70      	cbnz	r0, 800b224 <_printf_float+0xc4>
 800b1c6:	f04f 32ff 	mov.w	r2, #4294967295
 800b1ca:	4ba3      	ldr	r3, [pc, #652]	; (800b458 <_printf_float+0x2f8>)
 800b1cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b1d0:	f7f5 fc8e 	bl	8000af0 <__aeabi_dcmple>
 800b1d4:	bb30      	cbnz	r0, 800b224 <_printf_float+0xc4>
 800b1d6:	2200      	movs	r2, #0
 800b1d8:	2300      	movs	r3, #0
 800b1da:	4640      	mov	r0, r8
 800b1dc:	4649      	mov	r1, r9
 800b1de:	f7f5 fc7d 	bl	8000adc <__aeabi_dcmplt>
 800b1e2:	b110      	cbz	r0, 800b1ea <_printf_float+0x8a>
 800b1e4:	232d      	movs	r3, #45	; 0x2d
 800b1e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b1ea:	4a9c      	ldr	r2, [pc, #624]	; (800b45c <_printf_float+0x2fc>)
 800b1ec:	4b9c      	ldr	r3, [pc, #624]	; (800b460 <_printf_float+0x300>)
 800b1ee:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800b1f2:	bf8c      	ite	hi
 800b1f4:	4690      	movhi	r8, r2
 800b1f6:	4698      	movls	r8, r3
 800b1f8:	2303      	movs	r3, #3
 800b1fa:	f02b 0204 	bic.w	r2, fp, #4
 800b1fe:	6123      	str	r3, [r4, #16]
 800b200:	6022      	str	r2, [r4, #0]
 800b202:	f04f 0900 	mov.w	r9, #0
 800b206:	9700      	str	r7, [sp, #0]
 800b208:	4633      	mov	r3, r6
 800b20a:	aa0b      	add	r2, sp, #44	; 0x2c
 800b20c:	4621      	mov	r1, r4
 800b20e:	4628      	mov	r0, r5
 800b210:	f000 f9e6 	bl	800b5e0 <_printf_common>
 800b214:	3001      	adds	r0, #1
 800b216:	f040 808d 	bne.w	800b334 <_printf_float+0x1d4>
 800b21a:	f04f 30ff 	mov.w	r0, #4294967295
 800b21e:	b00d      	add	sp, #52	; 0x34
 800b220:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b224:	4642      	mov	r2, r8
 800b226:	464b      	mov	r3, r9
 800b228:	4640      	mov	r0, r8
 800b22a:	4649      	mov	r1, r9
 800b22c:	f7f5 fc7e 	bl	8000b2c <__aeabi_dcmpun>
 800b230:	b110      	cbz	r0, 800b238 <_printf_float+0xd8>
 800b232:	4a8c      	ldr	r2, [pc, #560]	; (800b464 <_printf_float+0x304>)
 800b234:	4b8c      	ldr	r3, [pc, #560]	; (800b468 <_printf_float+0x308>)
 800b236:	e7da      	b.n	800b1ee <_printf_float+0x8e>
 800b238:	6861      	ldr	r1, [r4, #4]
 800b23a:	1c4b      	adds	r3, r1, #1
 800b23c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800b240:	a80a      	add	r0, sp, #40	; 0x28
 800b242:	d13e      	bne.n	800b2c2 <_printf_float+0x162>
 800b244:	2306      	movs	r3, #6
 800b246:	6063      	str	r3, [r4, #4]
 800b248:	2300      	movs	r3, #0
 800b24a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800b24e:	ab09      	add	r3, sp, #36	; 0x24
 800b250:	9300      	str	r3, [sp, #0]
 800b252:	ec49 8b10 	vmov	d0, r8, r9
 800b256:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b25a:	6022      	str	r2, [r4, #0]
 800b25c:	f8cd a004 	str.w	sl, [sp, #4]
 800b260:	6861      	ldr	r1, [r4, #4]
 800b262:	4628      	mov	r0, r5
 800b264:	f7ff fee7 	bl	800b036 <__cvt>
 800b268:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800b26c:	2b47      	cmp	r3, #71	; 0x47
 800b26e:	4680      	mov	r8, r0
 800b270:	d109      	bne.n	800b286 <_printf_float+0x126>
 800b272:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b274:	1cd8      	adds	r0, r3, #3
 800b276:	db02      	blt.n	800b27e <_printf_float+0x11e>
 800b278:	6862      	ldr	r2, [r4, #4]
 800b27a:	4293      	cmp	r3, r2
 800b27c:	dd47      	ble.n	800b30e <_printf_float+0x1ae>
 800b27e:	f1aa 0a02 	sub.w	sl, sl, #2
 800b282:	fa5f fa8a 	uxtb.w	sl, sl
 800b286:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800b28a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b28c:	d824      	bhi.n	800b2d8 <_printf_float+0x178>
 800b28e:	3901      	subs	r1, #1
 800b290:	4652      	mov	r2, sl
 800b292:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b296:	9109      	str	r1, [sp, #36]	; 0x24
 800b298:	f7ff ff2e 	bl	800b0f8 <__exponent>
 800b29c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b29e:	1813      	adds	r3, r2, r0
 800b2a0:	2a01      	cmp	r2, #1
 800b2a2:	4681      	mov	r9, r0
 800b2a4:	6123      	str	r3, [r4, #16]
 800b2a6:	dc02      	bgt.n	800b2ae <_printf_float+0x14e>
 800b2a8:	6822      	ldr	r2, [r4, #0]
 800b2aa:	07d1      	lsls	r1, r2, #31
 800b2ac:	d501      	bpl.n	800b2b2 <_printf_float+0x152>
 800b2ae:	3301      	adds	r3, #1
 800b2b0:	6123      	str	r3, [r4, #16]
 800b2b2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d0a5      	beq.n	800b206 <_printf_float+0xa6>
 800b2ba:	232d      	movs	r3, #45	; 0x2d
 800b2bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b2c0:	e7a1      	b.n	800b206 <_printf_float+0xa6>
 800b2c2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800b2c6:	f000 8177 	beq.w	800b5b8 <_printf_float+0x458>
 800b2ca:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800b2ce:	d1bb      	bne.n	800b248 <_printf_float+0xe8>
 800b2d0:	2900      	cmp	r1, #0
 800b2d2:	d1b9      	bne.n	800b248 <_printf_float+0xe8>
 800b2d4:	2301      	movs	r3, #1
 800b2d6:	e7b6      	b.n	800b246 <_printf_float+0xe6>
 800b2d8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800b2dc:	d119      	bne.n	800b312 <_printf_float+0x1b2>
 800b2de:	2900      	cmp	r1, #0
 800b2e0:	6863      	ldr	r3, [r4, #4]
 800b2e2:	dd0c      	ble.n	800b2fe <_printf_float+0x19e>
 800b2e4:	6121      	str	r1, [r4, #16]
 800b2e6:	b913      	cbnz	r3, 800b2ee <_printf_float+0x18e>
 800b2e8:	6822      	ldr	r2, [r4, #0]
 800b2ea:	07d2      	lsls	r2, r2, #31
 800b2ec:	d502      	bpl.n	800b2f4 <_printf_float+0x194>
 800b2ee:	3301      	adds	r3, #1
 800b2f0:	440b      	add	r3, r1
 800b2f2:	6123      	str	r3, [r4, #16]
 800b2f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2f6:	65a3      	str	r3, [r4, #88]	; 0x58
 800b2f8:	f04f 0900 	mov.w	r9, #0
 800b2fc:	e7d9      	b.n	800b2b2 <_printf_float+0x152>
 800b2fe:	b913      	cbnz	r3, 800b306 <_printf_float+0x1a6>
 800b300:	6822      	ldr	r2, [r4, #0]
 800b302:	07d0      	lsls	r0, r2, #31
 800b304:	d501      	bpl.n	800b30a <_printf_float+0x1aa>
 800b306:	3302      	adds	r3, #2
 800b308:	e7f3      	b.n	800b2f2 <_printf_float+0x192>
 800b30a:	2301      	movs	r3, #1
 800b30c:	e7f1      	b.n	800b2f2 <_printf_float+0x192>
 800b30e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800b312:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b316:	4293      	cmp	r3, r2
 800b318:	db05      	blt.n	800b326 <_printf_float+0x1c6>
 800b31a:	6822      	ldr	r2, [r4, #0]
 800b31c:	6123      	str	r3, [r4, #16]
 800b31e:	07d1      	lsls	r1, r2, #31
 800b320:	d5e8      	bpl.n	800b2f4 <_printf_float+0x194>
 800b322:	3301      	adds	r3, #1
 800b324:	e7e5      	b.n	800b2f2 <_printf_float+0x192>
 800b326:	2b00      	cmp	r3, #0
 800b328:	bfd4      	ite	le
 800b32a:	f1c3 0302 	rsble	r3, r3, #2
 800b32e:	2301      	movgt	r3, #1
 800b330:	4413      	add	r3, r2
 800b332:	e7de      	b.n	800b2f2 <_printf_float+0x192>
 800b334:	6823      	ldr	r3, [r4, #0]
 800b336:	055a      	lsls	r2, r3, #21
 800b338:	d407      	bmi.n	800b34a <_printf_float+0x1ea>
 800b33a:	6923      	ldr	r3, [r4, #16]
 800b33c:	4642      	mov	r2, r8
 800b33e:	4631      	mov	r1, r6
 800b340:	4628      	mov	r0, r5
 800b342:	47b8      	blx	r7
 800b344:	3001      	adds	r0, #1
 800b346:	d12b      	bne.n	800b3a0 <_printf_float+0x240>
 800b348:	e767      	b.n	800b21a <_printf_float+0xba>
 800b34a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800b34e:	f240 80dc 	bls.w	800b50a <_printf_float+0x3aa>
 800b352:	2200      	movs	r2, #0
 800b354:	2300      	movs	r3, #0
 800b356:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b35a:	f7f5 fbb5 	bl	8000ac8 <__aeabi_dcmpeq>
 800b35e:	2800      	cmp	r0, #0
 800b360:	d033      	beq.n	800b3ca <_printf_float+0x26a>
 800b362:	2301      	movs	r3, #1
 800b364:	4a41      	ldr	r2, [pc, #260]	; (800b46c <_printf_float+0x30c>)
 800b366:	4631      	mov	r1, r6
 800b368:	4628      	mov	r0, r5
 800b36a:	47b8      	blx	r7
 800b36c:	3001      	adds	r0, #1
 800b36e:	f43f af54 	beq.w	800b21a <_printf_float+0xba>
 800b372:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b376:	429a      	cmp	r2, r3
 800b378:	db02      	blt.n	800b380 <_printf_float+0x220>
 800b37a:	6823      	ldr	r3, [r4, #0]
 800b37c:	07d8      	lsls	r0, r3, #31
 800b37e:	d50f      	bpl.n	800b3a0 <_printf_float+0x240>
 800b380:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b384:	4631      	mov	r1, r6
 800b386:	4628      	mov	r0, r5
 800b388:	47b8      	blx	r7
 800b38a:	3001      	adds	r0, #1
 800b38c:	f43f af45 	beq.w	800b21a <_printf_float+0xba>
 800b390:	f04f 0800 	mov.w	r8, #0
 800b394:	f104 091a 	add.w	r9, r4, #26
 800b398:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b39a:	3b01      	subs	r3, #1
 800b39c:	4543      	cmp	r3, r8
 800b39e:	dc09      	bgt.n	800b3b4 <_printf_float+0x254>
 800b3a0:	6823      	ldr	r3, [r4, #0]
 800b3a2:	079b      	lsls	r3, r3, #30
 800b3a4:	f100 8103 	bmi.w	800b5ae <_printf_float+0x44e>
 800b3a8:	68e0      	ldr	r0, [r4, #12]
 800b3aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b3ac:	4298      	cmp	r0, r3
 800b3ae:	bfb8      	it	lt
 800b3b0:	4618      	movlt	r0, r3
 800b3b2:	e734      	b.n	800b21e <_printf_float+0xbe>
 800b3b4:	2301      	movs	r3, #1
 800b3b6:	464a      	mov	r2, r9
 800b3b8:	4631      	mov	r1, r6
 800b3ba:	4628      	mov	r0, r5
 800b3bc:	47b8      	blx	r7
 800b3be:	3001      	adds	r0, #1
 800b3c0:	f43f af2b 	beq.w	800b21a <_printf_float+0xba>
 800b3c4:	f108 0801 	add.w	r8, r8, #1
 800b3c8:	e7e6      	b.n	800b398 <_printf_float+0x238>
 800b3ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	dc2b      	bgt.n	800b428 <_printf_float+0x2c8>
 800b3d0:	2301      	movs	r3, #1
 800b3d2:	4a26      	ldr	r2, [pc, #152]	; (800b46c <_printf_float+0x30c>)
 800b3d4:	4631      	mov	r1, r6
 800b3d6:	4628      	mov	r0, r5
 800b3d8:	47b8      	blx	r7
 800b3da:	3001      	adds	r0, #1
 800b3dc:	f43f af1d 	beq.w	800b21a <_printf_float+0xba>
 800b3e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3e2:	b923      	cbnz	r3, 800b3ee <_printf_float+0x28e>
 800b3e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b3e6:	b913      	cbnz	r3, 800b3ee <_printf_float+0x28e>
 800b3e8:	6823      	ldr	r3, [r4, #0]
 800b3ea:	07d9      	lsls	r1, r3, #31
 800b3ec:	d5d8      	bpl.n	800b3a0 <_printf_float+0x240>
 800b3ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b3f2:	4631      	mov	r1, r6
 800b3f4:	4628      	mov	r0, r5
 800b3f6:	47b8      	blx	r7
 800b3f8:	3001      	adds	r0, #1
 800b3fa:	f43f af0e 	beq.w	800b21a <_printf_float+0xba>
 800b3fe:	f04f 0900 	mov.w	r9, #0
 800b402:	f104 0a1a 	add.w	sl, r4, #26
 800b406:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b408:	425b      	negs	r3, r3
 800b40a:	454b      	cmp	r3, r9
 800b40c:	dc01      	bgt.n	800b412 <_printf_float+0x2b2>
 800b40e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b410:	e794      	b.n	800b33c <_printf_float+0x1dc>
 800b412:	2301      	movs	r3, #1
 800b414:	4652      	mov	r2, sl
 800b416:	4631      	mov	r1, r6
 800b418:	4628      	mov	r0, r5
 800b41a:	47b8      	blx	r7
 800b41c:	3001      	adds	r0, #1
 800b41e:	f43f aefc 	beq.w	800b21a <_printf_float+0xba>
 800b422:	f109 0901 	add.w	r9, r9, #1
 800b426:	e7ee      	b.n	800b406 <_printf_float+0x2a6>
 800b428:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b42a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b42c:	429a      	cmp	r2, r3
 800b42e:	bfa8      	it	ge
 800b430:	461a      	movge	r2, r3
 800b432:	2a00      	cmp	r2, #0
 800b434:	4691      	mov	r9, r2
 800b436:	dd07      	ble.n	800b448 <_printf_float+0x2e8>
 800b438:	4613      	mov	r3, r2
 800b43a:	4631      	mov	r1, r6
 800b43c:	4642      	mov	r2, r8
 800b43e:	4628      	mov	r0, r5
 800b440:	47b8      	blx	r7
 800b442:	3001      	adds	r0, #1
 800b444:	f43f aee9 	beq.w	800b21a <_printf_float+0xba>
 800b448:	f104 031a 	add.w	r3, r4, #26
 800b44c:	f04f 0b00 	mov.w	fp, #0
 800b450:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b454:	9306      	str	r3, [sp, #24]
 800b456:	e015      	b.n	800b484 <_printf_float+0x324>
 800b458:	7fefffff 	.word	0x7fefffff
 800b45c:	0800df0a 	.word	0x0800df0a
 800b460:	0800dc50 	.word	0x0800dc50
 800b464:	0800dc58 	.word	0x0800dc58
 800b468:	0800dc54 	.word	0x0800dc54
 800b46c:	0800dc5c 	.word	0x0800dc5c
 800b470:	2301      	movs	r3, #1
 800b472:	9a06      	ldr	r2, [sp, #24]
 800b474:	4631      	mov	r1, r6
 800b476:	4628      	mov	r0, r5
 800b478:	47b8      	blx	r7
 800b47a:	3001      	adds	r0, #1
 800b47c:	f43f aecd 	beq.w	800b21a <_printf_float+0xba>
 800b480:	f10b 0b01 	add.w	fp, fp, #1
 800b484:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800b488:	ebaa 0309 	sub.w	r3, sl, r9
 800b48c:	455b      	cmp	r3, fp
 800b48e:	dcef      	bgt.n	800b470 <_printf_float+0x310>
 800b490:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b494:	429a      	cmp	r2, r3
 800b496:	44d0      	add	r8, sl
 800b498:	db15      	blt.n	800b4c6 <_printf_float+0x366>
 800b49a:	6823      	ldr	r3, [r4, #0]
 800b49c:	07da      	lsls	r2, r3, #31
 800b49e:	d412      	bmi.n	800b4c6 <_printf_float+0x366>
 800b4a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b4a2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b4a4:	eba3 020a 	sub.w	r2, r3, sl
 800b4a8:	eba3 0a01 	sub.w	sl, r3, r1
 800b4ac:	4592      	cmp	sl, r2
 800b4ae:	bfa8      	it	ge
 800b4b0:	4692      	movge	sl, r2
 800b4b2:	f1ba 0f00 	cmp.w	sl, #0
 800b4b6:	dc0e      	bgt.n	800b4d6 <_printf_float+0x376>
 800b4b8:	f04f 0800 	mov.w	r8, #0
 800b4bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b4c0:	f104 091a 	add.w	r9, r4, #26
 800b4c4:	e019      	b.n	800b4fa <_printf_float+0x39a>
 800b4c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b4ca:	4631      	mov	r1, r6
 800b4cc:	4628      	mov	r0, r5
 800b4ce:	47b8      	blx	r7
 800b4d0:	3001      	adds	r0, #1
 800b4d2:	d1e5      	bne.n	800b4a0 <_printf_float+0x340>
 800b4d4:	e6a1      	b.n	800b21a <_printf_float+0xba>
 800b4d6:	4653      	mov	r3, sl
 800b4d8:	4642      	mov	r2, r8
 800b4da:	4631      	mov	r1, r6
 800b4dc:	4628      	mov	r0, r5
 800b4de:	47b8      	blx	r7
 800b4e0:	3001      	adds	r0, #1
 800b4e2:	d1e9      	bne.n	800b4b8 <_printf_float+0x358>
 800b4e4:	e699      	b.n	800b21a <_printf_float+0xba>
 800b4e6:	2301      	movs	r3, #1
 800b4e8:	464a      	mov	r2, r9
 800b4ea:	4631      	mov	r1, r6
 800b4ec:	4628      	mov	r0, r5
 800b4ee:	47b8      	blx	r7
 800b4f0:	3001      	adds	r0, #1
 800b4f2:	f43f ae92 	beq.w	800b21a <_printf_float+0xba>
 800b4f6:	f108 0801 	add.w	r8, r8, #1
 800b4fa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b4fe:	1a9b      	subs	r3, r3, r2
 800b500:	eba3 030a 	sub.w	r3, r3, sl
 800b504:	4543      	cmp	r3, r8
 800b506:	dcee      	bgt.n	800b4e6 <_printf_float+0x386>
 800b508:	e74a      	b.n	800b3a0 <_printf_float+0x240>
 800b50a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b50c:	2a01      	cmp	r2, #1
 800b50e:	dc01      	bgt.n	800b514 <_printf_float+0x3b4>
 800b510:	07db      	lsls	r3, r3, #31
 800b512:	d53a      	bpl.n	800b58a <_printf_float+0x42a>
 800b514:	2301      	movs	r3, #1
 800b516:	4642      	mov	r2, r8
 800b518:	4631      	mov	r1, r6
 800b51a:	4628      	mov	r0, r5
 800b51c:	47b8      	blx	r7
 800b51e:	3001      	adds	r0, #1
 800b520:	f43f ae7b 	beq.w	800b21a <_printf_float+0xba>
 800b524:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b528:	4631      	mov	r1, r6
 800b52a:	4628      	mov	r0, r5
 800b52c:	47b8      	blx	r7
 800b52e:	3001      	adds	r0, #1
 800b530:	f108 0801 	add.w	r8, r8, #1
 800b534:	f43f ae71 	beq.w	800b21a <_printf_float+0xba>
 800b538:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b53a:	2200      	movs	r2, #0
 800b53c:	f103 3aff 	add.w	sl, r3, #4294967295
 800b540:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b544:	2300      	movs	r3, #0
 800b546:	f7f5 fabf 	bl	8000ac8 <__aeabi_dcmpeq>
 800b54a:	b9c8      	cbnz	r0, 800b580 <_printf_float+0x420>
 800b54c:	4653      	mov	r3, sl
 800b54e:	4642      	mov	r2, r8
 800b550:	4631      	mov	r1, r6
 800b552:	4628      	mov	r0, r5
 800b554:	47b8      	blx	r7
 800b556:	3001      	adds	r0, #1
 800b558:	d10e      	bne.n	800b578 <_printf_float+0x418>
 800b55a:	e65e      	b.n	800b21a <_printf_float+0xba>
 800b55c:	2301      	movs	r3, #1
 800b55e:	4652      	mov	r2, sl
 800b560:	4631      	mov	r1, r6
 800b562:	4628      	mov	r0, r5
 800b564:	47b8      	blx	r7
 800b566:	3001      	adds	r0, #1
 800b568:	f43f ae57 	beq.w	800b21a <_printf_float+0xba>
 800b56c:	f108 0801 	add.w	r8, r8, #1
 800b570:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b572:	3b01      	subs	r3, #1
 800b574:	4543      	cmp	r3, r8
 800b576:	dcf1      	bgt.n	800b55c <_printf_float+0x3fc>
 800b578:	464b      	mov	r3, r9
 800b57a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b57e:	e6de      	b.n	800b33e <_printf_float+0x1de>
 800b580:	f04f 0800 	mov.w	r8, #0
 800b584:	f104 0a1a 	add.w	sl, r4, #26
 800b588:	e7f2      	b.n	800b570 <_printf_float+0x410>
 800b58a:	2301      	movs	r3, #1
 800b58c:	e7df      	b.n	800b54e <_printf_float+0x3ee>
 800b58e:	2301      	movs	r3, #1
 800b590:	464a      	mov	r2, r9
 800b592:	4631      	mov	r1, r6
 800b594:	4628      	mov	r0, r5
 800b596:	47b8      	blx	r7
 800b598:	3001      	adds	r0, #1
 800b59a:	f43f ae3e 	beq.w	800b21a <_printf_float+0xba>
 800b59e:	f108 0801 	add.w	r8, r8, #1
 800b5a2:	68e3      	ldr	r3, [r4, #12]
 800b5a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b5a6:	1a9b      	subs	r3, r3, r2
 800b5a8:	4543      	cmp	r3, r8
 800b5aa:	dcf0      	bgt.n	800b58e <_printf_float+0x42e>
 800b5ac:	e6fc      	b.n	800b3a8 <_printf_float+0x248>
 800b5ae:	f04f 0800 	mov.w	r8, #0
 800b5b2:	f104 0919 	add.w	r9, r4, #25
 800b5b6:	e7f4      	b.n	800b5a2 <_printf_float+0x442>
 800b5b8:	2900      	cmp	r1, #0
 800b5ba:	f43f ae8b 	beq.w	800b2d4 <_printf_float+0x174>
 800b5be:	2300      	movs	r3, #0
 800b5c0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800b5c4:	ab09      	add	r3, sp, #36	; 0x24
 800b5c6:	9300      	str	r3, [sp, #0]
 800b5c8:	ec49 8b10 	vmov	d0, r8, r9
 800b5cc:	6022      	str	r2, [r4, #0]
 800b5ce:	f8cd a004 	str.w	sl, [sp, #4]
 800b5d2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b5d6:	4628      	mov	r0, r5
 800b5d8:	f7ff fd2d 	bl	800b036 <__cvt>
 800b5dc:	4680      	mov	r8, r0
 800b5de:	e648      	b.n	800b272 <_printf_float+0x112>

0800b5e0 <_printf_common>:
 800b5e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b5e4:	4691      	mov	r9, r2
 800b5e6:	461f      	mov	r7, r3
 800b5e8:	688a      	ldr	r2, [r1, #8]
 800b5ea:	690b      	ldr	r3, [r1, #16]
 800b5ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b5f0:	4293      	cmp	r3, r2
 800b5f2:	bfb8      	it	lt
 800b5f4:	4613      	movlt	r3, r2
 800b5f6:	f8c9 3000 	str.w	r3, [r9]
 800b5fa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b5fe:	4606      	mov	r6, r0
 800b600:	460c      	mov	r4, r1
 800b602:	b112      	cbz	r2, 800b60a <_printf_common+0x2a>
 800b604:	3301      	adds	r3, #1
 800b606:	f8c9 3000 	str.w	r3, [r9]
 800b60a:	6823      	ldr	r3, [r4, #0]
 800b60c:	0699      	lsls	r1, r3, #26
 800b60e:	bf42      	ittt	mi
 800b610:	f8d9 3000 	ldrmi.w	r3, [r9]
 800b614:	3302      	addmi	r3, #2
 800b616:	f8c9 3000 	strmi.w	r3, [r9]
 800b61a:	6825      	ldr	r5, [r4, #0]
 800b61c:	f015 0506 	ands.w	r5, r5, #6
 800b620:	d107      	bne.n	800b632 <_printf_common+0x52>
 800b622:	f104 0a19 	add.w	sl, r4, #25
 800b626:	68e3      	ldr	r3, [r4, #12]
 800b628:	f8d9 2000 	ldr.w	r2, [r9]
 800b62c:	1a9b      	subs	r3, r3, r2
 800b62e:	42ab      	cmp	r3, r5
 800b630:	dc28      	bgt.n	800b684 <_printf_common+0xa4>
 800b632:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800b636:	6822      	ldr	r2, [r4, #0]
 800b638:	3300      	adds	r3, #0
 800b63a:	bf18      	it	ne
 800b63c:	2301      	movne	r3, #1
 800b63e:	0692      	lsls	r2, r2, #26
 800b640:	d42d      	bmi.n	800b69e <_printf_common+0xbe>
 800b642:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b646:	4639      	mov	r1, r7
 800b648:	4630      	mov	r0, r6
 800b64a:	47c0      	blx	r8
 800b64c:	3001      	adds	r0, #1
 800b64e:	d020      	beq.n	800b692 <_printf_common+0xb2>
 800b650:	6823      	ldr	r3, [r4, #0]
 800b652:	68e5      	ldr	r5, [r4, #12]
 800b654:	f8d9 2000 	ldr.w	r2, [r9]
 800b658:	f003 0306 	and.w	r3, r3, #6
 800b65c:	2b04      	cmp	r3, #4
 800b65e:	bf08      	it	eq
 800b660:	1aad      	subeq	r5, r5, r2
 800b662:	68a3      	ldr	r3, [r4, #8]
 800b664:	6922      	ldr	r2, [r4, #16]
 800b666:	bf0c      	ite	eq
 800b668:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b66c:	2500      	movne	r5, #0
 800b66e:	4293      	cmp	r3, r2
 800b670:	bfc4      	itt	gt
 800b672:	1a9b      	subgt	r3, r3, r2
 800b674:	18ed      	addgt	r5, r5, r3
 800b676:	f04f 0900 	mov.w	r9, #0
 800b67a:	341a      	adds	r4, #26
 800b67c:	454d      	cmp	r5, r9
 800b67e:	d11a      	bne.n	800b6b6 <_printf_common+0xd6>
 800b680:	2000      	movs	r0, #0
 800b682:	e008      	b.n	800b696 <_printf_common+0xb6>
 800b684:	2301      	movs	r3, #1
 800b686:	4652      	mov	r2, sl
 800b688:	4639      	mov	r1, r7
 800b68a:	4630      	mov	r0, r6
 800b68c:	47c0      	blx	r8
 800b68e:	3001      	adds	r0, #1
 800b690:	d103      	bne.n	800b69a <_printf_common+0xba>
 800b692:	f04f 30ff 	mov.w	r0, #4294967295
 800b696:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b69a:	3501      	adds	r5, #1
 800b69c:	e7c3      	b.n	800b626 <_printf_common+0x46>
 800b69e:	18e1      	adds	r1, r4, r3
 800b6a0:	1c5a      	adds	r2, r3, #1
 800b6a2:	2030      	movs	r0, #48	; 0x30
 800b6a4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b6a8:	4422      	add	r2, r4
 800b6aa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b6ae:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b6b2:	3302      	adds	r3, #2
 800b6b4:	e7c5      	b.n	800b642 <_printf_common+0x62>
 800b6b6:	2301      	movs	r3, #1
 800b6b8:	4622      	mov	r2, r4
 800b6ba:	4639      	mov	r1, r7
 800b6bc:	4630      	mov	r0, r6
 800b6be:	47c0      	blx	r8
 800b6c0:	3001      	adds	r0, #1
 800b6c2:	d0e6      	beq.n	800b692 <_printf_common+0xb2>
 800b6c4:	f109 0901 	add.w	r9, r9, #1
 800b6c8:	e7d8      	b.n	800b67c <_printf_common+0x9c>
	...

0800b6cc <_printf_i>:
 800b6cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b6d0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800b6d4:	460c      	mov	r4, r1
 800b6d6:	7e09      	ldrb	r1, [r1, #24]
 800b6d8:	b085      	sub	sp, #20
 800b6da:	296e      	cmp	r1, #110	; 0x6e
 800b6dc:	4617      	mov	r7, r2
 800b6de:	4606      	mov	r6, r0
 800b6e0:	4698      	mov	r8, r3
 800b6e2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b6e4:	f000 80b3 	beq.w	800b84e <_printf_i+0x182>
 800b6e8:	d822      	bhi.n	800b730 <_printf_i+0x64>
 800b6ea:	2963      	cmp	r1, #99	; 0x63
 800b6ec:	d036      	beq.n	800b75c <_printf_i+0x90>
 800b6ee:	d80a      	bhi.n	800b706 <_printf_i+0x3a>
 800b6f0:	2900      	cmp	r1, #0
 800b6f2:	f000 80b9 	beq.w	800b868 <_printf_i+0x19c>
 800b6f6:	2958      	cmp	r1, #88	; 0x58
 800b6f8:	f000 8083 	beq.w	800b802 <_printf_i+0x136>
 800b6fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b700:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800b704:	e032      	b.n	800b76c <_printf_i+0xa0>
 800b706:	2964      	cmp	r1, #100	; 0x64
 800b708:	d001      	beq.n	800b70e <_printf_i+0x42>
 800b70a:	2969      	cmp	r1, #105	; 0x69
 800b70c:	d1f6      	bne.n	800b6fc <_printf_i+0x30>
 800b70e:	6820      	ldr	r0, [r4, #0]
 800b710:	6813      	ldr	r3, [r2, #0]
 800b712:	0605      	lsls	r5, r0, #24
 800b714:	f103 0104 	add.w	r1, r3, #4
 800b718:	d52a      	bpl.n	800b770 <_printf_i+0xa4>
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	6011      	str	r1, [r2, #0]
 800b71e:	2b00      	cmp	r3, #0
 800b720:	da03      	bge.n	800b72a <_printf_i+0x5e>
 800b722:	222d      	movs	r2, #45	; 0x2d
 800b724:	425b      	negs	r3, r3
 800b726:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800b72a:	486f      	ldr	r0, [pc, #444]	; (800b8e8 <_printf_i+0x21c>)
 800b72c:	220a      	movs	r2, #10
 800b72e:	e039      	b.n	800b7a4 <_printf_i+0xd8>
 800b730:	2973      	cmp	r1, #115	; 0x73
 800b732:	f000 809d 	beq.w	800b870 <_printf_i+0x1a4>
 800b736:	d808      	bhi.n	800b74a <_printf_i+0x7e>
 800b738:	296f      	cmp	r1, #111	; 0x6f
 800b73a:	d020      	beq.n	800b77e <_printf_i+0xb2>
 800b73c:	2970      	cmp	r1, #112	; 0x70
 800b73e:	d1dd      	bne.n	800b6fc <_printf_i+0x30>
 800b740:	6823      	ldr	r3, [r4, #0]
 800b742:	f043 0320 	orr.w	r3, r3, #32
 800b746:	6023      	str	r3, [r4, #0]
 800b748:	e003      	b.n	800b752 <_printf_i+0x86>
 800b74a:	2975      	cmp	r1, #117	; 0x75
 800b74c:	d017      	beq.n	800b77e <_printf_i+0xb2>
 800b74e:	2978      	cmp	r1, #120	; 0x78
 800b750:	d1d4      	bne.n	800b6fc <_printf_i+0x30>
 800b752:	2378      	movs	r3, #120	; 0x78
 800b754:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b758:	4864      	ldr	r0, [pc, #400]	; (800b8ec <_printf_i+0x220>)
 800b75a:	e055      	b.n	800b808 <_printf_i+0x13c>
 800b75c:	6813      	ldr	r3, [r2, #0]
 800b75e:	1d19      	adds	r1, r3, #4
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	6011      	str	r1, [r2, #0]
 800b764:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b768:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b76c:	2301      	movs	r3, #1
 800b76e:	e08c      	b.n	800b88a <_printf_i+0x1be>
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	6011      	str	r1, [r2, #0]
 800b774:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b778:	bf18      	it	ne
 800b77a:	b21b      	sxthne	r3, r3
 800b77c:	e7cf      	b.n	800b71e <_printf_i+0x52>
 800b77e:	6813      	ldr	r3, [r2, #0]
 800b780:	6825      	ldr	r5, [r4, #0]
 800b782:	1d18      	adds	r0, r3, #4
 800b784:	6010      	str	r0, [r2, #0]
 800b786:	0628      	lsls	r0, r5, #24
 800b788:	d501      	bpl.n	800b78e <_printf_i+0xc2>
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	e002      	b.n	800b794 <_printf_i+0xc8>
 800b78e:	0668      	lsls	r0, r5, #25
 800b790:	d5fb      	bpl.n	800b78a <_printf_i+0xbe>
 800b792:	881b      	ldrh	r3, [r3, #0]
 800b794:	4854      	ldr	r0, [pc, #336]	; (800b8e8 <_printf_i+0x21c>)
 800b796:	296f      	cmp	r1, #111	; 0x6f
 800b798:	bf14      	ite	ne
 800b79a:	220a      	movne	r2, #10
 800b79c:	2208      	moveq	r2, #8
 800b79e:	2100      	movs	r1, #0
 800b7a0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b7a4:	6865      	ldr	r5, [r4, #4]
 800b7a6:	60a5      	str	r5, [r4, #8]
 800b7a8:	2d00      	cmp	r5, #0
 800b7aa:	f2c0 8095 	blt.w	800b8d8 <_printf_i+0x20c>
 800b7ae:	6821      	ldr	r1, [r4, #0]
 800b7b0:	f021 0104 	bic.w	r1, r1, #4
 800b7b4:	6021      	str	r1, [r4, #0]
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d13d      	bne.n	800b836 <_printf_i+0x16a>
 800b7ba:	2d00      	cmp	r5, #0
 800b7bc:	f040 808e 	bne.w	800b8dc <_printf_i+0x210>
 800b7c0:	4665      	mov	r5, ip
 800b7c2:	2a08      	cmp	r2, #8
 800b7c4:	d10b      	bne.n	800b7de <_printf_i+0x112>
 800b7c6:	6823      	ldr	r3, [r4, #0]
 800b7c8:	07db      	lsls	r3, r3, #31
 800b7ca:	d508      	bpl.n	800b7de <_printf_i+0x112>
 800b7cc:	6923      	ldr	r3, [r4, #16]
 800b7ce:	6862      	ldr	r2, [r4, #4]
 800b7d0:	429a      	cmp	r2, r3
 800b7d2:	bfde      	ittt	le
 800b7d4:	2330      	movle	r3, #48	; 0x30
 800b7d6:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b7da:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b7de:	ebac 0305 	sub.w	r3, ip, r5
 800b7e2:	6123      	str	r3, [r4, #16]
 800b7e4:	f8cd 8000 	str.w	r8, [sp]
 800b7e8:	463b      	mov	r3, r7
 800b7ea:	aa03      	add	r2, sp, #12
 800b7ec:	4621      	mov	r1, r4
 800b7ee:	4630      	mov	r0, r6
 800b7f0:	f7ff fef6 	bl	800b5e0 <_printf_common>
 800b7f4:	3001      	adds	r0, #1
 800b7f6:	d14d      	bne.n	800b894 <_printf_i+0x1c8>
 800b7f8:	f04f 30ff 	mov.w	r0, #4294967295
 800b7fc:	b005      	add	sp, #20
 800b7fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b802:	4839      	ldr	r0, [pc, #228]	; (800b8e8 <_printf_i+0x21c>)
 800b804:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800b808:	6813      	ldr	r3, [r2, #0]
 800b80a:	6821      	ldr	r1, [r4, #0]
 800b80c:	1d1d      	adds	r5, r3, #4
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	6015      	str	r5, [r2, #0]
 800b812:	060a      	lsls	r2, r1, #24
 800b814:	d50b      	bpl.n	800b82e <_printf_i+0x162>
 800b816:	07ca      	lsls	r2, r1, #31
 800b818:	bf44      	itt	mi
 800b81a:	f041 0120 	orrmi.w	r1, r1, #32
 800b81e:	6021      	strmi	r1, [r4, #0]
 800b820:	b91b      	cbnz	r3, 800b82a <_printf_i+0x15e>
 800b822:	6822      	ldr	r2, [r4, #0]
 800b824:	f022 0220 	bic.w	r2, r2, #32
 800b828:	6022      	str	r2, [r4, #0]
 800b82a:	2210      	movs	r2, #16
 800b82c:	e7b7      	b.n	800b79e <_printf_i+0xd2>
 800b82e:	064d      	lsls	r5, r1, #25
 800b830:	bf48      	it	mi
 800b832:	b29b      	uxthmi	r3, r3
 800b834:	e7ef      	b.n	800b816 <_printf_i+0x14a>
 800b836:	4665      	mov	r5, ip
 800b838:	fbb3 f1f2 	udiv	r1, r3, r2
 800b83c:	fb02 3311 	mls	r3, r2, r1, r3
 800b840:	5cc3      	ldrb	r3, [r0, r3]
 800b842:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800b846:	460b      	mov	r3, r1
 800b848:	2900      	cmp	r1, #0
 800b84a:	d1f5      	bne.n	800b838 <_printf_i+0x16c>
 800b84c:	e7b9      	b.n	800b7c2 <_printf_i+0xf6>
 800b84e:	6813      	ldr	r3, [r2, #0]
 800b850:	6825      	ldr	r5, [r4, #0]
 800b852:	6961      	ldr	r1, [r4, #20]
 800b854:	1d18      	adds	r0, r3, #4
 800b856:	6010      	str	r0, [r2, #0]
 800b858:	0628      	lsls	r0, r5, #24
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	d501      	bpl.n	800b862 <_printf_i+0x196>
 800b85e:	6019      	str	r1, [r3, #0]
 800b860:	e002      	b.n	800b868 <_printf_i+0x19c>
 800b862:	066a      	lsls	r2, r5, #25
 800b864:	d5fb      	bpl.n	800b85e <_printf_i+0x192>
 800b866:	8019      	strh	r1, [r3, #0]
 800b868:	2300      	movs	r3, #0
 800b86a:	6123      	str	r3, [r4, #16]
 800b86c:	4665      	mov	r5, ip
 800b86e:	e7b9      	b.n	800b7e4 <_printf_i+0x118>
 800b870:	6813      	ldr	r3, [r2, #0]
 800b872:	1d19      	adds	r1, r3, #4
 800b874:	6011      	str	r1, [r2, #0]
 800b876:	681d      	ldr	r5, [r3, #0]
 800b878:	6862      	ldr	r2, [r4, #4]
 800b87a:	2100      	movs	r1, #0
 800b87c:	4628      	mov	r0, r5
 800b87e:	f7f4 fcaf 	bl	80001e0 <memchr>
 800b882:	b108      	cbz	r0, 800b888 <_printf_i+0x1bc>
 800b884:	1b40      	subs	r0, r0, r5
 800b886:	6060      	str	r0, [r4, #4]
 800b888:	6863      	ldr	r3, [r4, #4]
 800b88a:	6123      	str	r3, [r4, #16]
 800b88c:	2300      	movs	r3, #0
 800b88e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b892:	e7a7      	b.n	800b7e4 <_printf_i+0x118>
 800b894:	6923      	ldr	r3, [r4, #16]
 800b896:	462a      	mov	r2, r5
 800b898:	4639      	mov	r1, r7
 800b89a:	4630      	mov	r0, r6
 800b89c:	47c0      	blx	r8
 800b89e:	3001      	adds	r0, #1
 800b8a0:	d0aa      	beq.n	800b7f8 <_printf_i+0x12c>
 800b8a2:	6823      	ldr	r3, [r4, #0]
 800b8a4:	079b      	lsls	r3, r3, #30
 800b8a6:	d413      	bmi.n	800b8d0 <_printf_i+0x204>
 800b8a8:	68e0      	ldr	r0, [r4, #12]
 800b8aa:	9b03      	ldr	r3, [sp, #12]
 800b8ac:	4298      	cmp	r0, r3
 800b8ae:	bfb8      	it	lt
 800b8b0:	4618      	movlt	r0, r3
 800b8b2:	e7a3      	b.n	800b7fc <_printf_i+0x130>
 800b8b4:	2301      	movs	r3, #1
 800b8b6:	464a      	mov	r2, r9
 800b8b8:	4639      	mov	r1, r7
 800b8ba:	4630      	mov	r0, r6
 800b8bc:	47c0      	blx	r8
 800b8be:	3001      	adds	r0, #1
 800b8c0:	d09a      	beq.n	800b7f8 <_printf_i+0x12c>
 800b8c2:	3501      	adds	r5, #1
 800b8c4:	68e3      	ldr	r3, [r4, #12]
 800b8c6:	9a03      	ldr	r2, [sp, #12]
 800b8c8:	1a9b      	subs	r3, r3, r2
 800b8ca:	42ab      	cmp	r3, r5
 800b8cc:	dcf2      	bgt.n	800b8b4 <_printf_i+0x1e8>
 800b8ce:	e7eb      	b.n	800b8a8 <_printf_i+0x1dc>
 800b8d0:	2500      	movs	r5, #0
 800b8d2:	f104 0919 	add.w	r9, r4, #25
 800b8d6:	e7f5      	b.n	800b8c4 <_printf_i+0x1f8>
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d1ac      	bne.n	800b836 <_printf_i+0x16a>
 800b8dc:	7803      	ldrb	r3, [r0, #0]
 800b8de:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b8e2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b8e6:	e76c      	b.n	800b7c2 <_printf_i+0xf6>
 800b8e8:	0800dc5e 	.word	0x0800dc5e
 800b8ec:	0800dc6f 	.word	0x0800dc6f

0800b8f0 <iprintf>:
 800b8f0:	b40f      	push	{r0, r1, r2, r3}
 800b8f2:	4b0a      	ldr	r3, [pc, #40]	; (800b91c <iprintf+0x2c>)
 800b8f4:	b513      	push	{r0, r1, r4, lr}
 800b8f6:	681c      	ldr	r4, [r3, #0]
 800b8f8:	b124      	cbz	r4, 800b904 <iprintf+0x14>
 800b8fa:	69a3      	ldr	r3, [r4, #24]
 800b8fc:	b913      	cbnz	r3, 800b904 <iprintf+0x14>
 800b8fe:	4620      	mov	r0, r4
 800b900:	f001 f916 	bl	800cb30 <__sinit>
 800b904:	ab05      	add	r3, sp, #20
 800b906:	9a04      	ldr	r2, [sp, #16]
 800b908:	68a1      	ldr	r1, [r4, #8]
 800b90a:	9301      	str	r3, [sp, #4]
 800b90c:	4620      	mov	r0, r4
 800b90e:	f001 fdd9 	bl	800d4c4 <_vfiprintf_r>
 800b912:	b002      	add	sp, #8
 800b914:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b918:	b004      	add	sp, #16
 800b91a:	4770      	bx	lr
 800b91c:	2000125c 	.word	0x2000125c

0800b920 <_puts_r>:
 800b920:	b570      	push	{r4, r5, r6, lr}
 800b922:	460e      	mov	r6, r1
 800b924:	4605      	mov	r5, r0
 800b926:	b118      	cbz	r0, 800b930 <_puts_r+0x10>
 800b928:	6983      	ldr	r3, [r0, #24]
 800b92a:	b90b      	cbnz	r3, 800b930 <_puts_r+0x10>
 800b92c:	f001 f900 	bl	800cb30 <__sinit>
 800b930:	69ab      	ldr	r3, [r5, #24]
 800b932:	68ac      	ldr	r4, [r5, #8]
 800b934:	b913      	cbnz	r3, 800b93c <_puts_r+0x1c>
 800b936:	4628      	mov	r0, r5
 800b938:	f001 f8fa 	bl	800cb30 <__sinit>
 800b93c:	4b23      	ldr	r3, [pc, #140]	; (800b9cc <_puts_r+0xac>)
 800b93e:	429c      	cmp	r4, r3
 800b940:	d117      	bne.n	800b972 <_puts_r+0x52>
 800b942:	686c      	ldr	r4, [r5, #4]
 800b944:	89a3      	ldrh	r3, [r4, #12]
 800b946:	071b      	lsls	r3, r3, #28
 800b948:	d51d      	bpl.n	800b986 <_puts_r+0x66>
 800b94a:	6923      	ldr	r3, [r4, #16]
 800b94c:	b1db      	cbz	r3, 800b986 <_puts_r+0x66>
 800b94e:	3e01      	subs	r6, #1
 800b950:	68a3      	ldr	r3, [r4, #8]
 800b952:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b956:	3b01      	subs	r3, #1
 800b958:	60a3      	str	r3, [r4, #8]
 800b95a:	b9e9      	cbnz	r1, 800b998 <_puts_r+0x78>
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	da2e      	bge.n	800b9be <_puts_r+0x9e>
 800b960:	4622      	mov	r2, r4
 800b962:	210a      	movs	r1, #10
 800b964:	4628      	mov	r0, r5
 800b966:	f000 f8ed 	bl	800bb44 <__swbuf_r>
 800b96a:	3001      	adds	r0, #1
 800b96c:	d011      	beq.n	800b992 <_puts_r+0x72>
 800b96e:	200a      	movs	r0, #10
 800b970:	e011      	b.n	800b996 <_puts_r+0x76>
 800b972:	4b17      	ldr	r3, [pc, #92]	; (800b9d0 <_puts_r+0xb0>)
 800b974:	429c      	cmp	r4, r3
 800b976:	d101      	bne.n	800b97c <_puts_r+0x5c>
 800b978:	68ac      	ldr	r4, [r5, #8]
 800b97a:	e7e3      	b.n	800b944 <_puts_r+0x24>
 800b97c:	4b15      	ldr	r3, [pc, #84]	; (800b9d4 <_puts_r+0xb4>)
 800b97e:	429c      	cmp	r4, r3
 800b980:	bf08      	it	eq
 800b982:	68ec      	ldreq	r4, [r5, #12]
 800b984:	e7de      	b.n	800b944 <_puts_r+0x24>
 800b986:	4621      	mov	r1, r4
 800b988:	4628      	mov	r0, r5
 800b98a:	f000 f92d 	bl	800bbe8 <__swsetup_r>
 800b98e:	2800      	cmp	r0, #0
 800b990:	d0dd      	beq.n	800b94e <_puts_r+0x2e>
 800b992:	f04f 30ff 	mov.w	r0, #4294967295
 800b996:	bd70      	pop	{r4, r5, r6, pc}
 800b998:	2b00      	cmp	r3, #0
 800b99a:	da04      	bge.n	800b9a6 <_puts_r+0x86>
 800b99c:	69a2      	ldr	r2, [r4, #24]
 800b99e:	429a      	cmp	r2, r3
 800b9a0:	dc06      	bgt.n	800b9b0 <_puts_r+0x90>
 800b9a2:	290a      	cmp	r1, #10
 800b9a4:	d004      	beq.n	800b9b0 <_puts_r+0x90>
 800b9a6:	6823      	ldr	r3, [r4, #0]
 800b9a8:	1c5a      	adds	r2, r3, #1
 800b9aa:	6022      	str	r2, [r4, #0]
 800b9ac:	7019      	strb	r1, [r3, #0]
 800b9ae:	e7cf      	b.n	800b950 <_puts_r+0x30>
 800b9b0:	4622      	mov	r2, r4
 800b9b2:	4628      	mov	r0, r5
 800b9b4:	f000 f8c6 	bl	800bb44 <__swbuf_r>
 800b9b8:	3001      	adds	r0, #1
 800b9ba:	d1c9      	bne.n	800b950 <_puts_r+0x30>
 800b9bc:	e7e9      	b.n	800b992 <_puts_r+0x72>
 800b9be:	6823      	ldr	r3, [r4, #0]
 800b9c0:	200a      	movs	r0, #10
 800b9c2:	1c5a      	adds	r2, r3, #1
 800b9c4:	6022      	str	r2, [r4, #0]
 800b9c6:	7018      	strb	r0, [r3, #0]
 800b9c8:	e7e5      	b.n	800b996 <_puts_r+0x76>
 800b9ca:	bf00      	nop
 800b9cc:	0800dcb0 	.word	0x0800dcb0
 800b9d0:	0800dcd0 	.word	0x0800dcd0
 800b9d4:	0800dc90 	.word	0x0800dc90

0800b9d8 <puts>:
 800b9d8:	4b02      	ldr	r3, [pc, #8]	; (800b9e4 <puts+0xc>)
 800b9da:	4601      	mov	r1, r0
 800b9dc:	6818      	ldr	r0, [r3, #0]
 800b9de:	f7ff bf9f 	b.w	800b920 <_puts_r>
 800b9e2:	bf00      	nop
 800b9e4:	2000125c 	.word	0x2000125c

0800b9e8 <setvbuf>:
 800b9e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b9ec:	461d      	mov	r5, r3
 800b9ee:	4b51      	ldr	r3, [pc, #324]	; (800bb34 <setvbuf+0x14c>)
 800b9f0:	681e      	ldr	r6, [r3, #0]
 800b9f2:	4604      	mov	r4, r0
 800b9f4:	460f      	mov	r7, r1
 800b9f6:	4690      	mov	r8, r2
 800b9f8:	b126      	cbz	r6, 800ba04 <setvbuf+0x1c>
 800b9fa:	69b3      	ldr	r3, [r6, #24]
 800b9fc:	b913      	cbnz	r3, 800ba04 <setvbuf+0x1c>
 800b9fe:	4630      	mov	r0, r6
 800ba00:	f001 f896 	bl	800cb30 <__sinit>
 800ba04:	4b4c      	ldr	r3, [pc, #304]	; (800bb38 <setvbuf+0x150>)
 800ba06:	429c      	cmp	r4, r3
 800ba08:	d152      	bne.n	800bab0 <setvbuf+0xc8>
 800ba0a:	6874      	ldr	r4, [r6, #4]
 800ba0c:	f1b8 0f02 	cmp.w	r8, #2
 800ba10:	d006      	beq.n	800ba20 <setvbuf+0x38>
 800ba12:	f1b8 0f01 	cmp.w	r8, #1
 800ba16:	f200 8089 	bhi.w	800bb2c <setvbuf+0x144>
 800ba1a:	2d00      	cmp	r5, #0
 800ba1c:	f2c0 8086 	blt.w	800bb2c <setvbuf+0x144>
 800ba20:	4621      	mov	r1, r4
 800ba22:	4630      	mov	r0, r6
 800ba24:	f001 f81a 	bl	800ca5c <_fflush_r>
 800ba28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ba2a:	b141      	cbz	r1, 800ba3e <setvbuf+0x56>
 800ba2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ba30:	4299      	cmp	r1, r3
 800ba32:	d002      	beq.n	800ba3a <setvbuf+0x52>
 800ba34:	4630      	mov	r0, r6
 800ba36:	f001 fc73 	bl	800d320 <_free_r>
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	6363      	str	r3, [r4, #52]	; 0x34
 800ba3e:	2300      	movs	r3, #0
 800ba40:	61a3      	str	r3, [r4, #24]
 800ba42:	6063      	str	r3, [r4, #4]
 800ba44:	89a3      	ldrh	r3, [r4, #12]
 800ba46:	061b      	lsls	r3, r3, #24
 800ba48:	d503      	bpl.n	800ba52 <setvbuf+0x6a>
 800ba4a:	6921      	ldr	r1, [r4, #16]
 800ba4c:	4630      	mov	r0, r6
 800ba4e:	f001 fc67 	bl	800d320 <_free_r>
 800ba52:	89a3      	ldrh	r3, [r4, #12]
 800ba54:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800ba58:	f023 0303 	bic.w	r3, r3, #3
 800ba5c:	f1b8 0f02 	cmp.w	r8, #2
 800ba60:	81a3      	strh	r3, [r4, #12]
 800ba62:	d05d      	beq.n	800bb20 <setvbuf+0x138>
 800ba64:	ab01      	add	r3, sp, #4
 800ba66:	466a      	mov	r2, sp
 800ba68:	4621      	mov	r1, r4
 800ba6a:	4630      	mov	r0, r6
 800ba6c:	f001 f8f8 	bl	800cc60 <__swhatbuf_r>
 800ba70:	89a3      	ldrh	r3, [r4, #12]
 800ba72:	4318      	orrs	r0, r3
 800ba74:	81a0      	strh	r0, [r4, #12]
 800ba76:	bb2d      	cbnz	r5, 800bac4 <setvbuf+0xdc>
 800ba78:	9d00      	ldr	r5, [sp, #0]
 800ba7a:	4628      	mov	r0, r5
 800ba7c:	f001 f954 	bl	800cd28 <malloc>
 800ba80:	4607      	mov	r7, r0
 800ba82:	2800      	cmp	r0, #0
 800ba84:	d14e      	bne.n	800bb24 <setvbuf+0x13c>
 800ba86:	f8dd 9000 	ldr.w	r9, [sp]
 800ba8a:	45a9      	cmp	r9, r5
 800ba8c:	d13c      	bne.n	800bb08 <setvbuf+0x120>
 800ba8e:	f04f 30ff 	mov.w	r0, #4294967295
 800ba92:	89a3      	ldrh	r3, [r4, #12]
 800ba94:	f043 0302 	orr.w	r3, r3, #2
 800ba98:	81a3      	strh	r3, [r4, #12]
 800ba9a:	2300      	movs	r3, #0
 800ba9c:	60a3      	str	r3, [r4, #8]
 800ba9e:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800baa2:	6023      	str	r3, [r4, #0]
 800baa4:	6123      	str	r3, [r4, #16]
 800baa6:	2301      	movs	r3, #1
 800baa8:	6163      	str	r3, [r4, #20]
 800baaa:	b003      	add	sp, #12
 800baac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bab0:	4b22      	ldr	r3, [pc, #136]	; (800bb3c <setvbuf+0x154>)
 800bab2:	429c      	cmp	r4, r3
 800bab4:	d101      	bne.n	800baba <setvbuf+0xd2>
 800bab6:	68b4      	ldr	r4, [r6, #8]
 800bab8:	e7a8      	b.n	800ba0c <setvbuf+0x24>
 800baba:	4b21      	ldr	r3, [pc, #132]	; (800bb40 <setvbuf+0x158>)
 800babc:	429c      	cmp	r4, r3
 800babe:	bf08      	it	eq
 800bac0:	68f4      	ldreq	r4, [r6, #12]
 800bac2:	e7a3      	b.n	800ba0c <setvbuf+0x24>
 800bac4:	2f00      	cmp	r7, #0
 800bac6:	d0d8      	beq.n	800ba7a <setvbuf+0x92>
 800bac8:	69b3      	ldr	r3, [r6, #24]
 800baca:	b913      	cbnz	r3, 800bad2 <setvbuf+0xea>
 800bacc:	4630      	mov	r0, r6
 800bace:	f001 f82f 	bl	800cb30 <__sinit>
 800bad2:	f1b8 0f01 	cmp.w	r8, #1
 800bad6:	bf08      	it	eq
 800bad8:	89a3      	ldrheq	r3, [r4, #12]
 800bada:	6027      	str	r7, [r4, #0]
 800badc:	bf04      	itt	eq
 800bade:	f043 0301 	orreq.w	r3, r3, #1
 800bae2:	81a3      	strheq	r3, [r4, #12]
 800bae4:	89a3      	ldrh	r3, [r4, #12]
 800bae6:	f013 0008 	ands.w	r0, r3, #8
 800baea:	e9c4 7504 	strd	r7, r5, [r4, #16]
 800baee:	d01b      	beq.n	800bb28 <setvbuf+0x140>
 800baf0:	f013 0001 	ands.w	r0, r3, #1
 800baf4:	bf18      	it	ne
 800baf6:	426d      	negne	r5, r5
 800baf8:	f04f 0300 	mov.w	r3, #0
 800bafc:	bf1d      	ittte	ne
 800bafe:	60a3      	strne	r3, [r4, #8]
 800bb00:	61a5      	strne	r5, [r4, #24]
 800bb02:	4618      	movne	r0, r3
 800bb04:	60a5      	streq	r5, [r4, #8]
 800bb06:	e7d0      	b.n	800baaa <setvbuf+0xc2>
 800bb08:	4648      	mov	r0, r9
 800bb0a:	f001 f90d 	bl	800cd28 <malloc>
 800bb0e:	4607      	mov	r7, r0
 800bb10:	2800      	cmp	r0, #0
 800bb12:	d0bc      	beq.n	800ba8e <setvbuf+0xa6>
 800bb14:	89a3      	ldrh	r3, [r4, #12]
 800bb16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb1a:	81a3      	strh	r3, [r4, #12]
 800bb1c:	464d      	mov	r5, r9
 800bb1e:	e7d3      	b.n	800bac8 <setvbuf+0xe0>
 800bb20:	2000      	movs	r0, #0
 800bb22:	e7b6      	b.n	800ba92 <setvbuf+0xaa>
 800bb24:	46a9      	mov	r9, r5
 800bb26:	e7f5      	b.n	800bb14 <setvbuf+0x12c>
 800bb28:	60a0      	str	r0, [r4, #8]
 800bb2a:	e7be      	b.n	800baaa <setvbuf+0xc2>
 800bb2c:	f04f 30ff 	mov.w	r0, #4294967295
 800bb30:	e7bb      	b.n	800baaa <setvbuf+0xc2>
 800bb32:	bf00      	nop
 800bb34:	2000125c 	.word	0x2000125c
 800bb38:	0800dcb0 	.word	0x0800dcb0
 800bb3c:	0800dcd0 	.word	0x0800dcd0
 800bb40:	0800dc90 	.word	0x0800dc90

0800bb44 <__swbuf_r>:
 800bb44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb46:	460e      	mov	r6, r1
 800bb48:	4614      	mov	r4, r2
 800bb4a:	4605      	mov	r5, r0
 800bb4c:	b118      	cbz	r0, 800bb56 <__swbuf_r+0x12>
 800bb4e:	6983      	ldr	r3, [r0, #24]
 800bb50:	b90b      	cbnz	r3, 800bb56 <__swbuf_r+0x12>
 800bb52:	f000 ffed 	bl	800cb30 <__sinit>
 800bb56:	4b21      	ldr	r3, [pc, #132]	; (800bbdc <__swbuf_r+0x98>)
 800bb58:	429c      	cmp	r4, r3
 800bb5a:	d12a      	bne.n	800bbb2 <__swbuf_r+0x6e>
 800bb5c:	686c      	ldr	r4, [r5, #4]
 800bb5e:	69a3      	ldr	r3, [r4, #24]
 800bb60:	60a3      	str	r3, [r4, #8]
 800bb62:	89a3      	ldrh	r3, [r4, #12]
 800bb64:	071a      	lsls	r2, r3, #28
 800bb66:	d52e      	bpl.n	800bbc6 <__swbuf_r+0x82>
 800bb68:	6923      	ldr	r3, [r4, #16]
 800bb6a:	b363      	cbz	r3, 800bbc6 <__swbuf_r+0x82>
 800bb6c:	6923      	ldr	r3, [r4, #16]
 800bb6e:	6820      	ldr	r0, [r4, #0]
 800bb70:	1ac0      	subs	r0, r0, r3
 800bb72:	6963      	ldr	r3, [r4, #20]
 800bb74:	b2f6      	uxtb	r6, r6
 800bb76:	4283      	cmp	r3, r0
 800bb78:	4637      	mov	r7, r6
 800bb7a:	dc04      	bgt.n	800bb86 <__swbuf_r+0x42>
 800bb7c:	4621      	mov	r1, r4
 800bb7e:	4628      	mov	r0, r5
 800bb80:	f000 ff6c 	bl	800ca5c <_fflush_r>
 800bb84:	bb28      	cbnz	r0, 800bbd2 <__swbuf_r+0x8e>
 800bb86:	68a3      	ldr	r3, [r4, #8]
 800bb88:	3b01      	subs	r3, #1
 800bb8a:	60a3      	str	r3, [r4, #8]
 800bb8c:	6823      	ldr	r3, [r4, #0]
 800bb8e:	1c5a      	adds	r2, r3, #1
 800bb90:	6022      	str	r2, [r4, #0]
 800bb92:	701e      	strb	r6, [r3, #0]
 800bb94:	6963      	ldr	r3, [r4, #20]
 800bb96:	3001      	adds	r0, #1
 800bb98:	4283      	cmp	r3, r0
 800bb9a:	d004      	beq.n	800bba6 <__swbuf_r+0x62>
 800bb9c:	89a3      	ldrh	r3, [r4, #12]
 800bb9e:	07db      	lsls	r3, r3, #31
 800bba0:	d519      	bpl.n	800bbd6 <__swbuf_r+0x92>
 800bba2:	2e0a      	cmp	r6, #10
 800bba4:	d117      	bne.n	800bbd6 <__swbuf_r+0x92>
 800bba6:	4621      	mov	r1, r4
 800bba8:	4628      	mov	r0, r5
 800bbaa:	f000 ff57 	bl	800ca5c <_fflush_r>
 800bbae:	b190      	cbz	r0, 800bbd6 <__swbuf_r+0x92>
 800bbb0:	e00f      	b.n	800bbd2 <__swbuf_r+0x8e>
 800bbb2:	4b0b      	ldr	r3, [pc, #44]	; (800bbe0 <__swbuf_r+0x9c>)
 800bbb4:	429c      	cmp	r4, r3
 800bbb6:	d101      	bne.n	800bbbc <__swbuf_r+0x78>
 800bbb8:	68ac      	ldr	r4, [r5, #8]
 800bbba:	e7d0      	b.n	800bb5e <__swbuf_r+0x1a>
 800bbbc:	4b09      	ldr	r3, [pc, #36]	; (800bbe4 <__swbuf_r+0xa0>)
 800bbbe:	429c      	cmp	r4, r3
 800bbc0:	bf08      	it	eq
 800bbc2:	68ec      	ldreq	r4, [r5, #12]
 800bbc4:	e7cb      	b.n	800bb5e <__swbuf_r+0x1a>
 800bbc6:	4621      	mov	r1, r4
 800bbc8:	4628      	mov	r0, r5
 800bbca:	f000 f80d 	bl	800bbe8 <__swsetup_r>
 800bbce:	2800      	cmp	r0, #0
 800bbd0:	d0cc      	beq.n	800bb6c <__swbuf_r+0x28>
 800bbd2:	f04f 37ff 	mov.w	r7, #4294967295
 800bbd6:	4638      	mov	r0, r7
 800bbd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bbda:	bf00      	nop
 800bbdc:	0800dcb0 	.word	0x0800dcb0
 800bbe0:	0800dcd0 	.word	0x0800dcd0
 800bbe4:	0800dc90 	.word	0x0800dc90

0800bbe8 <__swsetup_r>:
 800bbe8:	4b32      	ldr	r3, [pc, #200]	; (800bcb4 <__swsetup_r+0xcc>)
 800bbea:	b570      	push	{r4, r5, r6, lr}
 800bbec:	681d      	ldr	r5, [r3, #0]
 800bbee:	4606      	mov	r6, r0
 800bbf0:	460c      	mov	r4, r1
 800bbf2:	b125      	cbz	r5, 800bbfe <__swsetup_r+0x16>
 800bbf4:	69ab      	ldr	r3, [r5, #24]
 800bbf6:	b913      	cbnz	r3, 800bbfe <__swsetup_r+0x16>
 800bbf8:	4628      	mov	r0, r5
 800bbfa:	f000 ff99 	bl	800cb30 <__sinit>
 800bbfe:	4b2e      	ldr	r3, [pc, #184]	; (800bcb8 <__swsetup_r+0xd0>)
 800bc00:	429c      	cmp	r4, r3
 800bc02:	d10f      	bne.n	800bc24 <__swsetup_r+0x3c>
 800bc04:	686c      	ldr	r4, [r5, #4]
 800bc06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc0a:	b29a      	uxth	r2, r3
 800bc0c:	0715      	lsls	r5, r2, #28
 800bc0e:	d42c      	bmi.n	800bc6a <__swsetup_r+0x82>
 800bc10:	06d0      	lsls	r0, r2, #27
 800bc12:	d411      	bmi.n	800bc38 <__swsetup_r+0x50>
 800bc14:	2209      	movs	r2, #9
 800bc16:	6032      	str	r2, [r6, #0]
 800bc18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bc1c:	81a3      	strh	r3, [r4, #12]
 800bc1e:	f04f 30ff 	mov.w	r0, #4294967295
 800bc22:	e03e      	b.n	800bca2 <__swsetup_r+0xba>
 800bc24:	4b25      	ldr	r3, [pc, #148]	; (800bcbc <__swsetup_r+0xd4>)
 800bc26:	429c      	cmp	r4, r3
 800bc28:	d101      	bne.n	800bc2e <__swsetup_r+0x46>
 800bc2a:	68ac      	ldr	r4, [r5, #8]
 800bc2c:	e7eb      	b.n	800bc06 <__swsetup_r+0x1e>
 800bc2e:	4b24      	ldr	r3, [pc, #144]	; (800bcc0 <__swsetup_r+0xd8>)
 800bc30:	429c      	cmp	r4, r3
 800bc32:	bf08      	it	eq
 800bc34:	68ec      	ldreq	r4, [r5, #12]
 800bc36:	e7e6      	b.n	800bc06 <__swsetup_r+0x1e>
 800bc38:	0751      	lsls	r1, r2, #29
 800bc3a:	d512      	bpl.n	800bc62 <__swsetup_r+0x7a>
 800bc3c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bc3e:	b141      	cbz	r1, 800bc52 <__swsetup_r+0x6a>
 800bc40:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bc44:	4299      	cmp	r1, r3
 800bc46:	d002      	beq.n	800bc4e <__swsetup_r+0x66>
 800bc48:	4630      	mov	r0, r6
 800bc4a:	f001 fb69 	bl	800d320 <_free_r>
 800bc4e:	2300      	movs	r3, #0
 800bc50:	6363      	str	r3, [r4, #52]	; 0x34
 800bc52:	89a3      	ldrh	r3, [r4, #12]
 800bc54:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bc58:	81a3      	strh	r3, [r4, #12]
 800bc5a:	2300      	movs	r3, #0
 800bc5c:	6063      	str	r3, [r4, #4]
 800bc5e:	6923      	ldr	r3, [r4, #16]
 800bc60:	6023      	str	r3, [r4, #0]
 800bc62:	89a3      	ldrh	r3, [r4, #12]
 800bc64:	f043 0308 	orr.w	r3, r3, #8
 800bc68:	81a3      	strh	r3, [r4, #12]
 800bc6a:	6923      	ldr	r3, [r4, #16]
 800bc6c:	b94b      	cbnz	r3, 800bc82 <__swsetup_r+0x9a>
 800bc6e:	89a3      	ldrh	r3, [r4, #12]
 800bc70:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bc74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bc78:	d003      	beq.n	800bc82 <__swsetup_r+0x9a>
 800bc7a:	4621      	mov	r1, r4
 800bc7c:	4630      	mov	r0, r6
 800bc7e:	f001 f813 	bl	800cca8 <__smakebuf_r>
 800bc82:	89a2      	ldrh	r2, [r4, #12]
 800bc84:	f012 0301 	ands.w	r3, r2, #1
 800bc88:	d00c      	beq.n	800bca4 <__swsetup_r+0xbc>
 800bc8a:	2300      	movs	r3, #0
 800bc8c:	60a3      	str	r3, [r4, #8]
 800bc8e:	6963      	ldr	r3, [r4, #20]
 800bc90:	425b      	negs	r3, r3
 800bc92:	61a3      	str	r3, [r4, #24]
 800bc94:	6923      	ldr	r3, [r4, #16]
 800bc96:	b953      	cbnz	r3, 800bcae <__swsetup_r+0xc6>
 800bc98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc9c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800bca0:	d1ba      	bne.n	800bc18 <__swsetup_r+0x30>
 800bca2:	bd70      	pop	{r4, r5, r6, pc}
 800bca4:	0792      	lsls	r2, r2, #30
 800bca6:	bf58      	it	pl
 800bca8:	6963      	ldrpl	r3, [r4, #20]
 800bcaa:	60a3      	str	r3, [r4, #8]
 800bcac:	e7f2      	b.n	800bc94 <__swsetup_r+0xac>
 800bcae:	2000      	movs	r0, #0
 800bcb0:	e7f7      	b.n	800bca2 <__swsetup_r+0xba>
 800bcb2:	bf00      	nop
 800bcb4:	2000125c 	.word	0x2000125c
 800bcb8:	0800dcb0 	.word	0x0800dcb0
 800bcbc:	0800dcd0 	.word	0x0800dcd0
 800bcc0:	0800dc90 	.word	0x0800dc90

0800bcc4 <quorem>:
 800bcc4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcc8:	6903      	ldr	r3, [r0, #16]
 800bcca:	690c      	ldr	r4, [r1, #16]
 800bccc:	42a3      	cmp	r3, r4
 800bcce:	4680      	mov	r8, r0
 800bcd0:	f2c0 8082 	blt.w	800bdd8 <quorem+0x114>
 800bcd4:	3c01      	subs	r4, #1
 800bcd6:	f101 0714 	add.w	r7, r1, #20
 800bcda:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800bcde:	f100 0614 	add.w	r6, r0, #20
 800bce2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800bce6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800bcea:	eb06 030c 	add.w	r3, r6, ip
 800bcee:	3501      	adds	r5, #1
 800bcf0:	eb07 090c 	add.w	r9, r7, ip
 800bcf4:	9301      	str	r3, [sp, #4]
 800bcf6:	fbb0 f5f5 	udiv	r5, r0, r5
 800bcfa:	b395      	cbz	r5, 800bd62 <quorem+0x9e>
 800bcfc:	f04f 0a00 	mov.w	sl, #0
 800bd00:	4638      	mov	r0, r7
 800bd02:	46b6      	mov	lr, r6
 800bd04:	46d3      	mov	fp, sl
 800bd06:	f850 2b04 	ldr.w	r2, [r0], #4
 800bd0a:	b293      	uxth	r3, r2
 800bd0c:	fb05 a303 	mla	r3, r5, r3, sl
 800bd10:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bd14:	b29b      	uxth	r3, r3
 800bd16:	ebab 0303 	sub.w	r3, fp, r3
 800bd1a:	0c12      	lsrs	r2, r2, #16
 800bd1c:	f8de b000 	ldr.w	fp, [lr]
 800bd20:	fb05 a202 	mla	r2, r5, r2, sl
 800bd24:	fa13 f38b 	uxtah	r3, r3, fp
 800bd28:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800bd2c:	fa1f fb82 	uxth.w	fp, r2
 800bd30:	f8de 2000 	ldr.w	r2, [lr]
 800bd34:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800bd38:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bd3c:	b29b      	uxth	r3, r3
 800bd3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bd42:	4581      	cmp	r9, r0
 800bd44:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800bd48:	f84e 3b04 	str.w	r3, [lr], #4
 800bd4c:	d2db      	bcs.n	800bd06 <quorem+0x42>
 800bd4e:	f856 300c 	ldr.w	r3, [r6, ip]
 800bd52:	b933      	cbnz	r3, 800bd62 <quorem+0x9e>
 800bd54:	9b01      	ldr	r3, [sp, #4]
 800bd56:	3b04      	subs	r3, #4
 800bd58:	429e      	cmp	r6, r3
 800bd5a:	461a      	mov	r2, r3
 800bd5c:	d330      	bcc.n	800bdc0 <quorem+0xfc>
 800bd5e:	f8c8 4010 	str.w	r4, [r8, #16]
 800bd62:	4640      	mov	r0, r8
 800bd64:	f001 fa08 	bl	800d178 <__mcmp>
 800bd68:	2800      	cmp	r0, #0
 800bd6a:	db25      	blt.n	800bdb8 <quorem+0xf4>
 800bd6c:	3501      	adds	r5, #1
 800bd6e:	4630      	mov	r0, r6
 800bd70:	f04f 0c00 	mov.w	ip, #0
 800bd74:	f857 2b04 	ldr.w	r2, [r7], #4
 800bd78:	f8d0 e000 	ldr.w	lr, [r0]
 800bd7c:	b293      	uxth	r3, r2
 800bd7e:	ebac 0303 	sub.w	r3, ip, r3
 800bd82:	0c12      	lsrs	r2, r2, #16
 800bd84:	fa13 f38e 	uxtah	r3, r3, lr
 800bd88:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800bd8c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bd90:	b29b      	uxth	r3, r3
 800bd92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bd96:	45b9      	cmp	r9, r7
 800bd98:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800bd9c:	f840 3b04 	str.w	r3, [r0], #4
 800bda0:	d2e8      	bcs.n	800bd74 <quorem+0xb0>
 800bda2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800bda6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800bdaa:	b92a      	cbnz	r2, 800bdb8 <quorem+0xf4>
 800bdac:	3b04      	subs	r3, #4
 800bdae:	429e      	cmp	r6, r3
 800bdb0:	461a      	mov	r2, r3
 800bdb2:	d30b      	bcc.n	800bdcc <quorem+0x108>
 800bdb4:	f8c8 4010 	str.w	r4, [r8, #16]
 800bdb8:	4628      	mov	r0, r5
 800bdba:	b003      	add	sp, #12
 800bdbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdc0:	6812      	ldr	r2, [r2, #0]
 800bdc2:	3b04      	subs	r3, #4
 800bdc4:	2a00      	cmp	r2, #0
 800bdc6:	d1ca      	bne.n	800bd5e <quorem+0x9a>
 800bdc8:	3c01      	subs	r4, #1
 800bdca:	e7c5      	b.n	800bd58 <quorem+0x94>
 800bdcc:	6812      	ldr	r2, [r2, #0]
 800bdce:	3b04      	subs	r3, #4
 800bdd0:	2a00      	cmp	r2, #0
 800bdd2:	d1ef      	bne.n	800bdb4 <quorem+0xf0>
 800bdd4:	3c01      	subs	r4, #1
 800bdd6:	e7ea      	b.n	800bdae <quorem+0xea>
 800bdd8:	2000      	movs	r0, #0
 800bdda:	e7ee      	b.n	800bdba <quorem+0xf6>
 800bddc:	0000      	movs	r0, r0
	...

0800bde0 <_dtoa_r>:
 800bde0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bde4:	ec57 6b10 	vmov	r6, r7, d0
 800bde8:	b097      	sub	sp, #92	; 0x5c
 800bdea:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800bdec:	9106      	str	r1, [sp, #24]
 800bdee:	4604      	mov	r4, r0
 800bdf0:	920b      	str	r2, [sp, #44]	; 0x2c
 800bdf2:	9312      	str	r3, [sp, #72]	; 0x48
 800bdf4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800bdf8:	e9cd 6700 	strd	r6, r7, [sp]
 800bdfc:	b93d      	cbnz	r5, 800be0e <_dtoa_r+0x2e>
 800bdfe:	2010      	movs	r0, #16
 800be00:	f000 ff92 	bl	800cd28 <malloc>
 800be04:	6260      	str	r0, [r4, #36]	; 0x24
 800be06:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800be0a:	6005      	str	r5, [r0, #0]
 800be0c:	60c5      	str	r5, [r0, #12]
 800be0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800be10:	6819      	ldr	r1, [r3, #0]
 800be12:	b151      	cbz	r1, 800be2a <_dtoa_r+0x4a>
 800be14:	685a      	ldr	r2, [r3, #4]
 800be16:	604a      	str	r2, [r1, #4]
 800be18:	2301      	movs	r3, #1
 800be1a:	4093      	lsls	r3, r2
 800be1c:	608b      	str	r3, [r1, #8]
 800be1e:	4620      	mov	r0, r4
 800be20:	f000 ffc9 	bl	800cdb6 <_Bfree>
 800be24:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800be26:	2200      	movs	r2, #0
 800be28:	601a      	str	r2, [r3, #0]
 800be2a:	1e3b      	subs	r3, r7, #0
 800be2c:	bfbb      	ittet	lt
 800be2e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800be32:	9301      	strlt	r3, [sp, #4]
 800be34:	2300      	movge	r3, #0
 800be36:	2201      	movlt	r2, #1
 800be38:	bfac      	ite	ge
 800be3a:	f8c8 3000 	strge.w	r3, [r8]
 800be3e:	f8c8 2000 	strlt.w	r2, [r8]
 800be42:	4baf      	ldr	r3, [pc, #700]	; (800c100 <_dtoa_r+0x320>)
 800be44:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800be48:	ea33 0308 	bics.w	r3, r3, r8
 800be4c:	d114      	bne.n	800be78 <_dtoa_r+0x98>
 800be4e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800be50:	f242 730f 	movw	r3, #9999	; 0x270f
 800be54:	6013      	str	r3, [r2, #0]
 800be56:	9b00      	ldr	r3, [sp, #0]
 800be58:	b923      	cbnz	r3, 800be64 <_dtoa_r+0x84>
 800be5a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800be5e:	2800      	cmp	r0, #0
 800be60:	f000 8542 	beq.w	800c8e8 <_dtoa_r+0xb08>
 800be64:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800be66:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800c114 <_dtoa_r+0x334>
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	f000 8544 	beq.w	800c8f8 <_dtoa_r+0xb18>
 800be70:	f10b 0303 	add.w	r3, fp, #3
 800be74:	f000 bd3e 	b.w	800c8f4 <_dtoa_r+0xb14>
 800be78:	e9dd 6700 	ldrd	r6, r7, [sp]
 800be7c:	2200      	movs	r2, #0
 800be7e:	2300      	movs	r3, #0
 800be80:	4630      	mov	r0, r6
 800be82:	4639      	mov	r1, r7
 800be84:	f7f4 fe20 	bl	8000ac8 <__aeabi_dcmpeq>
 800be88:	4681      	mov	r9, r0
 800be8a:	b168      	cbz	r0, 800bea8 <_dtoa_r+0xc8>
 800be8c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800be8e:	2301      	movs	r3, #1
 800be90:	6013      	str	r3, [r2, #0]
 800be92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800be94:	2b00      	cmp	r3, #0
 800be96:	f000 8524 	beq.w	800c8e2 <_dtoa_r+0xb02>
 800be9a:	4b9a      	ldr	r3, [pc, #616]	; (800c104 <_dtoa_r+0x324>)
 800be9c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800be9e:	f103 3bff 	add.w	fp, r3, #4294967295
 800bea2:	6013      	str	r3, [r2, #0]
 800bea4:	f000 bd28 	b.w	800c8f8 <_dtoa_r+0xb18>
 800bea8:	aa14      	add	r2, sp, #80	; 0x50
 800beaa:	a915      	add	r1, sp, #84	; 0x54
 800beac:	ec47 6b10 	vmov	d0, r6, r7
 800beb0:	4620      	mov	r0, r4
 800beb2:	f001 f9d8 	bl	800d266 <__d2b>
 800beb6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800beba:	9004      	str	r0, [sp, #16]
 800bebc:	2d00      	cmp	r5, #0
 800bebe:	d07c      	beq.n	800bfba <_dtoa_r+0x1da>
 800bec0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bec4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800bec8:	46b2      	mov	sl, r6
 800beca:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800bece:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800bed2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800bed6:	2200      	movs	r2, #0
 800bed8:	4b8b      	ldr	r3, [pc, #556]	; (800c108 <_dtoa_r+0x328>)
 800beda:	4650      	mov	r0, sl
 800bedc:	4659      	mov	r1, fp
 800bede:	f7f4 f9d3 	bl	8000288 <__aeabi_dsub>
 800bee2:	a381      	add	r3, pc, #516	; (adr r3, 800c0e8 <_dtoa_r+0x308>)
 800bee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bee8:	f7f4 fb86 	bl	80005f8 <__aeabi_dmul>
 800beec:	a380      	add	r3, pc, #512	; (adr r3, 800c0f0 <_dtoa_r+0x310>)
 800beee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bef2:	f7f4 f9cb 	bl	800028c <__adddf3>
 800bef6:	4606      	mov	r6, r0
 800bef8:	4628      	mov	r0, r5
 800befa:	460f      	mov	r7, r1
 800befc:	f7f4 fb12 	bl	8000524 <__aeabi_i2d>
 800bf00:	a37d      	add	r3, pc, #500	; (adr r3, 800c0f8 <_dtoa_r+0x318>)
 800bf02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf06:	f7f4 fb77 	bl	80005f8 <__aeabi_dmul>
 800bf0a:	4602      	mov	r2, r0
 800bf0c:	460b      	mov	r3, r1
 800bf0e:	4630      	mov	r0, r6
 800bf10:	4639      	mov	r1, r7
 800bf12:	f7f4 f9bb 	bl	800028c <__adddf3>
 800bf16:	4606      	mov	r6, r0
 800bf18:	460f      	mov	r7, r1
 800bf1a:	f7f4 fe1d 	bl	8000b58 <__aeabi_d2iz>
 800bf1e:	2200      	movs	r2, #0
 800bf20:	4682      	mov	sl, r0
 800bf22:	2300      	movs	r3, #0
 800bf24:	4630      	mov	r0, r6
 800bf26:	4639      	mov	r1, r7
 800bf28:	f7f4 fdd8 	bl	8000adc <__aeabi_dcmplt>
 800bf2c:	b148      	cbz	r0, 800bf42 <_dtoa_r+0x162>
 800bf2e:	4650      	mov	r0, sl
 800bf30:	f7f4 faf8 	bl	8000524 <__aeabi_i2d>
 800bf34:	4632      	mov	r2, r6
 800bf36:	463b      	mov	r3, r7
 800bf38:	f7f4 fdc6 	bl	8000ac8 <__aeabi_dcmpeq>
 800bf3c:	b908      	cbnz	r0, 800bf42 <_dtoa_r+0x162>
 800bf3e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bf42:	f1ba 0f16 	cmp.w	sl, #22
 800bf46:	d859      	bhi.n	800bffc <_dtoa_r+0x21c>
 800bf48:	4970      	ldr	r1, [pc, #448]	; (800c10c <_dtoa_r+0x32c>)
 800bf4a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800bf4e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bf52:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bf56:	f7f4 fddf 	bl	8000b18 <__aeabi_dcmpgt>
 800bf5a:	2800      	cmp	r0, #0
 800bf5c:	d050      	beq.n	800c000 <_dtoa_r+0x220>
 800bf5e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bf62:	2300      	movs	r3, #0
 800bf64:	930f      	str	r3, [sp, #60]	; 0x3c
 800bf66:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bf68:	1b5d      	subs	r5, r3, r5
 800bf6a:	f1b5 0801 	subs.w	r8, r5, #1
 800bf6e:	bf49      	itett	mi
 800bf70:	f1c5 0301 	rsbmi	r3, r5, #1
 800bf74:	2300      	movpl	r3, #0
 800bf76:	9305      	strmi	r3, [sp, #20]
 800bf78:	f04f 0800 	movmi.w	r8, #0
 800bf7c:	bf58      	it	pl
 800bf7e:	9305      	strpl	r3, [sp, #20]
 800bf80:	f1ba 0f00 	cmp.w	sl, #0
 800bf84:	db3e      	blt.n	800c004 <_dtoa_r+0x224>
 800bf86:	2300      	movs	r3, #0
 800bf88:	44d0      	add	r8, sl
 800bf8a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800bf8e:	9307      	str	r3, [sp, #28]
 800bf90:	9b06      	ldr	r3, [sp, #24]
 800bf92:	2b09      	cmp	r3, #9
 800bf94:	f200 8090 	bhi.w	800c0b8 <_dtoa_r+0x2d8>
 800bf98:	2b05      	cmp	r3, #5
 800bf9a:	bfc4      	itt	gt
 800bf9c:	3b04      	subgt	r3, #4
 800bf9e:	9306      	strgt	r3, [sp, #24]
 800bfa0:	9b06      	ldr	r3, [sp, #24]
 800bfa2:	f1a3 0302 	sub.w	r3, r3, #2
 800bfa6:	bfcc      	ite	gt
 800bfa8:	2500      	movgt	r5, #0
 800bfaa:	2501      	movle	r5, #1
 800bfac:	2b03      	cmp	r3, #3
 800bfae:	f200 808f 	bhi.w	800c0d0 <_dtoa_r+0x2f0>
 800bfb2:	e8df f003 	tbb	[pc, r3]
 800bfb6:	7f7d      	.short	0x7f7d
 800bfb8:	7131      	.short	0x7131
 800bfba:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800bfbe:	441d      	add	r5, r3
 800bfc0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800bfc4:	2820      	cmp	r0, #32
 800bfc6:	dd13      	ble.n	800bff0 <_dtoa_r+0x210>
 800bfc8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800bfcc:	9b00      	ldr	r3, [sp, #0]
 800bfce:	fa08 f800 	lsl.w	r8, r8, r0
 800bfd2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800bfd6:	fa23 f000 	lsr.w	r0, r3, r0
 800bfda:	ea48 0000 	orr.w	r0, r8, r0
 800bfde:	f7f4 fa91 	bl	8000504 <__aeabi_ui2d>
 800bfe2:	2301      	movs	r3, #1
 800bfe4:	4682      	mov	sl, r0
 800bfe6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800bfea:	3d01      	subs	r5, #1
 800bfec:	9313      	str	r3, [sp, #76]	; 0x4c
 800bfee:	e772      	b.n	800bed6 <_dtoa_r+0xf6>
 800bff0:	9b00      	ldr	r3, [sp, #0]
 800bff2:	f1c0 0020 	rsb	r0, r0, #32
 800bff6:	fa03 f000 	lsl.w	r0, r3, r0
 800bffa:	e7f0      	b.n	800bfde <_dtoa_r+0x1fe>
 800bffc:	2301      	movs	r3, #1
 800bffe:	e7b1      	b.n	800bf64 <_dtoa_r+0x184>
 800c000:	900f      	str	r0, [sp, #60]	; 0x3c
 800c002:	e7b0      	b.n	800bf66 <_dtoa_r+0x186>
 800c004:	9b05      	ldr	r3, [sp, #20]
 800c006:	eba3 030a 	sub.w	r3, r3, sl
 800c00a:	9305      	str	r3, [sp, #20]
 800c00c:	f1ca 0300 	rsb	r3, sl, #0
 800c010:	9307      	str	r3, [sp, #28]
 800c012:	2300      	movs	r3, #0
 800c014:	930e      	str	r3, [sp, #56]	; 0x38
 800c016:	e7bb      	b.n	800bf90 <_dtoa_r+0x1b0>
 800c018:	2301      	movs	r3, #1
 800c01a:	930a      	str	r3, [sp, #40]	; 0x28
 800c01c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c01e:	2b00      	cmp	r3, #0
 800c020:	dd59      	ble.n	800c0d6 <_dtoa_r+0x2f6>
 800c022:	9302      	str	r3, [sp, #8]
 800c024:	4699      	mov	r9, r3
 800c026:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c028:	2200      	movs	r2, #0
 800c02a:	6072      	str	r2, [r6, #4]
 800c02c:	2204      	movs	r2, #4
 800c02e:	f102 0014 	add.w	r0, r2, #20
 800c032:	4298      	cmp	r0, r3
 800c034:	6871      	ldr	r1, [r6, #4]
 800c036:	d953      	bls.n	800c0e0 <_dtoa_r+0x300>
 800c038:	4620      	mov	r0, r4
 800c03a:	f000 fe88 	bl	800cd4e <_Balloc>
 800c03e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c040:	6030      	str	r0, [r6, #0]
 800c042:	f1b9 0f0e 	cmp.w	r9, #14
 800c046:	f8d3 b000 	ldr.w	fp, [r3]
 800c04a:	f200 80e6 	bhi.w	800c21a <_dtoa_r+0x43a>
 800c04e:	2d00      	cmp	r5, #0
 800c050:	f000 80e3 	beq.w	800c21a <_dtoa_r+0x43a>
 800c054:	ed9d 7b00 	vldr	d7, [sp]
 800c058:	f1ba 0f00 	cmp.w	sl, #0
 800c05c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800c060:	dd74      	ble.n	800c14c <_dtoa_r+0x36c>
 800c062:	4a2a      	ldr	r2, [pc, #168]	; (800c10c <_dtoa_r+0x32c>)
 800c064:	f00a 030f 	and.w	r3, sl, #15
 800c068:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800c06c:	ed93 7b00 	vldr	d7, [r3]
 800c070:	ea4f 162a 	mov.w	r6, sl, asr #4
 800c074:	06f0      	lsls	r0, r6, #27
 800c076:	ed8d 7b08 	vstr	d7, [sp, #32]
 800c07a:	d565      	bpl.n	800c148 <_dtoa_r+0x368>
 800c07c:	4b24      	ldr	r3, [pc, #144]	; (800c110 <_dtoa_r+0x330>)
 800c07e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c082:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c086:	f7f4 fbe1 	bl	800084c <__aeabi_ddiv>
 800c08a:	e9cd 0100 	strd	r0, r1, [sp]
 800c08e:	f006 060f 	and.w	r6, r6, #15
 800c092:	2503      	movs	r5, #3
 800c094:	4f1e      	ldr	r7, [pc, #120]	; (800c110 <_dtoa_r+0x330>)
 800c096:	e04c      	b.n	800c132 <_dtoa_r+0x352>
 800c098:	2301      	movs	r3, #1
 800c09a:	930a      	str	r3, [sp, #40]	; 0x28
 800c09c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c09e:	4453      	add	r3, sl
 800c0a0:	f103 0901 	add.w	r9, r3, #1
 800c0a4:	9302      	str	r3, [sp, #8]
 800c0a6:	464b      	mov	r3, r9
 800c0a8:	2b01      	cmp	r3, #1
 800c0aa:	bfb8      	it	lt
 800c0ac:	2301      	movlt	r3, #1
 800c0ae:	e7ba      	b.n	800c026 <_dtoa_r+0x246>
 800c0b0:	2300      	movs	r3, #0
 800c0b2:	e7b2      	b.n	800c01a <_dtoa_r+0x23a>
 800c0b4:	2300      	movs	r3, #0
 800c0b6:	e7f0      	b.n	800c09a <_dtoa_r+0x2ba>
 800c0b8:	2501      	movs	r5, #1
 800c0ba:	2300      	movs	r3, #0
 800c0bc:	9306      	str	r3, [sp, #24]
 800c0be:	950a      	str	r5, [sp, #40]	; 0x28
 800c0c0:	f04f 33ff 	mov.w	r3, #4294967295
 800c0c4:	9302      	str	r3, [sp, #8]
 800c0c6:	4699      	mov	r9, r3
 800c0c8:	2200      	movs	r2, #0
 800c0ca:	2312      	movs	r3, #18
 800c0cc:	920b      	str	r2, [sp, #44]	; 0x2c
 800c0ce:	e7aa      	b.n	800c026 <_dtoa_r+0x246>
 800c0d0:	2301      	movs	r3, #1
 800c0d2:	930a      	str	r3, [sp, #40]	; 0x28
 800c0d4:	e7f4      	b.n	800c0c0 <_dtoa_r+0x2e0>
 800c0d6:	2301      	movs	r3, #1
 800c0d8:	9302      	str	r3, [sp, #8]
 800c0da:	4699      	mov	r9, r3
 800c0dc:	461a      	mov	r2, r3
 800c0de:	e7f5      	b.n	800c0cc <_dtoa_r+0x2ec>
 800c0e0:	3101      	adds	r1, #1
 800c0e2:	6071      	str	r1, [r6, #4]
 800c0e4:	0052      	lsls	r2, r2, #1
 800c0e6:	e7a2      	b.n	800c02e <_dtoa_r+0x24e>
 800c0e8:	636f4361 	.word	0x636f4361
 800c0ec:	3fd287a7 	.word	0x3fd287a7
 800c0f0:	8b60c8b3 	.word	0x8b60c8b3
 800c0f4:	3fc68a28 	.word	0x3fc68a28
 800c0f8:	509f79fb 	.word	0x509f79fb
 800c0fc:	3fd34413 	.word	0x3fd34413
 800c100:	7ff00000 	.word	0x7ff00000
 800c104:	0800dc5d 	.word	0x0800dc5d
 800c108:	3ff80000 	.word	0x3ff80000
 800c10c:	0800dd18 	.word	0x0800dd18
 800c110:	0800dcf0 	.word	0x0800dcf0
 800c114:	0800dc89 	.word	0x0800dc89
 800c118:	07f1      	lsls	r1, r6, #31
 800c11a:	d508      	bpl.n	800c12e <_dtoa_r+0x34e>
 800c11c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c120:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c124:	f7f4 fa68 	bl	80005f8 <__aeabi_dmul>
 800c128:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c12c:	3501      	adds	r5, #1
 800c12e:	1076      	asrs	r6, r6, #1
 800c130:	3708      	adds	r7, #8
 800c132:	2e00      	cmp	r6, #0
 800c134:	d1f0      	bne.n	800c118 <_dtoa_r+0x338>
 800c136:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c13a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c13e:	f7f4 fb85 	bl	800084c <__aeabi_ddiv>
 800c142:	e9cd 0100 	strd	r0, r1, [sp]
 800c146:	e01a      	b.n	800c17e <_dtoa_r+0x39e>
 800c148:	2502      	movs	r5, #2
 800c14a:	e7a3      	b.n	800c094 <_dtoa_r+0x2b4>
 800c14c:	f000 80a0 	beq.w	800c290 <_dtoa_r+0x4b0>
 800c150:	f1ca 0600 	rsb	r6, sl, #0
 800c154:	4b9f      	ldr	r3, [pc, #636]	; (800c3d4 <_dtoa_r+0x5f4>)
 800c156:	4fa0      	ldr	r7, [pc, #640]	; (800c3d8 <_dtoa_r+0x5f8>)
 800c158:	f006 020f 	and.w	r2, r6, #15
 800c15c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c160:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c164:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c168:	f7f4 fa46 	bl	80005f8 <__aeabi_dmul>
 800c16c:	e9cd 0100 	strd	r0, r1, [sp]
 800c170:	1136      	asrs	r6, r6, #4
 800c172:	2300      	movs	r3, #0
 800c174:	2502      	movs	r5, #2
 800c176:	2e00      	cmp	r6, #0
 800c178:	d17f      	bne.n	800c27a <_dtoa_r+0x49a>
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d1e1      	bne.n	800c142 <_dtoa_r+0x362>
 800c17e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c180:	2b00      	cmp	r3, #0
 800c182:	f000 8087 	beq.w	800c294 <_dtoa_r+0x4b4>
 800c186:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c18a:	2200      	movs	r2, #0
 800c18c:	4b93      	ldr	r3, [pc, #588]	; (800c3dc <_dtoa_r+0x5fc>)
 800c18e:	4630      	mov	r0, r6
 800c190:	4639      	mov	r1, r7
 800c192:	f7f4 fca3 	bl	8000adc <__aeabi_dcmplt>
 800c196:	2800      	cmp	r0, #0
 800c198:	d07c      	beq.n	800c294 <_dtoa_r+0x4b4>
 800c19a:	f1b9 0f00 	cmp.w	r9, #0
 800c19e:	d079      	beq.n	800c294 <_dtoa_r+0x4b4>
 800c1a0:	9b02      	ldr	r3, [sp, #8]
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	dd35      	ble.n	800c212 <_dtoa_r+0x432>
 800c1a6:	f10a 33ff 	add.w	r3, sl, #4294967295
 800c1aa:	9308      	str	r3, [sp, #32]
 800c1ac:	4639      	mov	r1, r7
 800c1ae:	2200      	movs	r2, #0
 800c1b0:	4b8b      	ldr	r3, [pc, #556]	; (800c3e0 <_dtoa_r+0x600>)
 800c1b2:	4630      	mov	r0, r6
 800c1b4:	f7f4 fa20 	bl	80005f8 <__aeabi_dmul>
 800c1b8:	e9cd 0100 	strd	r0, r1, [sp]
 800c1bc:	9f02      	ldr	r7, [sp, #8]
 800c1be:	3501      	adds	r5, #1
 800c1c0:	4628      	mov	r0, r5
 800c1c2:	f7f4 f9af 	bl	8000524 <__aeabi_i2d>
 800c1c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c1ca:	f7f4 fa15 	bl	80005f8 <__aeabi_dmul>
 800c1ce:	2200      	movs	r2, #0
 800c1d0:	4b84      	ldr	r3, [pc, #528]	; (800c3e4 <_dtoa_r+0x604>)
 800c1d2:	f7f4 f85b 	bl	800028c <__adddf3>
 800c1d6:	4605      	mov	r5, r0
 800c1d8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800c1dc:	2f00      	cmp	r7, #0
 800c1de:	d15d      	bne.n	800c29c <_dtoa_r+0x4bc>
 800c1e0:	2200      	movs	r2, #0
 800c1e2:	4b81      	ldr	r3, [pc, #516]	; (800c3e8 <_dtoa_r+0x608>)
 800c1e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c1e8:	f7f4 f84e 	bl	8000288 <__aeabi_dsub>
 800c1ec:	462a      	mov	r2, r5
 800c1ee:	4633      	mov	r3, r6
 800c1f0:	e9cd 0100 	strd	r0, r1, [sp]
 800c1f4:	f7f4 fc90 	bl	8000b18 <__aeabi_dcmpgt>
 800c1f8:	2800      	cmp	r0, #0
 800c1fa:	f040 8288 	bne.w	800c70e <_dtoa_r+0x92e>
 800c1fe:	462a      	mov	r2, r5
 800c200:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800c204:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c208:	f7f4 fc68 	bl	8000adc <__aeabi_dcmplt>
 800c20c:	2800      	cmp	r0, #0
 800c20e:	f040 827c 	bne.w	800c70a <_dtoa_r+0x92a>
 800c212:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c216:	e9cd 2300 	strd	r2, r3, [sp]
 800c21a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	f2c0 8150 	blt.w	800c4c2 <_dtoa_r+0x6e2>
 800c222:	f1ba 0f0e 	cmp.w	sl, #14
 800c226:	f300 814c 	bgt.w	800c4c2 <_dtoa_r+0x6e2>
 800c22a:	4b6a      	ldr	r3, [pc, #424]	; (800c3d4 <_dtoa_r+0x5f4>)
 800c22c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c230:	ed93 7b00 	vldr	d7, [r3]
 800c234:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c236:	2b00      	cmp	r3, #0
 800c238:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c23c:	f280 80d8 	bge.w	800c3f0 <_dtoa_r+0x610>
 800c240:	f1b9 0f00 	cmp.w	r9, #0
 800c244:	f300 80d4 	bgt.w	800c3f0 <_dtoa_r+0x610>
 800c248:	f040 825e 	bne.w	800c708 <_dtoa_r+0x928>
 800c24c:	2200      	movs	r2, #0
 800c24e:	4b66      	ldr	r3, [pc, #408]	; (800c3e8 <_dtoa_r+0x608>)
 800c250:	ec51 0b17 	vmov	r0, r1, d7
 800c254:	f7f4 f9d0 	bl	80005f8 <__aeabi_dmul>
 800c258:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c25c:	f7f4 fc52 	bl	8000b04 <__aeabi_dcmpge>
 800c260:	464f      	mov	r7, r9
 800c262:	464e      	mov	r6, r9
 800c264:	2800      	cmp	r0, #0
 800c266:	f040 8234 	bne.w	800c6d2 <_dtoa_r+0x8f2>
 800c26a:	2331      	movs	r3, #49	; 0x31
 800c26c:	f10b 0501 	add.w	r5, fp, #1
 800c270:	f88b 3000 	strb.w	r3, [fp]
 800c274:	f10a 0a01 	add.w	sl, sl, #1
 800c278:	e22f      	b.n	800c6da <_dtoa_r+0x8fa>
 800c27a:	07f2      	lsls	r2, r6, #31
 800c27c:	d505      	bpl.n	800c28a <_dtoa_r+0x4aa>
 800c27e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c282:	f7f4 f9b9 	bl	80005f8 <__aeabi_dmul>
 800c286:	3501      	adds	r5, #1
 800c288:	2301      	movs	r3, #1
 800c28a:	1076      	asrs	r6, r6, #1
 800c28c:	3708      	adds	r7, #8
 800c28e:	e772      	b.n	800c176 <_dtoa_r+0x396>
 800c290:	2502      	movs	r5, #2
 800c292:	e774      	b.n	800c17e <_dtoa_r+0x39e>
 800c294:	f8cd a020 	str.w	sl, [sp, #32]
 800c298:	464f      	mov	r7, r9
 800c29a:	e791      	b.n	800c1c0 <_dtoa_r+0x3e0>
 800c29c:	4b4d      	ldr	r3, [pc, #308]	; (800c3d4 <_dtoa_r+0x5f4>)
 800c29e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c2a2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800c2a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d047      	beq.n	800c33c <_dtoa_r+0x55c>
 800c2ac:	4602      	mov	r2, r0
 800c2ae:	460b      	mov	r3, r1
 800c2b0:	2000      	movs	r0, #0
 800c2b2:	494e      	ldr	r1, [pc, #312]	; (800c3ec <_dtoa_r+0x60c>)
 800c2b4:	f7f4 faca 	bl	800084c <__aeabi_ddiv>
 800c2b8:	462a      	mov	r2, r5
 800c2ba:	4633      	mov	r3, r6
 800c2bc:	f7f3 ffe4 	bl	8000288 <__aeabi_dsub>
 800c2c0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800c2c4:	465d      	mov	r5, fp
 800c2c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c2ca:	f7f4 fc45 	bl	8000b58 <__aeabi_d2iz>
 800c2ce:	4606      	mov	r6, r0
 800c2d0:	f7f4 f928 	bl	8000524 <__aeabi_i2d>
 800c2d4:	4602      	mov	r2, r0
 800c2d6:	460b      	mov	r3, r1
 800c2d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c2dc:	f7f3 ffd4 	bl	8000288 <__aeabi_dsub>
 800c2e0:	3630      	adds	r6, #48	; 0x30
 800c2e2:	f805 6b01 	strb.w	r6, [r5], #1
 800c2e6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c2ea:	e9cd 0100 	strd	r0, r1, [sp]
 800c2ee:	f7f4 fbf5 	bl	8000adc <__aeabi_dcmplt>
 800c2f2:	2800      	cmp	r0, #0
 800c2f4:	d163      	bne.n	800c3be <_dtoa_r+0x5de>
 800c2f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c2fa:	2000      	movs	r0, #0
 800c2fc:	4937      	ldr	r1, [pc, #220]	; (800c3dc <_dtoa_r+0x5fc>)
 800c2fe:	f7f3 ffc3 	bl	8000288 <__aeabi_dsub>
 800c302:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c306:	f7f4 fbe9 	bl	8000adc <__aeabi_dcmplt>
 800c30a:	2800      	cmp	r0, #0
 800c30c:	f040 80b7 	bne.w	800c47e <_dtoa_r+0x69e>
 800c310:	eba5 030b 	sub.w	r3, r5, fp
 800c314:	429f      	cmp	r7, r3
 800c316:	f77f af7c 	ble.w	800c212 <_dtoa_r+0x432>
 800c31a:	2200      	movs	r2, #0
 800c31c:	4b30      	ldr	r3, [pc, #192]	; (800c3e0 <_dtoa_r+0x600>)
 800c31e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c322:	f7f4 f969 	bl	80005f8 <__aeabi_dmul>
 800c326:	2200      	movs	r2, #0
 800c328:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800c32c:	4b2c      	ldr	r3, [pc, #176]	; (800c3e0 <_dtoa_r+0x600>)
 800c32e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c332:	f7f4 f961 	bl	80005f8 <__aeabi_dmul>
 800c336:	e9cd 0100 	strd	r0, r1, [sp]
 800c33a:	e7c4      	b.n	800c2c6 <_dtoa_r+0x4e6>
 800c33c:	462a      	mov	r2, r5
 800c33e:	4633      	mov	r3, r6
 800c340:	f7f4 f95a 	bl	80005f8 <__aeabi_dmul>
 800c344:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800c348:	eb0b 0507 	add.w	r5, fp, r7
 800c34c:	465e      	mov	r6, fp
 800c34e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c352:	f7f4 fc01 	bl	8000b58 <__aeabi_d2iz>
 800c356:	4607      	mov	r7, r0
 800c358:	f7f4 f8e4 	bl	8000524 <__aeabi_i2d>
 800c35c:	3730      	adds	r7, #48	; 0x30
 800c35e:	4602      	mov	r2, r0
 800c360:	460b      	mov	r3, r1
 800c362:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c366:	f7f3 ff8f 	bl	8000288 <__aeabi_dsub>
 800c36a:	f806 7b01 	strb.w	r7, [r6], #1
 800c36e:	42ae      	cmp	r6, r5
 800c370:	e9cd 0100 	strd	r0, r1, [sp]
 800c374:	f04f 0200 	mov.w	r2, #0
 800c378:	d126      	bne.n	800c3c8 <_dtoa_r+0x5e8>
 800c37a:	4b1c      	ldr	r3, [pc, #112]	; (800c3ec <_dtoa_r+0x60c>)
 800c37c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c380:	f7f3 ff84 	bl	800028c <__adddf3>
 800c384:	4602      	mov	r2, r0
 800c386:	460b      	mov	r3, r1
 800c388:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c38c:	f7f4 fbc4 	bl	8000b18 <__aeabi_dcmpgt>
 800c390:	2800      	cmp	r0, #0
 800c392:	d174      	bne.n	800c47e <_dtoa_r+0x69e>
 800c394:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c398:	2000      	movs	r0, #0
 800c39a:	4914      	ldr	r1, [pc, #80]	; (800c3ec <_dtoa_r+0x60c>)
 800c39c:	f7f3 ff74 	bl	8000288 <__aeabi_dsub>
 800c3a0:	4602      	mov	r2, r0
 800c3a2:	460b      	mov	r3, r1
 800c3a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c3a8:	f7f4 fb98 	bl	8000adc <__aeabi_dcmplt>
 800c3ac:	2800      	cmp	r0, #0
 800c3ae:	f43f af30 	beq.w	800c212 <_dtoa_r+0x432>
 800c3b2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c3b6:	2b30      	cmp	r3, #48	; 0x30
 800c3b8:	f105 32ff 	add.w	r2, r5, #4294967295
 800c3bc:	d002      	beq.n	800c3c4 <_dtoa_r+0x5e4>
 800c3be:	f8dd a020 	ldr.w	sl, [sp, #32]
 800c3c2:	e04a      	b.n	800c45a <_dtoa_r+0x67a>
 800c3c4:	4615      	mov	r5, r2
 800c3c6:	e7f4      	b.n	800c3b2 <_dtoa_r+0x5d2>
 800c3c8:	4b05      	ldr	r3, [pc, #20]	; (800c3e0 <_dtoa_r+0x600>)
 800c3ca:	f7f4 f915 	bl	80005f8 <__aeabi_dmul>
 800c3ce:	e9cd 0100 	strd	r0, r1, [sp]
 800c3d2:	e7bc      	b.n	800c34e <_dtoa_r+0x56e>
 800c3d4:	0800dd18 	.word	0x0800dd18
 800c3d8:	0800dcf0 	.word	0x0800dcf0
 800c3dc:	3ff00000 	.word	0x3ff00000
 800c3e0:	40240000 	.word	0x40240000
 800c3e4:	401c0000 	.word	0x401c0000
 800c3e8:	40140000 	.word	0x40140000
 800c3ec:	3fe00000 	.word	0x3fe00000
 800c3f0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c3f4:	465d      	mov	r5, fp
 800c3f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c3fa:	4630      	mov	r0, r6
 800c3fc:	4639      	mov	r1, r7
 800c3fe:	f7f4 fa25 	bl	800084c <__aeabi_ddiv>
 800c402:	f7f4 fba9 	bl	8000b58 <__aeabi_d2iz>
 800c406:	4680      	mov	r8, r0
 800c408:	f7f4 f88c 	bl	8000524 <__aeabi_i2d>
 800c40c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c410:	f7f4 f8f2 	bl	80005f8 <__aeabi_dmul>
 800c414:	4602      	mov	r2, r0
 800c416:	460b      	mov	r3, r1
 800c418:	4630      	mov	r0, r6
 800c41a:	4639      	mov	r1, r7
 800c41c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800c420:	f7f3 ff32 	bl	8000288 <__aeabi_dsub>
 800c424:	f805 6b01 	strb.w	r6, [r5], #1
 800c428:	eba5 060b 	sub.w	r6, r5, fp
 800c42c:	45b1      	cmp	r9, r6
 800c42e:	4602      	mov	r2, r0
 800c430:	460b      	mov	r3, r1
 800c432:	d139      	bne.n	800c4a8 <_dtoa_r+0x6c8>
 800c434:	f7f3 ff2a 	bl	800028c <__adddf3>
 800c438:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c43c:	4606      	mov	r6, r0
 800c43e:	460f      	mov	r7, r1
 800c440:	f7f4 fb6a 	bl	8000b18 <__aeabi_dcmpgt>
 800c444:	b9c8      	cbnz	r0, 800c47a <_dtoa_r+0x69a>
 800c446:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c44a:	4630      	mov	r0, r6
 800c44c:	4639      	mov	r1, r7
 800c44e:	f7f4 fb3b 	bl	8000ac8 <__aeabi_dcmpeq>
 800c452:	b110      	cbz	r0, 800c45a <_dtoa_r+0x67a>
 800c454:	f018 0f01 	tst.w	r8, #1
 800c458:	d10f      	bne.n	800c47a <_dtoa_r+0x69a>
 800c45a:	9904      	ldr	r1, [sp, #16]
 800c45c:	4620      	mov	r0, r4
 800c45e:	f000 fcaa 	bl	800cdb6 <_Bfree>
 800c462:	2300      	movs	r3, #0
 800c464:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c466:	702b      	strb	r3, [r5, #0]
 800c468:	f10a 0301 	add.w	r3, sl, #1
 800c46c:	6013      	str	r3, [r2, #0]
 800c46e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c470:	2b00      	cmp	r3, #0
 800c472:	f000 8241 	beq.w	800c8f8 <_dtoa_r+0xb18>
 800c476:	601d      	str	r5, [r3, #0]
 800c478:	e23e      	b.n	800c8f8 <_dtoa_r+0xb18>
 800c47a:	f8cd a020 	str.w	sl, [sp, #32]
 800c47e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c482:	2a39      	cmp	r2, #57	; 0x39
 800c484:	f105 33ff 	add.w	r3, r5, #4294967295
 800c488:	d108      	bne.n	800c49c <_dtoa_r+0x6bc>
 800c48a:	459b      	cmp	fp, r3
 800c48c:	d10a      	bne.n	800c4a4 <_dtoa_r+0x6c4>
 800c48e:	9b08      	ldr	r3, [sp, #32]
 800c490:	3301      	adds	r3, #1
 800c492:	9308      	str	r3, [sp, #32]
 800c494:	2330      	movs	r3, #48	; 0x30
 800c496:	f88b 3000 	strb.w	r3, [fp]
 800c49a:	465b      	mov	r3, fp
 800c49c:	781a      	ldrb	r2, [r3, #0]
 800c49e:	3201      	adds	r2, #1
 800c4a0:	701a      	strb	r2, [r3, #0]
 800c4a2:	e78c      	b.n	800c3be <_dtoa_r+0x5de>
 800c4a4:	461d      	mov	r5, r3
 800c4a6:	e7ea      	b.n	800c47e <_dtoa_r+0x69e>
 800c4a8:	2200      	movs	r2, #0
 800c4aa:	4b9b      	ldr	r3, [pc, #620]	; (800c718 <_dtoa_r+0x938>)
 800c4ac:	f7f4 f8a4 	bl	80005f8 <__aeabi_dmul>
 800c4b0:	2200      	movs	r2, #0
 800c4b2:	2300      	movs	r3, #0
 800c4b4:	4606      	mov	r6, r0
 800c4b6:	460f      	mov	r7, r1
 800c4b8:	f7f4 fb06 	bl	8000ac8 <__aeabi_dcmpeq>
 800c4bc:	2800      	cmp	r0, #0
 800c4be:	d09a      	beq.n	800c3f6 <_dtoa_r+0x616>
 800c4c0:	e7cb      	b.n	800c45a <_dtoa_r+0x67a>
 800c4c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c4c4:	2a00      	cmp	r2, #0
 800c4c6:	f000 808b 	beq.w	800c5e0 <_dtoa_r+0x800>
 800c4ca:	9a06      	ldr	r2, [sp, #24]
 800c4cc:	2a01      	cmp	r2, #1
 800c4ce:	dc6e      	bgt.n	800c5ae <_dtoa_r+0x7ce>
 800c4d0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c4d2:	2a00      	cmp	r2, #0
 800c4d4:	d067      	beq.n	800c5a6 <_dtoa_r+0x7c6>
 800c4d6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c4da:	9f07      	ldr	r7, [sp, #28]
 800c4dc:	9d05      	ldr	r5, [sp, #20]
 800c4de:	9a05      	ldr	r2, [sp, #20]
 800c4e0:	2101      	movs	r1, #1
 800c4e2:	441a      	add	r2, r3
 800c4e4:	4620      	mov	r0, r4
 800c4e6:	9205      	str	r2, [sp, #20]
 800c4e8:	4498      	add	r8, r3
 800c4ea:	f000 fd04 	bl	800cef6 <__i2b>
 800c4ee:	4606      	mov	r6, r0
 800c4f0:	2d00      	cmp	r5, #0
 800c4f2:	dd0c      	ble.n	800c50e <_dtoa_r+0x72e>
 800c4f4:	f1b8 0f00 	cmp.w	r8, #0
 800c4f8:	dd09      	ble.n	800c50e <_dtoa_r+0x72e>
 800c4fa:	4545      	cmp	r5, r8
 800c4fc:	9a05      	ldr	r2, [sp, #20]
 800c4fe:	462b      	mov	r3, r5
 800c500:	bfa8      	it	ge
 800c502:	4643      	movge	r3, r8
 800c504:	1ad2      	subs	r2, r2, r3
 800c506:	9205      	str	r2, [sp, #20]
 800c508:	1aed      	subs	r5, r5, r3
 800c50a:	eba8 0803 	sub.w	r8, r8, r3
 800c50e:	9b07      	ldr	r3, [sp, #28]
 800c510:	b1eb      	cbz	r3, 800c54e <_dtoa_r+0x76e>
 800c512:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c514:	2b00      	cmp	r3, #0
 800c516:	d067      	beq.n	800c5e8 <_dtoa_r+0x808>
 800c518:	b18f      	cbz	r7, 800c53e <_dtoa_r+0x75e>
 800c51a:	4631      	mov	r1, r6
 800c51c:	463a      	mov	r2, r7
 800c51e:	4620      	mov	r0, r4
 800c520:	f000 fd88 	bl	800d034 <__pow5mult>
 800c524:	9a04      	ldr	r2, [sp, #16]
 800c526:	4601      	mov	r1, r0
 800c528:	4606      	mov	r6, r0
 800c52a:	4620      	mov	r0, r4
 800c52c:	f000 fcec 	bl	800cf08 <__multiply>
 800c530:	9904      	ldr	r1, [sp, #16]
 800c532:	9008      	str	r0, [sp, #32]
 800c534:	4620      	mov	r0, r4
 800c536:	f000 fc3e 	bl	800cdb6 <_Bfree>
 800c53a:	9b08      	ldr	r3, [sp, #32]
 800c53c:	9304      	str	r3, [sp, #16]
 800c53e:	9b07      	ldr	r3, [sp, #28]
 800c540:	1bda      	subs	r2, r3, r7
 800c542:	d004      	beq.n	800c54e <_dtoa_r+0x76e>
 800c544:	9904      	ldr	r1, [sp, #16]
 800c546:	4620      	mov	r0, r4
 800c548:	f000 fd74 	bl	800d034 <__pow5mult>
 800c54c:	9004      	str	r0, [sp, #16]
 800c54e:	2101      	movs	r1, #1
 800c550:	4620      	mov	r0, r4
 800c552:	f000 fcd0 	bl	800cef6 <__i2b>
 800c556:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c558:	4607      	mov	r7, r0
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	f000 81d0 	beq.w	800c900 <_dtoa_r+0xb20>
 800c560:	461a      	mov	r2, r3
 800c562:	4601      	mov	r1, r0
 800c564:	4620      	mov	r0, r4
 800c566:	f000 fd65 	bl	800d034 <__pow5mult>
 800c56a:	9b06      	ldr	r3, [sp, #24]
 800c56c:	2b01      	cmp	r3, #1
 800c56e:	4607      	mov	r7, r0
 800c570:	dc40      	bgt.n	800c5f4 <_dtoa_r+0x814>
 800c572:	9b00      	ldr	r3, [sp, #0]
 800c574:	2b00      	cmp	r3, #0
 800c576:	d139      	bne.n	800c5ec <_dtoa_r+0x80c>
 800c578:	9b01      	ldr	r3, [sp, #4]
 800c57a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d136      	bne.n	800c5f0 <_dtoa_r+0x810>
 800c582:	9b01      	ldr	r3, [sp, #4]
 800c584:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c588:	0d1b      	lsrs	r3, r3, #20
 800c58a:	051b      	lsls	r3, r3, #20
 800c58c:	b12b      	cbz	r3, 800c59a <_dtoa_r+0x7ba>
 800c58e:	9b05      	ldr	r3, [sp, #20]
 800c590:	3301      	adds	r3, #1
 800c592:	9305      	str	r3, [sp, #20]
 800c594:	f108 0801 	add.w	r8, r8, #1
 800c598:	2301      	movs	r3, #1
 800c59a:	9307      	str	r3, [sp, #28]
 800c59c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d12a      	bne.n	800c5f8 <_dtoa_r+0x818>
 800c5a2:	2001      	movs	r0, #1
 800c5a4:	e030      	b.n	800c608 <_dtoa_r+0x828>
 800c5a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c5a8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c5ac:	e795      	b.n	800c4da <_dtoa_r+0x6fa>
 800c5ae:	9b07      	ldr	r3, [sp, #28]
 800c5b0:	f109 37ff 	add.w	r7, r9, #4294967295
 800c5b4:	42bb      	cmp	r3, r7
 800c5b6:	bfbf      	itttt	lt
 800c5b8:	9b07      	ldrlt	r3, [sp, #28]
 800c5ba:	9707      	strlt	r7, [sp, #28]
 800c5bc:	1afa      	sublt	r2, r7, r3
 800c5be:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800c5c0:	bfbb      	ittet	lt
 800c5c2:	189b      	addlt	r3, r3, r2
 800c5c4:	930e      	strlt	r3, [sp, #56]	; 0x38
 800c5c6:	1bdf      	subge	r7, r3, r7
 800c5c8:	2700      	movlt	r7, #0
 800c5ca:	f1b9 0f00 	cmp.w	r9, #0
 800c5ce:	bfb5      	itete	lt
 800c5d0:	9b05      	ldrlt	r3, [sp, #20]
 800c5d2:	9d05      	ldrge	r5, [sp, #20]
 800c5d4:	eba3 0509 	sublt.w	r5, r3, r9
 800c5d8:	464b      	movge	r3, r9
 800c5da:	bfb8      	it	lt
 800c5dc:	2300      	movlt	r3, #0
 800c5de:	e77e      	b.n	800c4de <_dtoa_r+0x6fe>
 800c5e0:	9f07      	ldr	r7, [sp, #28]
 800c5e2:	9d05      	ldr	r5, [sp, #20]
 800c5e4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800c5e6:	e783      	b.n	800c4f0 <_dtoa_r+0x710>
 800c5e8:	9a07      	ldr	r2, [sp, #28]
 800c5ea:	e7ab      	b.n	800c544 <_dtoa_r+0x764>
 800c5ec:	2300      	movs	r3, #0
 800c5ee:	e7d4      	b.n	800c59a <_dtoa_r+0x7ba>
 800c5f0:	9b00      	ldr	r3, [sp, #0]
 800c5f2:	e7d2      	b.n	800c59a <_dtoa_r+0x7ba>
 800c5f4:	2300      	movs	r3, #0
 800c5f6:	9307      	str	r3, [sp, #28]
 800c5f8:	693b      	ldr	r3, [r7, #16]
 800c5fa:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800c5fe:	6918      	ldr	r0, [r3, #16]
 800c600:	f000 fc2b 	bl	800ce5a <__hi0bits>
 800c604:	f1c0 0020 	rsb	r0, r0, #32
 800c608:	4440      	add	r0, r8
 800c60a:	f010 001f 	ands.w	r0, r0, #31
 800c60e:	d047      	beq.n	800c6a0 <_dtoa_r+0x8c0>
 800c610:	f1c0 0320 	rsb	r3, r0, #32
 800c614:	2b04      	cmp	r3, #4
 800c616:	dd3b      	ble.n	800c690 <_dtoa_r+0x8b0>
 800c618:	9b05      	ldr	r3, [sp, #20]
 800c61a:	f1c0 001c 	rsb	r0, r0, #28
 800c61e:	4403      	add	r3, r0
 800c620:	9305      	str	r3, [sp, #20]
 800c622:	4405      	add	r5, r0
 800c624:	4480      	add	r8, r0
 800c626:	9b05      	ldr	r3, [sp, #20]
 800c628:	2b00      	cmp	r3, #0
 800c62a:	dd05      	ble.n	800c638 <_dtoa_r+0x858>
 800c62c:	461a      	mov	r2, r3
 800c62e:	9904      	ldr	r1, [sp, #16]
 800c630:	4620      	mov	r0, r4
 800c632:	f000 fd4d 	bl	800d0d0 <__lshift>
 800c636:	9004      	str	r0, [sp, #16]
 800c638:	f1b8 0f00 	cmp.w	r8, #0
 800c63c:	dd05      	ble.n	800c64a <_dtoa_r+0x86a>
 800c63e:	4639      	mov	r1, r7
 800c640:	4642      	mov	r2, r8
 800c642:	4620      	mov	r0, r4
 800c644:	f000 fd44 	bl	800d0d0 <__lshift>
 800c648:	4607      	mov	r7, r0
 800c64a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c64c:	b353      	cbz	r3, 800c6a4 <_dtoa_r+0x8c4>
 800c64e:	4639      	mov	r1, r7
 800c650:	9804      	ldr	r0, [sp, #16]
 800c652:	f000 fd91 	bl	800d178 <__mcmp>
 800c656:	2800      	cmp	r0, #0
 800c658:	da24      	bge.n	800c6a4 <_dtoa_r+0x8c4>
 800c65a:	2300      	movs	r3, #0
 800c65c:	220a      	movs	r2, #10
 800c65e:	9904      	ldr	r1, [sp, #16]
 800c660:	4620      	mov	r0, r4
 800c662:	f000 fbbf 	bl	800cde4 <__multadd>
 800c666:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c668:	9004      	str	r0, [sp, #16]
 800c66a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c66e:	2b00      	cmp	r3, #0
 800c670:	f000 814d 	beq.w	800c90e <_dtoa_r+0xb2e>
 800c674:	2300      	movs	r3, #0
 800c676:	4631      	mov	r1, r6
 800c678:	220a      	movs	r2, #10
 800c67a:	4620      	mov	r0, r4
 800c67c:	f000 fbb2 	bl	800cde4 <__multadd>
 800c680:	9b02      	ldr	r3, [sp, #8]
 800c682:	2b00      	cmp	r3, #0
 800c684:	4606      	mov	r6, r0
 800c686:	dc4f      	bgt.n	800c728 <_dtoa_r+0x948>
 800c688:	9b06      	ldr	r3, [sp, #24]
 800c68a:	2b02      	cmp	r3, #2
 800c68c:	dd4c      	ble.n	800c728 <_dtoa_r+0x948>
 800c68e:	e011      	b.n	800c6b4 <_dtoa_r+0x8d4>
 800c690:	d0c9      	beq.n	800c626 <_dtoa_r+0x846>
 800c692:	9a05      	ldr	r2, [sp, #20]
 800c694:	331c      	adds	r3, #28
 800c696:	441a      	add	r2, r3
 800c698:	9205      	str	r2, [sp, #20]
 800c69a:	441d      	add	r5, r3
 800c69c:	4498      	add	r8, r3
 800c69e:	e7c2      	b.n	800c626 <_dtoa_r+0x846>
 800c6a0:	4603      	mov	r3, r0
 800c6a2:	e7f6      	b.n	800c692 <_dtoa_r+0x8b2>
 800c6a4:	f1b9 0f00 	cmp.w	r9, #0
 800c6a8:	dc38      	bgt.n	800c71c <_dtoa_r+0x93c>
 800c6aa:	9b06      	ldr	r3, [sp, #24]
 800c6ac:	2b02      	cmp	r3, #2
 800c6ae:	dd35      	ble.n	800c71c <_dtoa_r+0x93c>
 800c6b0:	f8cd 9008 	str.w	r9, [sp, #8]
 800c6b4:	9b02      	ldr	r3, [sp, #8]
 800c6b6:	b963      	cbnz	r3, 800c6d2 <_dtoa_r+0x8f2>
 800c6b8:	4639      	mov	r1, r7
 800c6ba:	2205      	movs	r2, #5
 800c6bc:	4620      	mov	r0, r4
 800c6be:	f000 fb91 	bl	800cde4 <__multadd>
 800c6c2:	4601      	mov	r1, r0
 800c6c4:	4607      	mov	r7, r0
 800c6c6:	9804      	ldr	r0, [sp, #16]
 800c6c8:	f000 fd56 	bl	800d178 <__mcmp>
 800c6cc:	2800      	cmp	r0, #0
 800c6ce:	f73f adcc 	bgt.w	800c26a <_dtoa_r+0x48a>
 800c6d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c6d4:	465d      	mov	r5, fp
 800c6d6:	ea6f 0a03 	mvn.w	sl, r3
 800c6da:	f04f 0900 	mov.w	r9, #0
 800c6de:	4639      	mov	r1, r7
 800c6e0:	4620      	mov	r0, r4
 800c6e2:	f000 fb68 	bl	800cdb6 <_Bfree>
 800c6e6:	2e00      	cmp	r6, #0
 800c6e8:	f43f aeb7 	beq.w	800c45a <_dtoa_r+0x67a>
 800c6ec:	f1b9 0f00 	cmp.w	r9, #0
 800c6f0:	d005      	beq.n	800c6fe <_dtoa_r+0x91e>
 800c6f2:	45b1      	cmp	r9, r6
 800c6f4:	d003      	beq.n	800c6fe <_dtoa_r+0x91e>
 800c6f6:	4649      	mov	r1, r9
 800c6f8:	4620      	mov	r0, r4
 800c6fa:	f000 fb5c 	bl	800cdb6 <_Bfree>
 800c6fe:	4631      	mov	r1, r6
 800c700:	4620      	mov	r0, r4
 800c702:	f000 fb58 	bl	800cdb6 <_Bfree>
 800c706:	e6a8      	b.n	800c45a <_dtoa_r+0x67a>
 800c708:	2700      	movs	r7, #0
 800c70a:	463e      	mov	r6, r7
 800c70c:	e7e1      	b.n	800c6d2 <_dtoa_r+0x8f2>
 800c70e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800c712:	463e      	mov	r6, r7
 800c714:	e5a9      	b.n	800c26a <_dtoa_r+0x48a>
 800c716:	bf00      	nop
 800c718:	40240000 	.word	0x40240000
 800c71c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c71e:	f8cd 9008 	str.w	r9, [sp, #8]
 800c722:	2b00      	cmp	r3, #0
 800c724:	f000 80fa 	beq.w	800c91c <_dtoa_r+0xb3c>
 800c728:	2d00      	cmp	r5, #0
 800c72a:	dd05      	ble.n	800c738 <_dtoa_r+0x958>
 800c72c:	4631      	mov	r1, r6
 800c72e:	462a      	mov	r2, r5
 800c730:	4620      	mov	r0, r4
 800c732:	f000 fccd 	bl	800d0d0 <__lshift>
 800c736:	4606      	mov	r6, r0
 800c738:	9b07      	ldr	r3, [sp, #28]
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d04c      	beq.n	800c7d8 <_dtoa_r+0x9f8>
 800c73e:	6871      	ldr	r1, [r6, #4]
 800c740:	4620      	mov	r0, r4
 800c742:	f000 fb04 	bl	800cd4e <_Balloc>
 800c746:	6932      	ldr	r2, [r6, #16]
 800c748:	3202      	adds	r2, #2
 800c74a:	4605      	mov	r5, r0
 800c74c:	0092      	lsls	r2, r2, #2
 800c74e:	f106 010c 	add.w	r1, r6, #12
 800c752:	300c      	adds	r0, #12
 800c754:	f000 faf0 	bl	800cd38 <memcpy>
 800c758:	2201      	movs	r2, #1
 800c75a:	4629      	mov	r1, r5
 800c75c:	4620      	mov	r0, r4
 800c75e:	f000 fcb7 	bl	800d0d0 <__lshift>
 800c762:	9b00      	ldr	r3, [sp, #0]
 800c764:	f8cd b014 	str.w	fp, [sp, #20]
 800c768:	f003 0301 	and.w	r3, r3, #1
 800c76c:	46b1      	mov	r9, r6
 800c76e:	9307      	str	r3, [sp, #28]
 800c770:	4606      	mov	r6, r0
 800c772:	4639      	mov	r1, r7
 800c774:	9804      	ldr	r0, [sp, #16]
 800c776:	f7ff faa5 	bl	800bcc4 <quorem>
 800c77a:	4649      	mov	r1, r9
 800c77c:	4605      	mov	r5, r0
 800c77e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800c782:	9804      	ldr	r0, [sp, #16]
 800c784:	f000 fcf8 	bl	800d178 <__mcmp>
 800c788:	4632      	mov	r2, r6
 800c78a:	9000      	str	r0, [sp, #0]
 800c78c:	4639      	mov	r1, r7
 800c78e:	4620      	mov	r0, r4
 800c790:	f000 fd0c 	bl	800d1ac <__mdiff>
 800c794:	68c3      	ldr	r3, [r0, #12]
 800c796:	4602      	mov	r2, r0
 800c798:	bb03      	cbnz	r3, 800c7dc <_dtoa_r+0x9fc>
 800c79a:	4601      	mov	r1, r0
 800c79c:	9008      	str	r0, [sp, #32]
 800c79e:	9804      	ldr	r0, [sp, #16]
 800c7a0:	f000 fcea 	bl	800d178 <__mcmp>
 800c7a4:	9a08      	ldr	r2, [sp, #32]
 800c7a6:	4603      	mov	r3, r0
 800c7a8:	4611      	mov	r1, r2
 800c7aa:	4620      	mov	r0, r4
 800c7ac:	9308      	str	r3, [sp, #32]
 800c7ae:	f000 fb02 	bl	800cdb6 <_Bfree>
 800c7b2:	9b08      	ldr	r3, [sp, #32]
 800c7b4:	b9a3      	cbnz	r3, 800c7e0 <_dtoa_r+0xa00>
 800c7b6:	9a06      	ldr	r2, [sp, #24]
 800c7b8:	b992      	cbnz	r2, 800c7e0 <_dtoa_r+0xa00>
 800c7ba:	9a07      	ldr	r2, [sp, #28]
 800c7bc:	b982      	cbnz	r2, 800c7e0 <_dtoa_r+0xa00>
 800c7be:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800c7c2:	d029      	beq.n	800c818 <_dtoa_r+0xa38>
 800c7c4:	9b00      	ldr	r3, [sp, #0]
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	dd01      	ble.n	800c7ce <_dtoa_r+0x9ee>
 800c7ca:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800c7ce:	9b05      	ldr	r3, [sp, #20]
 800c7d0:	1c5d      	adds	r5, r3, #1
 800c7d2:	f883 8000 	strb.w	r8, [r3]
 800c7d6:	e782      	b.n	800c6de <_dtoa_r+0x8fe>
 800c7d8:	4630      	mov	r0, r6
 800c7da:	e7c2      	b.n	800c762 <_dtoa_r+0x982>
 800c7dc:	2301      	movs	r3, #1
 800c7de:	e7e3      	b.n	800c7a8 <_dtoa_r+0x9c8>
 800c7e0:	9a00      	ldr	r2, [sp, #0]
 800c7e2:	2a00      	cmp	r2, #0
 800c7e4:	db04      	blt.n	800c7f0 <_dtoa_r+0xa10>
 800c7e6:	d125      	bne.n	800c834 <_dtoa_r+0xa54>
 800c7e8:	9a06      	ldr	r2, [sp, #24]
 800c7ea:	bb1a      	cbnz	r2, 800c834 <_dtoa_r+0xa54>
 800c7ec:	9a07      	ldr	r2, [sp, #28]
 800c7ee:	bb0a      	cbnz	r2, 800c834 <_dtoa_r+0xa54>
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	ddec      	ble.n	800c7ce <_dtoa_r+0x9ee>
 800c7f4:	2201      	movs	r2, #1
 800c7f6:	9904      	ldr	r1, [sp, #16]
 800c7f8:	4620      	mov	r0, r4
 800c7fa:	f000 fc69 	bl	800d0d0 <__lshift>
 800c7fe:	4639      	mov	r1, r7
 800c800:	9004      	str	r0, [sp, #16]
 800c802:	f000 fcb9 	bl	800d178 <__mcmp>
 800c806:	2800      	cmp	r0, #0
 800c808:	dc03      	bgt.n	800c812 <_dtoa_r+0xa32>
 800c80a:	d1e0      	bne.n	800c7ce <_dtoa_r+0x9ee>
 800c80c:	f018 0f01 	tst.w	r8, #1
 800c810:	d0dd      	beq.n	800c7ce <_dtoa_r+0x9ee>
 800c812:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800c816:	d1d8      	bne.n	800c7ca <_dtoa_r+0x9ea>
 800c818:	9b05      	ldr	r3, [sp, #20]
 800c81a:	9a05      	ldr	r2, [sp, #20]
 800c81c:	1c5d      	adds	r5, r3, #1
 800c81e:	2339      	movs	r3, #57	; 0x39
 800c820:	7013      	strb	r3, [r2, #0]
 800c822:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c826:	2b39      	cmp	r3, #57	; 0x39
 800c828:	f105 32ff 	add.w	r2, r5, #4294967295
 800c82c:	d04f      	beq.n	800c8ce <_dtoa_r+0xaee>
 800c82e:	3301      	adds	r3, #1
 800c830:	7013      	strb	r3, [r2, #0]
 800c832:	e754      	b.n	800c6de <_dtoa_r+0x8fe>
 800c834:	9a05      	ldr	r2, [sp, #20]
 800c836:	2b00      	cmp	r3, #0
 800c838:	f102 0501 	add.w	r5, r2, #1
 800c83c:	dd06      	ble.n	800c84c <_dtoa_r+0xa6c>
 800c83e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800c842:	d0e9      	beq.n	800c818 <_dtoa_r+0xa38>
 800c844:	f108 0801 	add.w	r8, r8, #1
 800c848:	9b05      	ldr	r3, [sp, #20]
 800c84a:	e7c2      	b.n	800c7d2 <_dtoa_r+0x9f2>
 800c84c:	9a02      	ldr	r2, [sp, #8]
 800c84e:	f805 8c01 	strb.w	r8, [r5, #-1]
 800c852:	eba5 030b 	sub.w	r3, r5, fp
 800c856:	4293      	cmp	r3, r2
 800c858:	d021      	beq.n	800c89e <_dtoa_r+0xabe>
 800c85a:	2300      	movs	r3, #0
 800c85c:	220a      	movs	r2, #10
 800c85e:	9904      	ldr	r1, [sp, #16]
 800c860:	4620      	mov	r0, r4
 800c862:	f000 fabf 	bl	800cde4 <__multadd>
 800c866:	45b1      	cmp	r9, r6
 800c868:	9004      	str	r0, [sp, #16]
 800c86a:	f04f 0300 	mov.w	r3, #0
 800c86e:	f04f 020a 	mov.w	r2, #10
 800c872:	4649      	mov	r1, r9
 800c874:	4620      	mov	r0, r4
 800c876:	d105      	bne.n	800c884 <_dtoa_r+0xaa4>
 800c878:	f000 fab4 	bl	800cde4 <__multadd>
 800c87c:	4681      	mov	r9, r0
 800c87e:	4606      	mov	r6, r0
 800c880:	9505      	str	r5, [sp, #20]
 800c882:	e776      	b.n	800c772 <_dtoa_r+0x992>
 800c884:	f000 faae 	bl	800cde4 <__multadd>
 800c888:	4631      	mov	r1, r6
 800c88a:	4681      	mov	r9, r0
 800c88c:	2300      	movs	r3, #0
 800c88e:	220a      	movs	r2, #10
 800c890:	4620      	mov	r0, r4
 800c892:	f000 faa7 	bl	800cde4 <__multadd>
 800c896:	4606      	mov	r6, r0
 800c898:	e7f2      	b.n	800c880 <_dtoa_r+0xaa0>
 800c89a:	f04f 0900 	mov.w	r9, #0
 800c89e:	2201      	movs	r2, #1
 800c8a0:	9904      	ldr	r1, [sp, #16]
 800c8a2:	4620      	mov	r0, r4
 800c8a4:	f000 fc14 	bl	800d0d0 <__lshift>
 800c8a8:	4639      	mov	r1, r7
 800c8aa:	9004      	str	r0, [sp, #16]
 800c8ac:	f000 fc64 	bl	800d178 <__mcmp>
 800c8b0:	2800      	cmp	r0, #0
 800c8b2:	dcb6      	bgt.n	800c822 <_dtoa_r+0xa42>
 800c8b4:	d102      	bne.n	800c8bc <_dtoa_r+0xadc>
 800c8b6:	f018 0f01 	tst.w	r8, #1
 800c8ba:	d1b2      	bne.n	800c822 <_dtoa_r+0xa42>
 800c8bc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c8c0:	2b30      	cmp	r3, #48	; 0x30
 800c8c2:	f105 32ff 	add.w	r2, r5, #4294967295
 800c8c6:	f47f af0a 	bne.w	800c6de <_dtoa_r+0x8fe>
 800c8ca:	4615      	mov	r5, r2
 800c8cc:	e7f6      	b.n	800c8bc <_dtoa_r+0xadc>
 800c8ce:	4593      	cmp	fp, r2
 800c8d0:	d105      	bne.n	800c8de <_dtoa_r+0xafe>
 800c8d2:	2331      	movs	r3, #49	; 0x31
 800c8d4:	f10a 0a01 	add.w	sl, sl, #1
 800c8d8:	f88b 3000 	strb.w	r3, [fp]
 800c8dc:	e6ff      	b.n	800c6de <_dtoa_r+0x8fe>
 800c8de:	4615      	mov	r5, r2
 800c8e0:	e79f      	b.n	800c822 <_dtoa_r+0xa42>
 800c8e2:	f8df b064 	ldr.w	fp, [pc, #100]	; 800c948 <_dtoa_r+0xb68>
 800c8e6:	e007      	b.n	800c8f8 <_dtoa_r+0xb18>
 800c8e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c8ea:	f8df b060 	ldr.w	fp, [pc, #96]	; 800c94c <_dtoa_r+0xb6c>
 800c8ee:	b11b      	cbz	r3, 800c8f8 <_dtoa_r+0xb18>
 800c8f0:	f10b 0308 	add.w	r3, fp, #8
 800c8f4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c8f6:	6013      	str	r3, [r2, #0]
 800c8f8:	4658      	mov	r0, fp
 800c8fa:	b017      	add	sp, #92	; 0x5c
 800c8fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c900:	9b06      	ldr	r3, [sp, #24]
 800c902:	2b01      	cmp	r3, #1
 800c904:	f77f ae35 	ble.w	800c572 <_dtoa_r+0x792>
 800c908:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c90a:	9307      	str	r3, [sp, #28]
 800c90c:	e649      	b.n	800c5a2 <_dtoa_r+0x7c2>
 800c90e:	9b02      	ldr	r3, [sp, #8]
 800c910:	2b00      	cmp	r3, #0
 800c912:	dc03      	bgt.n	800c91c <_dtoa_r+0xb3c>
 800c914:	9b06      	ldr	r3, [sp, #24]
 800c916:	2b02      	cmp	r3, #2
 800c918:	f73f aecc 	bgt.w	800c6b4 <_dtoa_r+0x8d4>
 800c91c:	465d      	mov	r5, fp
 800c91e:	4639      	mov	r1, r7
 800c920:	9804      	ldr	r0, [sp, #16]
 800c922:	f7ff f9cf 	bl	800bcc4 <quorem>
 800c926:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800c92a:	f805 8b01 	strb.w	r8, [r5], #1
 800c92e:	9a02      	ldr	r2, [sp, #8]
 800c930:	eba5 030b 	sub.w	r3, r5, fp
 800c934:	429a      	cmp	r2, r3
 800c936:	ddb0      	ble.n	800c89a <_dtoa_r+0xaba>
 800c938:	2300      	movs	r3, #0
 800c93a:	220a      	movs	r2, #10
 800c93c:	9904      	ldr	r1, [sp, #16]
 800c93e:	4620      	mov	r0, r4
 800c940:	f000 fa50 	bl	800cde4 <__multadd>
 800c944:	9004      	str	r0, [sp, #16]
 800c946:	e7ea      	b.n	800c91e <_dtoa_r+0xb3e>
 800c948:	0800dc5c 	.word	0x0800dc5c
 800c94c:	0800dc80 	.word	0x0800dc80

0800c950 <__sflush_r>:
 800c950:	898a      	ldrh	r2, [r1, #12]
 800c952:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c956:	4605      	mov	r5, r0
 800c958:	0710      	lsls	r0, r2, #28
 800c95a:	460c      	mov	r4, r1
 800c95c:	d458      	bmi.n	800ca10 <__sflush_r+0xc0>
 800c95e:	684b      	ldr	r3, [r1, #4]
 800c960:	2b00      	cmp	r3, #0
 800c962:	dc05      	bgt.n	800c970 <__sflush_r+0x20>
 800c964:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c966:	2b00      	cmp	r3, #0
 800c968:	dc02      	bgt.n	800c970 <__sflush_r+0x20>
 800c96a:	2000      	movs	r0, #0
 800c96c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c970:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c972:	2e00      	cmp	r6, #0
 800c974:	d0f9      	beq.n	800c96a <__sflush_r+0x1a>
 800c976:	2300      	movs	r3, #0
 800c978:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c97c:	682f      	ldr	r7, [r5, #0]
 800c97e:	6a21      	ldr	r1, [r4, #32]
 800c980:	602b      	str	r3, [r5, #0]
 800c982:	d032      	beq.n	800c9ea <__sflush_r+0x9a>
 800c984:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c986:	89a3      	ldrh	r3, [r4, #12]
 800c988:	075a      	lsls	r2, r3, #29
 800c98a:	d505      	bpl.n	800c998 <__sflush_r+0x48>
 800c98c:	6863      	ldr	r3, [r4, #4]
 800c98e:	1ac0      	subs	r0, r0, r3
 800c990:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c992:	b10b      	cbz	r3, 800c998 <__sflush_r+0x48>
 800c994:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c996:	1ac0      	subs	r0, r0, r3
 800c998:	2300      	movs	r3, #0
 800c99a:	4602      	mov	r2, r0
 800c99c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c99e:	6a21      	ldr	r1, [r4, #32]
 800c9a0:	4628      	mov	r0, r5
 800c9a2:	47b0      	blx	r6
 800c9a4:	1c43      	adds	r3, r0, #1
 800c9a6:	89a3      	ldrh	r3, [r4, #12]
 800c9a8:	d106      	bne.n	800c9b8 <__sflush_r+0x68>
 800c9aa:	6829      	ldr	r1, [r5, #0]
 800c9ac:	291d      	cmp	r1, #29
 800c9ae:	d848      	bhi.n	800ca42 <__sflush_r+0xf2>
 800c9b0:	4a29      	ldr	r2, [pc, #164]	; (800ca58 <__sflush_r+0x108>)
 800c9b2:	40ca      	lsrs	r2, r1
 800c9b4:	07d6      	lsls	r6, r2, #31
 800c9b6:	d544      	bpl.n	800ca42 <__sflush_r+0xf2>
 800c9b8:	2200      	movs	r2, #0
 800c9ba:	6062      	str	r2, [r4, #4]
 800c9bc:	04d9      	lsls	r1, r3, #19
 800c9be:	6922      	ldr	r2, [r4, #16]
 800c9c0:	6022      	str	r2, [r4, #0]
 800c9c2:	d504      	bpl.n	800c9ce <__sflush_r+0x7e>
 800c9c4:	1c42      	adds	r2, r0, #1
 800c9c6:	d101      	bne.n	800c9cc <__sflush_r+0x7c>
 800c9c8:	682b      	ldr	r3, [r5, #0]
 800c9ca:	b903      	cbnz	r3, 800c9ce <__sflush_r+0x7e>
 800c9cc:	6560      	str	r0, [r4, #84]	; 0x54
 800c9ce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c9d0:	602f      	str	r7, [r5, #0]
 800c9d2:	2900      	cmp	r1, #0
 800c9d4:	d0c9      	beq.n	800c96a <__sflush_r+0x1a>
 800c9d6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c9da:	4299      	cmp	r1, r3
 800c9dc:	d002      	beq.n	800c9e4 <__sflush_r+0x94>
 800c9de:	4628      	mov	r0, r5
 800c9e0:	f000 fc9e 	bl	800d320 <_free_r>
 800c9e4:	2000      	movs	r0, #0
 800c9e6:	6360      	str	r0, [r4, #52]	; 0x34
 800c9e8:	e7c0      	b.n	800c96c <__sflush_r+0x1c>
 800c9ea:	2301      	movs	r3, #1
 800c9ec:	4628      	mov	r0, r5
 800c9ee:	47b0      	blx	r6
 800c9f0:	1c41      	adds	r1, r0, #1
 800c9f2:	d1c8      	bne.n	800c986 <__sflush_r+0x36>
 800c9f4:	682b      	ldr	r3, [r5, #0]
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	d0c5      	beq.n	800c986 <__sflush_r+0x36>
 800c9fa:	2b1d      	cmp	r3, #29
 800c9fc:	d001      	beq.n	800ca02 <__sflush_r+0xb2>
 800c9fe:	2b16      	cmp	r3, #22
 800ca00:	d101      	bne.n	800ca06 <__sflush_r+0xb6>
 800ca02:	602f      	str	r7, [r5, #0]
 800ca04:	e7b1      	b.n	800c96a <__sflush_r+0x1a>
 800ca06:	89a3      	ldrh	r3, [r4, #12]
 800ca08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ca0c:	81a3      	strh	r3, [r4, #12]
 800ca0e:	e7ad      	b.n	800c96c <__sflush_r+0x1c>
 800ca10:	690f      	ldr	r7, [r1, #16]
 800ca12:	2f00      	cmp	r7, #0
 800ca14:	d0a9      	beq.n	800c96a <__sflush_r+0x1a>
 800ca16:	0793      	lsls	r3, r2, #30
 800ca18:	680e      	ldr	r6, [r1, #0]
 800ca1a:	bf08      	it	eq
 800ca1c:	694b      	ldreq	r3, [r1, #20]
 800ca1e:	600f      	str	r7, [r1, #0]
 800ca20:	bf18      	it	ne
 800ca22:	2300      	movne	r3, #0
 800ca24:	eba6 0807 	sub.w	r8, r6, r7
 800ca28:	608b      	str	r3, [r1, #8]
 800ca2a:	f1b8 0f00 	cmp.w	r8, #0
 800ca2e:	dd9c      	ble.n	800c96a <__sflush_r+0x1a>
 800ca30:	4643      	mov	r3, r8
 800ca32:	463a      	mov	r2, r7
 800ca34:	6a21      	ldr	r1, [r4, #32]
 800ca36:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ca38:	4628      	mov	r0, r5
 800ca3a:	47b0      	blx	r6
 800ca3c:	2800      	cmp	r0, #0
 800ca3e:	dc06      	bgt.n	800ca4e <__sflush_r+0xfe>
 800ca40:	89a3      	ldrh	r3, [r4, #12]
 800ca42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ca46:	81a3      	strh	r3, [r4, #12]
 800ca48:	f04f 30ff 	mov.w	r0, #4294967295
 800ca4c:	e78e      	b.n	800c96c <__sflush_r+0x1c>
 800ca4e:	4407      	add	r7, r0
 800ca50:	eba8 0800 	sub.w	r8, r8, r0
 800ca54:	e7e9      	b.n	800ca2a <__sflush_r+0xda>
 800ca56:	bf00      	nop
 800ca58:	20400001 	.word	0x20400001

0800ca5c <_fflush_r>:
 800ca5c:	b538      	push	{r3, r4, r5, lr}
 800ca5e:	690b      	ldr	r3, [r1, #16]
 800ca60:	4605      	mov	r5, r0
 800ca62:	460c      	mov	r4, r1
 800ca64:	b1db      	cbz	r3, 800ca9e <_fflush_r+0x42>
 800ca66:	b118      	cbz	r0, 800ca70 <_fflush_r+0x14>
 800ca68:	6983      	ldr	r3, [r0, #24]
 800ca6a:	b90b      	cbnz	r3, 800ca70 <_fflush_r+0x14>
 800ca6c:	f000 f860 	bl	800cb30 <__sinit>
 800ca70:	4b0c      	ldr	r3, [pc, #48]	; (800caa4 <_fflush_r+0x48>)
 800ca72:	429c      	cmp	r4, r3
 800ca74:	d109      	bne.n	800ca8a <_fflush_r+0x2e>
 800ca76:	686c      	ldr	r4, [r5, #4]
 800ca78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca7c:	b17b      	cbz	r3, 800ca9e <_fflush_r+0x42>
 800ca7e:	4621      	mov	r1, r4
 800ca80:	4628      	mov	r0, r5
 800ca82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ca86:	f7ff bf63 	b.w	800c950 <__sflush_r>
 800ca8a:	4b07      	ldr	r3, [pc, #28]	; (800caa8 <_fflush_r+0x4c>)
 800ca8c:	429c      	cmp	r4, r3
 800ca8e:	d101      	bne.n	800ca94 <_fflush_r+0x38>
 800ca90:	68ac      	ldr	r4, [r5, #8]
 800ca92:	e7f1      	b.n	800ca78 <_fflush_r+0x1c>
 800ca94:	4b05      	ldr	r3, [pc, #20]	; (800caac <_fflush_r+0x50>)
 800ca96:	429c      	cmp	r4, r3
 800ca98:	bf08      	it	eq
 800ca9a:	68ec      	ldreq	r4, [r5, #12]
 800ca9c:	e7ec      	b.n	800ca78 <_fflush_r+0x1c>
 800ca9e:	2000      	movs	r0, #0
 800caa0:	bd38      	pop	{r3, r4, r5, pc}
 800caa2:	bf00      	nop
 800caa4:	0800dcb0 	.word	0x0800dcb0
 800caa8:	0800dcd0 	.word	0x0800dcd0
 800caac:	0800dc90 	.word	0x0800dc90

0800cab0 <std>:
 800cab0:	2300      	movs	r3, #0
 800cab2:	b510      	push	{r4, lr}
 800cab4:	4604      	mov	r4, r0
 800cab6:	e9c0 3300 	strd	r3, r3, [r0]
 800caba:	6083      	str	r3, [r0, #8]
 800cabc:	8181      	strh	r1, [r0, #12]
 800cabe:	6643      	str	r3, [r0, #100]	; 0x64
 800cac0:	81c2      	strh	r2, [r0, #14]
 800cac2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cac6:	6183      	str	r3, [r0, #24]
 800cac8:	4619      	mov	r1, r3
 800caca:	2208      	movs	r2, #8
 800cacc:	305c      	adds	r0, #92	; 0x5c
 800cace:	f7fe faaa 	bl	800b026 <memset>
 800cad2:	4b05      	ldr	r3, [pc, #20]	; (800cae8 <std+0x38>)
 800cad4:	6263      	str	r3, [r4, #36]	; 0x24
 800cad6:	4b05      	ldr	r3, [pc, #20]	; (800caec <std+0x3c>)
 800cad8:	62a3      	str	r3, [r4, #40]	; 0x28
 800cada:	4b05      	ldr	r3, [pc, #20]	; (800caf0 <std+0x40>)
 800cadc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cade:	4b05      	ldr	r3, [pc, #20]	; (800caf4 <std+0x44>)
 800cae0:	6224      	str	r4, [r4, #32]
 800cae2:	6323      	str	r3, [r4, #48]	; 0x30
 800cae4:	bd10      	pop	{r4, pc}
 800cae6:	bf00      	nop
 800cae8:	0800d711 	.word	0x0800d711
 800caec:	0800d733 	.word	0x0800d733
 800caf0:	0800d76b 	.word	0x0800d76b
 800caf4:	0800d78f 	.word	0x0800d78f

0800caf8 <_cleanup_r>:
 800caf8:	4901      	ldr	r1, [pc, #4]	; (800cb00 <_cleanup_r+0x8>)
 800cafa:	f000 b885 	b.w	800cc08 <_fwalk_reent>
 800cafe:	bf00      	nop
 800cb00:	0800ca5d 	.word	0x0800ca5d

0800cb04 <__sfmoreglue>:
 800cb04:	b570      	push	{r4, r5, r6, lr}
 800cb06:	1e4a      	subs	r2, r1, #1
 800cb08:	2568      	movs	r5, #104	; 0x68
 800cb0a:	4355      	muls	r5, r2
 800cb0c:	460e      	mov	r6, r1
 800cb0e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800cb12:	f000 fc53 	bl	800d3bc <_malloc_r>
 800cb16:	4604      	mov	r4, r0
 800cb18:	b140      	cbz	r0, 800cb2c <__sfmoreglue+0x28>
 800cb1a:	2100      	movs	r1, #0
 800cb1c:	e9c0 1600 	strd	r1, r6, [r0]
 800cb20:	300c      	adds	r0, #12
 800cb22:	60a0      	str	r0, [r4, #8]
 800cb24:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800cb28:	f7fe fa7d 	bl	800b026 <memset>
 800cb2c:	4620      	mov	r0, r4
 800cb2e:	bd70      	pop	{r4, r5, r6, pc}

0800cb30 <__sinit>:
 800cb30:	6983      	ldr	r3, [r0, #24]
 800cb32:	b510      	push	{r4, lr}
 800cb34:	4604      	mov	r4, r0
 800cb36:	bb33      	cbnz	r3, 800cb86 <__sinit+0x56>
 800cb38:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800cb3c:	6503      	str	r3, [r0, #80]	; 0x50
 800cb3e:	4b12      	ldr	r3, [pc, #72]	; (800cb88 <__sinit+0x58>)
 800cb40:	4a12      	ldr	r2, [pc, #72]	; (800cb8c <__sinit+0x5c>)
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	6282      	str	r2, [r0, #40]	; 0x28
 800cb46:	4298      	cmp	r0, r3
 800cb48:	bf04      	itt	eq
 800cb4a:	2301      	moveq	r3, #1
 800cb4c:	6183      	streq	r3, [r0, #24]
 800cb4e:	f000 f81f 	bl	800cb90 <__sfp>
 800cb52:	6060      	str	r0, [r4, #4]
 800cb54:	4620      	mov	r0, r4
 800cb56:	f000 f81b 	bl	800cb90 <__sfp>
 800cb5a:	60a0      	str	r0, [r4, #8]
 800cb5c:	4620      	mov	r0, r4
 800cb5e:	f000 f817 	bl	800cb90 <__sfp>
 800cb62:	2200      	movs	r2, #0
 800cb64:	60e0      	str	r0, [r4, #12]
 800cb66:	2104      	movs	r1, #4
 800cb68:	6860      	ldr	r0, [r4, #4]
 800cb6a:	f7ff ffa1 	bl	800cab0 <std>
 800cb6e:	2201      	movs	r2, #1
 800cb70:	2109      	movs	r1, #9
 800cb72:	68a0      	ldr	r0, [r4, #8]
 800cb74:	f7ff ff9c 	bl	800cab0 <std>
 800cb78:	2202      	movs	r2, #2
 800cb7a:	2112      	movs	r1, #18
 800cb7c:	68e0      	ldr	r0, [r4, #12]
 800cb7e:	f7ff ff97 	bl	800cab0 <std>
 800cb82:	2301      	movs	r3, #1
 800cb84:	61a3      	str	r3, [r4, #24]
 800cb86:	bd10      	pop	{r4, pc}
 800cb88:	0800dc4c 	.word	0x0800dc4c
 800cb8c:	0800caf9 	.word	0x0800caf9

0800cb90 <__sfp>:
 800cb90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb92:	4b1b      	ldr	r3, [pc, #108]	; (800cc00 <__sfp+0x70>)
 800cb94:	681e      	ldr	r6, [r3, #0]
 800cb96:	69b3      	ldr	r3, [r6, #24]
 800cb98:	4607      	mov	r7, r0
 800cb9a:	b913      	cbnz	r3, 800cba2 <__sfp+0x12>
 800cb9c:	4630      	mov	r0, r6
 800cb9e:	f7ff ffc7 	bl	800cb30 <__sinit>
 800cba2:	3648      	adds	r6, #72	; 0x48
 800cba4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800cba8:	3b01      	subs	r3, #1
 800cbaa:	d503      	bpl.n	800cbb4 <__sfp+0x24>
 800cbac:	6833      	ldr	r3, [r6, #0]
 800cbae:	b133      	cbz	r3, 800cbbe <__sfp+0x2e>
 800cbb0:	6836      	ldr	r6, [r6, #0]
 800cbb2:	e7f7      	b.n	800cba4 <__sfp+0x14>
 800cbb4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800cbb8:	b16d      	cbz	r5, 800cbd6 <__sfp+0x46>
 800cbba:	3468      	adds	r4, #104	; 0x68
 800cbbc:	e7f4      	b.n	800cba8 <__sfp+0x18>
 800cbbe:	2104      	movs	r1, #4
 800cbc0:	4638      	mov	r0, r7
 800cbc2:	f7ff ff9f 	bl	800cb04 <__sfmoreglue>
 800cbc6:	6030      	str	r0, [r6, #0]
 800cbc8:	2800      	cmp	r0, #0
 800cbca:	d1f1      	bne.n	800cbb0 <__sfp+0x20>
 800cbcc:	230c      	movs	r3, #12
 800cbce:	603b      	str	r3, [r7, #0]
 800cbd0:	4604      	mov	r4, r0
 800cbd2:	4620      	mov	r0, r4
 800cbd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cbd6:	4b0b      	ldr	r3, [pc, #44]	; (800cc04 <__sfp+0x74>)
 800cbd8:	6665      	str	r5, [r4, #100]	; 0x64
 800cbda:	e9c4 5500 	strd	r5, r5, [r4]
 800cbde:	60a5      	str	r5, [r4, #8]
 800cbe0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800cbe4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800cbe8:	2208      	movs	r2, #8
 800cbea:	4629      	mov	r1, r5
 800cbec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800cbf0:	f7fe fa19 	bl	800b026 <memset>
 800cbf4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800cbf8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800cbfc:	e7e9      	b.n	800cbd2 <__sfp+0x42>
 800cbfe:	bf00      	nop
 800cc00:	0800dc4c 	.word	0x0800dc4c
 800cc04:	ffff0001 	.word	0xffff0001

0800cc08 <_fwalk_reent>:
 800cc08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc0c:	4680      	mov	r8, r0
 800cc0e:	4689      	mov	r9, r1
 800cc10:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800cc14:	2600      	movs	r6, #0
 800cc16:	b914      	cbnz	r4, 800cc1e <_fwalk_reent+0x16>
 800cc18:	4630      	mov	r0, r6
 800cc1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cc1e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800cc22:	3f01      	subs	r7, #1
 800cc24:	d501      	bpl.n	800cc2a <_fwalk_reent+0x22>
 800cc26:	6824      	ldr	r4, [r4, #0]
 800cc28:	e7f5      	b.n	800cc16 <_fwalk_reent+0xe>
 800cc2a:	89ab      	ldrh	r3, [r5, #12]
 800cc2c:	2b01      	cmp	r3, #1
 800cc2e:	d907      	bls.n	800cc40 <_fwalk_reent+0x38>
 800cc30:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cc34:	3301      	adds	r3, #1
 800cc36:	d003      	beq.n	800cc40 <_fwalk_reent+0x38>
 800cc38:	4629      	mov	r1, r5
 800cc3a:	4640      	mov	r0, r8
 800cc3c:	47c8      	blx	r9
 800cc3e:	4306      	orrs	r6, r0
 800cc40:	3568      	adds	r5, #104	; 0x68
 800cc42:	e7ee      	b.n	800cc22 <_fwalk_reent+0x1a>

0800cc44 <_localeconv_r>:
 800cc44:	4b04      	ldr	r3, [pc, #16]	; (800cc58 <_localeconv_r+0x14>)
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	6a18      	ldr	r0, [r3, #32]
 800cc4a:	4b04      	ldr	r3, [pc, #16]	; (800cc5c <_localeconv_r+0x18>)
 800cc4c:	2800      	cmp	r0, #0
 800cc4e:	bf08      	it	eq
 800cc50:	4618      	moveq	r0, r3
 800cc52:	30f0      	adds	r0, #240	; 0xf0
 800cc54:	4770      	bx	lr
 800cc56:	bf00      	nop
 800cc58:	2000125c 	.word	0x2000125c
 800cc5c:	200012c0 	.word	0x200012c0

0800cc60 <__swhatbuf_r>:
 800cc60:	b570      	push	{r4, r5, r6, lr}
 800cc62:	460e      	mov	r6, r1
 800cc64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cc68:	2900      	cmp	r1, #0
 800cc6a:	b096      	sub	sp, #88	; 0x58
 800cc6c:	4614      	mov	r4, r2
 800cc6e:	461d      	mov	r5, r3
 800cc70:	da07      	bge.n	800cc82 <__swhatbuf_r+0x22>
 800cc72:	2300      	movs	r3, #0
 800cc74:	602b      	str	r3, [r5, #0]
 800cc76:	89b3      	ldrh	r3, [r6, #12]
 800cc78:	061a      	lsls	r2, r3, #24
 800cc7a:	d410      	bmi.n	800cc9e <__swhatbuf_r+0x3e>
 800cc7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cc80:	e00e      	b.n	800cca0 <__swhatbuf_r+0x40>
 800cc82:	466a      	mov	r2, sp
 800cc84:	f000 fdaa 	bl	800d7dc <_fstat_r>
 800cc88:	2800      	cmp	r0, #0
 800cc8a:	dbf2      	blt.n	800cc72 <__swhatbuf_r+0x12>
 800cc8c:	9a01      	ldr	r2, [sp, #4]
 800cc8e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800cc92:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800cc96:	425a      	negs	r2, r3
 800cc98:	415a      	adcs	r2, r3
 800cc9a:	602a      	str	r2, [r5, #0]
 800cc9c:	e7ee      	b.n	800cc7c <__swhatbuf_r+0x1c>
 800cc9e:	2340      	movs	r3, #64	; 0x40
 800cca0:	2000      	movs	r0, #0
 800cca2:	6023      	str	r3, [r4, #0]
 800cca4:	b016      	add	sp, #88	; 0x58
 800cca6:	bd70      	pop	{r4, r5, r6, pc}

0800cca8 <__smakebuf_r>:
 800cca8:	898b      	ldrh	r3, [r1, #12]
 800ccaa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ccac:	079d      	lsls	r5, r3, #30
 800ccae:	4606      	mov	r6, r0
 800ccb0:	460c      	mov	r4, r1
 800ccb2:	d507      	bpl.n	800ccc4 <__smakebuf_r+0x1c>
 800ccb4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ccb8:	6023      	str	r3, [r4, #0]
 800ccba:	6123      	str	r3, [r4, #16]
 800ccbc:	2301      	movs	r3, #1
 800ccbe:	6163      	str	r3, [r4, #20]
 800ccc0:	b002      	add	sp, #8
 800ccc2:	bd70      	pop	{r4, r5, r6, pc}
 800ccc4:	ab01      	add	r3, sp, #4
 800ccc6:	466a      	mov	r2, sp
 800ccc8:	f7ff ffca 	bl	800cc60 <__swhatbuf_r>
 800cccc:	9900      	ldr	r1, [sp, #0]
 800ccce:	4605      	mov	r5, r0
 800ccd0:	4630      	mov	r0, r6
 800ccd2:	f000 fb73 	bl	800d3bc <_malloc_r>
 800ccd6:	b948      	cbnz	r0, 800ccec <__smakebuf_r+0x44>
 800ccd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ccdc:	059a      	lsls	r2, r3, #22
 800ccde:	d4ef      	bmi.n	800ccc0 <__smakebuf_r+0x18>
 800cce0:	f023 0303 	bic.w	r3, r3, #3
 800cce4:	f043 0302 	orr.w	r3, r3, #2
 800cce8:	81a3      	strh	r3, [r4, #12]
 800ccea:	e7e3      	b.n	800ccb4 <__smakebuf_r+0xc>
 800ccec:	4b0d      	ldr	r3, [pc, #52]	; (800cd24 <__smakebuf_r+0x7c>)
 800ccee:	62b3      	str	r3, [r6, #40]	; 0x28
 800ccf0:	89a3      	ldrh	r3, [r4, #12]
 800ccf2:	6020      	str	r0, [r4, #0]
 800ccf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ccf8:	81a3      	strh	r3, [r4, #12]
 800ccfa:	9b00      	ldr	r3, [sp, #0]
 800ccfc:	6163      	str	r3, [r4, #20]
 800ccfe:	9b01      	ldr	r3, [sp, #4]
 800cd00:	6120      	str	r0, [r4, #16]
 800cd02:	b15b      	cbz	r3, 800cd1c <__smakebuf_r+0x74>
 800cd04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cd08:	4630      	mov	r0, r6
 800cd0a:	f000 fd79 	bl	800d800 <_isatty_r>
 800cd0e:	b128      	cbz	r0, 800cd1c <__smakebuf_r+0x74>
 800cd10:	89a3      	ldrh	r3, [r4, #12]
 800cd12:	f023 0303 	bic.w	r3, r3, #3
 800cd16:	f043 0301 	orr.w	r3, r3, #1
 800cd1a:	81a3      	strh	r3, [r4, #12]
 800cd1c:	89a3      	ldrh	r3, [r4, #12]
 800cd1e:	431d      	orrs	r5, r3
 800cd20:	81a5      	strh	r5, [r4, #12]
 800cd22:	e7cd      	b.n	800ccc0 <__smakebuf_r+0x18>
 800cd24:	0800caf9 	.word	0x0800caf9

0800cd28 <malloc>:
 800cd28:	4b02      	ldr	r3, [pc, #8]	; (800cd34 <malloc+0xc>)
 800cd2a:	4601      	mov	r1, r0
 800cd2c:	6818      	ldr	r0, [r3, #0]
 800cd2e:	f000 bb45 	b.w	800d3bc <_malloc_r>
 800cd32:	bf00      	nop
 800cd34:	2000125c 	.word	0x2000125c

0800cd38 <memcpy>:
 800cd38:	b510      	push	{r4, lr}
 800cd3a:	1e43      	subs	r3, r0, #1
 800cd3c:	440a      	add	r2, r1
 800cd3e:	4291      	cmp	r1, r2
 800cd40:	d100      	bne.n	800cd44 <memcpy+0xc>
 800cd42:	bd10      	pop	{r4, pc}
 800cd44:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cd48:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cd4c:	e7f7      	b.n	800cd3e <memcpy+0x6>

0800cd4e <_Balloc>:
 800cd4e:	b570      	push	{r4, r5, r6, lr}
 800cd50:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800cd52:	4604      	mov	r4, r0
 800cd54:	460e      	mov	r6, r1
 800cd56:	b93d      	cbnz	r5, 800cd68 <_Balloc+0x1a>
 800cd58:	2010      	movs	r0, #16
 800cd5a:	f7ff ffe5 	bl	800cd28 <malloc>
 800cd5e:	6260      	str	r0, [r4, #36]	; 0x24
 800cd60:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800cd64:	6005      	str	r5, [r0, #0]
 800cd66:	60c5      	str	r5, [r0, #12]
 800cd68:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800cd6a:	68eb      	ldr	r3, [r5, #12]
 800cd6c:	b183      	cbz	r3, 800cd90 <_Balloc+0x42>
 800cd6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cd70:	68db      	ldr	r3, [r3, #12]
 800cd72:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800cd76:	b9b8      	cbnz	r0, 800cda8 <_Balloc+0x5a>
 800cd78:	2101      	movs	r1, #1
 800cd7a:	fa01 f506 	lsl.w	r5, r1, r6
 800cd7e:	1d6a      	adds	r2, r5, #5
 800cd80:	0092      	lsls	r2, r2, #2
 800cd82:	4620      	mov	r0, r4
 800cd84:	f000 fabe 	bl	800d304 <_calloc_r>
 800cd88:	b160      	cbz	r0, 800cda4 <_Balloc+0x56>
 800cd8a:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800cd8e:	e00e      	b.n	800cdae <_Balloc+0x60>
 800cd90:	2221      	movs	r2, #33	; 0x21
 800cd92:	2104      	movs	r1, #4
 800cd94:	4620      	mov	r0, r4
 800cd96:	f000 fab5 	bl	800d304 <_calloc_r>
 800cd9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cd9c:	60e8      	str	r0, [r5, #12]
 800cd9e:	68db      	ldr	r3, [r3, #12]
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d1e4      	bne.n	800cd6e <_Balloc+0x20>
 800cda4:	2000      	movs	r0, #0
 800cda6:	bd70      	pop	{r4, r5, r6, pc}
 800cda8:	6802      	ldr	r2, [r0, #0]
 800cdaa:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800cdae:	2300      	movs	r3, #0
 800cdb0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cdb4:	e7f7      	b.n	800cda6 <_Balloc+0x58>

0800cdb6 <_Bfree>:
 800cdb6:	b570      	push	{r4, r5, r6, lr}
 800cdb8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800cdba:	4606      	mov	r6, r0
 800cdbc:	460d      	mov	r5, r1
 800cdbe:	b93c      	cbnz	r4, 800cdd0 <_Bfree+0x1a>
 800cdc0:	2010      	movs	r0, #16
 800cdc2:	f7ff ffb1 	bl	800cd28 <malloc>
 800cdc6:	6270      	str	r0, [r6, #36]	; 0x24
 800cdc8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cdcc:	6004      	str	r4, [r0, #0]
 800cdce:	60c4      	str	r4, [r0, #12]
 800cdd0:	b13d      	cbz	r5, 800cde2 <_Bfree+0x2c>
 800cdd2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800cdd4:	686a      	ldr	r2, [r5, #4]
 800cdd6:	68db      	ldr	r3, [r3, #12]
 800cdd8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cddc:	6029      	str	r1, [r5, #0]
 800cdde:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800cde2:	bd70      	pop	{r4, r5, r6, pc}

0800cde4 <__multadd>:
 800cde4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cde8:	690d      	ldr	r5, [r1, #16]
 800cdea:	461f      	mov	r7, r3
 800cdec:	4606      	mov	r6, r0
 800cdee:	460c      	mov	r4, r1
 800cdf0:	f101 0c14 	add.w	ip, r1, #20
 800cdf4:	2300      	movs	r3, #0
 800cdf6:	f8dc 0000 	ldr.w	r0, [ip]
 800cdfa:	b281      	uxth	r1, r0
 800cdfc:	fb02 7101 	mla	r1, r2, r1, r7
 800ce00:	0c0f      	lsrs	r7, r1, #16
 800ce02:	0c00      	lsrs	r0, r0, #16
 800ce04:	fb02 7000 	mla	r0, r2, r0, r7
 800ce08:	b289      	uxth	r1, r1
 800ce0a:	3301      	adds	r3, #1
 800ce0c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800ce10:	429d      	cmp	r5, r3
 800ce12:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800ce16:	f84c 1b04 	str.w	r1, [ip], #4
 800ce1a:	dcec      	bgt.n	800cdf6 <__multadd+0x12>
 800ce1c:	b1d7      	cbz	r7, 800ce54 <__multadd+0x70>
 800ce1e:	68a3      	ldr	r3, [r4, #8]
 800ce20:	42ab      	cmp	r3, r5
 800ce22:	dc12      	bgt.n	800ce4a <__multadd+0x66>
 800ce24:	6861      	ldr	r1, [r4, #4]
 800ce26:	4630      	mov	r0, r6
 800ce28:	3101      	adds	r1, #1
 800ce2a:	f7ff ff90 	bl	800cd4e <_Balloc>
 800ce2e:	6922      	ldr	r2, [r4, #16]
 800ce30:	3202      	adds	r2, #2
 800ce32:	f104 010c 	add.w	r1, r4, #12
 800ce36:	4680      	mov	r8, r0
 800ce38:	0092      	lsls	r2, r2, #2
 800ce3a:	300c      	adds	r0, #12
 800ce3c:	f7ff ff7c 	bl	800cd38 <memcpy>
 800ce40:	4621      	mov	r1, r4
 800ce42:	4630      	mov	r0, r6
 800ce44:	f7ff ffb7 	bl	800cdb6 <_Bfree>
 800ce48:	4644      	mov	r4, r8
 800ce4a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ce4e:	3501      	adds	r5, #1
 800ce50:	615f      	str	r7, [r3, #20]
 800ce52:	6125      	str	r5, [r4, #16]
 800ce54:	4620      	mov	r0, r4
 800ce56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ce5a <__hi0bits>:
 800ce5a:	0c02      	lsrs	r2, r0, #16
 800ce5c:	0412      	lsls	r2, r2, #16
 800ce5e:	4603      	mov	r3, r0
 800ce60:	b9b2      	cbnz	r2, 800ce90 <__hi0bits+0x36>
 800ce62:	0403      	lsls	r3, r0, #16
 800ce64:	2010      	movs	r0, #16
 800ce66:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800ce6a:	bf04      	itt	eq
 800ce6c:	021b      	lsleq	r3, r3, #8
 800ce6e:	3008      	addeq	r0, #8
 800ce70:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800ce74:	bf04      	itt	eq
 800ce76:	011b      	lsleq	r3, r3, #4
 800ce78:	3004      	addeq	r0, #4
 800ce7a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800ce7e:	bf04      	itt	eq
 800ce80:	009b      	lsleq	r3, r3, #2
 800ce82:	3002      	addeq	r0, #2
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	db06      	blt.n	800ce96 <__hi0bits+0x3c>
 800ce88:	005b      	lsls	r3, r3, #1
 800ce8a:	d503      	bpl.n	800ce94 <__hi0bits+0x3a>
 800ce8c:	3001      	adds	r0, #1
 800ce8e:	4770      	bx	lr
 800ce90:	2000      	movs	r0, #0
 800ce92:	e7e8      	b.n	800ce66 <__hi0bits+0xc>
 800ce94:	2020      	movs	r0, #32
 800ce96:	4770      	bx	lr

0800ce98 <__lo0bits>:
 800ce98:	6803      	ldr	r3, [r0, #0]
 800ce9a:	f013 0207 	ands.w	r2, r3, #7
 800ce9e:	4601      	mov	r1, r0
 800cea0:	d00b      	beq.n	800ceba <__lo0bits+0x22>
 800cea2:	07da      	lsls	r2, r3, #31
 800cea4:	d423      	bmi.n	800ceee <__lo0bits+0x56>
 800cea6:	0798      	lsls	r0, r3, #30
 800cea8:	bf49      	itett	mi
 800ceaa:	085b      	lsrmi	r3, r3, #1
 800ceac:	089b      	lsrpl	r3, r3, #2
 800ceae:	2001      	movmi	r0, #1
 800ceb0:	600b      	strmi	r3, [r1, #0]
 800ceb2:	bf5c      	itt	pl
 800ceb4:	600b      	strpl	r3, [r1, #0]
 800ceb6:	2002      	movpl	r0, #2
 800ceb8:	4770      	bx	lr
 800ceba:	b298      	uxth	r0, r3
 800cebc:	b9a8      	cbnz	r0, 800ceea <__lo0bits+0x52>
 800cebe:	0c1b      	lsrs	r3, r3, #16
 800cec0:	2010      	movs	r0, #16
 800cec2:	f013 0fff 	tst.w	r3, #255	; 0xff
 800cec6:	bf04      	itt	eq
 800cec8:	0a1b      	lsreq	r3, r3, #8
 800ceca:	3008      	addeq	r0, #8
 800cecc:	071a      	lsls	r2, r3, #28
 800cece:	bf04      	itt	eq
 800ced0:	091b      	lsreq	r3, r3, #4
 800ced2:	3004      	addeq	r0, #4
 800ced4:	079a      	lsls	r2, r3, #30
 800ced6:	bf04      	itt	eq
 800ced8:	089b      	lsreq	r3, r3, #2
 800ceda:	3002      	addeq	r0, #2
 800cedc:	07da      	lsls	r2, r3, #31
 800cede:	d402      	bmi.n	800cee6 <__lo0bits+0x4e>
 800cee0:	085b      	lsrs	r3, r3, #1
 800cee2:	d006      	beq.n	800cef2 <__lo0bits+0x5a>
 800cee4:	3001      	adds	r0, #1
 800cee6:	600b      	str	r3, [r1, #0]
 800cee8:	4770      	bx	lr
 800ceea:	4610      	mov	r0, r2
 800ceec:	e7e9      	b.n	800cec2 <__lo0bits+0x2a>
 800ceee:	2000      	movs	r0, #0
 800cef0:	4770      	bx	lr
 800cef2:	2020      	movs	r0, #32
 800cef4:	4770      	bx	lr

0800cef6 <__i2b>:
 800cef6:	b510      	push	{r4, lr}
 800cef8:	460c      	mov	r4, r1
 800cefa:	2101      	movs	r1, #1
 800cefc:	f7ff ff27 	bl	800cd4e <_Balloc>
 800cf00:	2201      	movs	r2, #1
 800cf02:	6144      	str	r4, [r0, #20]
 800cf04:	6102      	str	r2, [r0, #16]
 800cf06:	bd10      	pop	{r4, pc}

0800cf08 <__multiply>:
 800cf08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf0c:	4614      	mov	r4, r2
 800cf0e:	690a      	ldr	r2, [r1, #16]
 800cf10:	6923      	ldr	r3, [r4, #16]
 800cf12:	429a      	cmp	r2, r3
 800cf14:	bfb8      	it	lt
 800cf16:	460b      	movlt	r3, r1
 800cf18:	4688      	mov	r8, r1
 800cf1a:	bfbc      	itt	lt
 800cf1c:	46a0      	movlt	r8, r4
 800cf1e:	461c      	movlt	r4, r3
 800cf20:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800cf24:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800cf28:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cf2c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800cf30:	eb07 0609 	add.w	r6, r7, r9
 800cf34:	42b3      	cmp	r3, r6
 800cf36:	bfb8      	it	lt
 800cf38:	3101      	addlt	r1, #1
 800cf3a:	f7ff ff08 	bl	800cd4e <_Balloc>
 800cf3e:	f100 0514 	add.w	r5, r0, #20
 800cf42:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800cf46:	462b      	mov	r3, r5
 800cf48:	2200      	movs	r2, #0
 800cf4a:	4573      	cmp	r3, lr
 800cf4c:	d316      	bcc.n	800cf7c <__multiply+0x74>
 800cf4e:	f104 0214 	add.w	r2, r4, #20
 800cf52:	f108 0114 	add.w	r1, r8, #20
 800cf56:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800cf5a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800cf5e:	9300      	str	r3, [sp, #0]
 800cf60:	9b00      	ldr	r3, [sp, #0]
 800cf62:	9201      	str	r2, [sp, #4]
 800cf64:	4293      	cmp	r3, r2
 800cf66:	d80c      	bhi.n	800cf82 <__multiply+0x7a>
 800cf68:	2e00      	cmp	r6, #0
 800cf6a:	dd03      	ble.n	800cf74 <__multiply+0x6c>
 800cf6c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d05d      	beq.n	800d030 <__multiply+0x128>
 800cf74:	6106      	str	r6, [r0, #16]
 800cf76:	b003      	add	sp, #12
 800cf78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf7c:	f843 2b04 	str.w	r2, [r3], #4
 800cf80:	e7e3      	b.n	800cf4a <__multiply+0x42>
 800cf82:	f8b2 b000 	ldrh.w	fp, [r2]
 800cf86:	f1bb 0f00 	cmp.w	fp, #0
 800cf8a:	d023      	beq.n	800cfd4 <__multiply+0xcc>
 800cf8c:	4689      	mov	r9, r1
 800cf8e:	46ac      	mov	ip, r5
 800cf90:	f04f 0800 	mov.w	r8, #0
 800cf94:	f859 4b04 	ldr.w	r4, [r9], #4
 800cf98:	f8dc a000 	ldr.w	sl, [ip]
 800cf9c:	b2a3      	uxth	r3, r4
 800cf9e:	fa1f fa8a 	uxth.w	sl, sl
 800cfa2:	fb0b a303 	mla	r3, fp, r3, sl
 800cfa6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800cfaa:	f8dc 4000 	ldr.w	r4, [ip]
 800cfae:	4443      	add	r3, r8
 800cfb0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800cfb4:	fb0b 840a 	mla	r4, fp, sl, r8
 800cfb8:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800cfbc:	46e2      	mov	sl, ip
 800cfbe:	b29b      	uxth	r3, r3
 800cfc0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800cfc4:	454f      	cmp	r7, r9
 800cfc6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800cfca:	f84a 3b04 	str.w	r3, [sl], #4
 800cfce:	d82b      	bhi.n	800d028 <__multiply+0x120>
 800cfd0:	f8cc 8004 	str.w	r8, [ip, #4]
 800cfd4:	9b01      	ldr	r3, [sp, #4]
 800cfd6:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800cfda:	3204      	adds	r2, #4
 800cfdc:	f1ba 0f00 	cmp.w	sl, #0
 800cfe0:	d020      	beq.n	800d024 <__multiply+0x11c>
 800cfe2:	682b      	ldr	r3, [r5, #0]
 800cfe4:	4689      	mov	r9, r1
 800cfe6:	46a8      	mov	r8, r5
 800cfe8:	f04f 0b00 	mov.w	fp, #0
 800cfec:	f8b9 c000 	ldrh.w	ip, [r9]
 800cff0:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800cff4:	fb0a 440c 	mla	r4, sl, ip, r4
 800cff8:	445c      	add	r4, fp
 800cffa:	46c4      	mov	ip, r8
 800cffc:	b29b      	uxth	r3, r3
 800cffe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800d002:	f84c 3b04 	str.w	r3, [ip], #4
 800d006:	f859 3b04 	ldr.w	r3, [r9], #4
 800d00a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800d00e:	0c1b      	lsrs	r3, r3, #16
 800d010:	fb0a b303 	mla	r3, sl, r3, fp
 800d014:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800d018:	454f      	cmp	r7, r9
 800d01a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800d01e:	d805      	bhi.n	800d02c <__multiply+0x124>
 800d020:	f8c8 3004 	str.w	r3, [r8, #4]
 800d024:	3504      	adds	r5, #4
 800d026:	e79b      	b.n	800cf60 <__multiply+0x58>
 800d028:	46d4      	mov	ip, sl
 800d02a:	e7b3      	b.n	800cf94 <__multiply+0x8c>
 800d02c:	46e0      	mov	r8, ip
 800d02e:	e7dd      	b.n	800cfec <__multiply+0xe4>
 800d030:	3e01      	subs	r6, #1
 800d032:	e799      	b.n	800cf68 <__multiply+0x60>

0800d034 <__pow5mult>:
 800d034:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d038:	4615      	mov	r5, r2
 800d03a:	f012 0203 	ands.w	r2, r2, #3
 800d03e:	4606      	mov	r6, r0
 800d040:	460f      	mov	r7, r1
 800d042:	d007      	beq.n	800d054 <__pow5mult+0x20>
 800d044:	3a01      	subs	r2, #1
 800d046:	4c21      	ldr	r4, [pc, #132]	; (800d0cc <__pow5mult+0x98>)
 800d048:	2300      	movs	r3, #0
 800d04a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d04e:	f7ff fec9 	bl	800cde4 <__multadd>
 800d052:	4607      	mov	r7, r0
 800d054:	10ad      	asrs	r5, r5, #2
 800d056:	d035      	beq.n	800d0c4 <__pow5mult+0x90>
 800d058:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d05a:	b93c      	cbnz	r4, 800d06c <__pow5mult+0x38>
 800d05c:	2010      	movs	r0, #16
 800d05e:	f7ff fe63 	bl	800cd28 <malloc>
 800d062:	6270      	str	r0, [r6, #36]	; 0x24
 800d064:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d068:	6004      	str	r4, [r0, #0]
 800d06a:	60c4      	str	r4, [r0, #12]
 800d06c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d070:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d074:	b94c      	cbnz	r4, 800d08a <__pow5mult+0x56>
 800d076:	f240 2171 	movw	r1, #625	; 0x271
 800d07a:	4630      	mov	r0, r6
 800d07c:	f7ff ff3b 	bl	800cef6 <__i2b>
 800d080:	2300      	movs	r3, #0
 800d082:	f8c8 0008 	str.w	r0, [r8, #8]
 800d086:	4604      	mov	r4, r0
 800d088:	6003      	str	r3, [r0, #0]
 800d08a:	f04f 0800 	mov.w	r8, #0
 800d08e:	07eb      	lsls	r3, r5, #31
 800d090:	d50a      	bpl.n	800d0a8 <__pow5mult+0x74>
 800d092:	4639      	mov	r1, r7
 800d094:	4622      	mov	r2, r4
 800d096:	4630      	mov	r0, r6
 800d098:	f7ff ff36 	bl	800cf08 <__multiply>
 800d09c:	4639      	mov	r1, r7
 800d09e:	4681      	mov	r9, r0
 800d0a0:	4630      	mov	r0, r6
 800d0a2:	f7ff fe88 	bl	800cdb6 <_Bfree>
 800d0a6:	464f      	mov	r7, r9
 800d0a8:	106d      	asrs	r5, r5, #1
 800d0aa:	d00b      	beq.n	800d0c4 <__pow5mult+0x90>
 800d0ac:	6820      	ldr	r0, [r4, #0]
 800d0ae:	b938      	cbnz	r0, 800d0c0 <__pow5mult+0x8c>
 800d0b0:	4622      	mov	r2, r4
 800d0b2:	4621      	mov	r1, r4
 800d0b4:	4630      	mov	r0, r6
 800d0b6:	f7ff ff27 	bl	800cf08 <__multiply>
 800d0ba:	6020      	str	r0, [r4, #0]
 800d0bc:	f8c0 8000 	str.w	r8, [r0]
 800d0c0:	4604      	mov	r4, r0
 800d0c2:	e7e4      	b.n	800d08e <__pow5mult+0x5a>
 800d0c4:	4638      	mov	r0, r7
 800d0c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d0ca:	bf00      	nop
 800d0cc:	0800dde0 	.word	0x0800dde0

0800d0d0 <__lshift>:
 800d0d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d0d4:	460c      	mov	r4, r1
 800d0d6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d0da:	6923      	ldr	r3, [r4, #16]
 800d0dc:	6849      	ldr	r1, [r1, #4]
 800d0de:	eb0a 0903 	add.w	r9, sl, r3
 800d0e2:	68a3      	ldr	r3, [r4, #8]
 800d0e4:	4607      	mov	r7, r0
 800d0e6:	4616      	mov	r6, r2
 800d0e8:	f109 0501 	add.w	r5, r9, #1
 800d0ec:	42ab      	cmp	r3, r5
 800d0ee:	db32      	blt.n	800d156 <__lshift+0x86>
 800d0f0:	4638      	mov	r0, r7
 800d0f2:	f7ff fe2c 	bl	800cd4e <_Balloc>
 800d0f6:	2300      	movs	r3, #0
 800d0f8:	4680      	mov	r8, r0
 800d0fa:	f100 0114 	add.w	r1, r0, #20
 800d0fe:	461a      	mov	r2, r3
 800d100:	4553      	cmp	r3, sl
 800d102:	db2b      	blt.n	800d15c <__lshift+0x8c>
 800d104:	6920      	ldr	r0, [r4, #16]
 800d106:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d10a:	f104 0314 	add.w	r3, r4, #20
 800d10e:	f016 021f 	ands.w	r2, r6, #31
 800d112:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d116:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d11a:	d025      	beq.n	800d168 <__lshift+0x98>
 800d11c:	f1c2 0e20 	rsb	lr, r2, #32
 800d120:	2000      	movs	r0, #0
 800d122:	681e      	ldr	r6, [r3, #0]
 800d124:	468a      	mov	sl, r1
 800d126:	4096      	lsls	r6, r2
 800d128:	4330      	orrs	r0, r6
 800d12a:	f84a 0b04 	str.w	r0, [sl], #4
 800d12e:	f853 0b04 	ldr.w	r0, [r3], #4
 800d132:	459c      	cmp	ip, r3
 800d134:	fa20 f00e 	lsr.w	r0, r0, lr
 800d138:	d814      	bhi.n	800d164 <__lshift+0x94>
 800d13a:	6048      	str	r0, [r1, #4]
 800d13c:	b108      	cbz	r0, 800d142 <__lshift+0x72>
 800d13e:	f109 0502 	add.w	r5, r9, #2
 800d142:	3d01      	subs	r5, #1
 800d144:	4638      	mov	r0, r7
 800d146:	f8c8 5010 	str.w	r5, [r8, #16]
 800d14a:	4621      	mov	r1, r4
 800d14c:	f7ff fe33 	bl	800cdb6 <_Bfree>
 800d150:	4640      	mov	r0, r8
 800d152:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d156:	3101      	adds	r1, #1
 800d158:	005b      	lsls	r3, r3, #1
 800d15a:	e7c7      	b.n	800d0ec <__lshift+0x1c>
 800d15c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800d160:	3301      	adds	r3, #1
 800d162:	e7cd      	b.n	800d100 <__lshift+0x30>
 800d164:	4651      	mov	r1, sl
 800d166:	e7dc      	b.n	800d122 <__lshift+0x52>
 800d168:	3904      	subs	r1, #4
 800d16a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d16e:	f841 2f04 	str.w	r2, [r1, #4]!
 800d172:	459c      	cmp	ip, r3
 800d174:	d8f9      	bhi.n	800d16a <__lshift+0x9a>
 800d176:	e7e4      	b.n	800d142 <__lshift+0x72>

0800d178 <__mcmp>:
 800d178:	6903      	ldr	r3, [r0, #16]
 800d17a:	690a      	ldr	r2, [r1, #16]
 800d17c:	1a9b      	subs	r3, r3, r2
 800d17e:	b530      	push	{r4, r5, lr}
 800d180:	d10c      	bne.n	800d19c <__mcmp+0x24>
 800d182:	0092      	lsls	r2, r2, #2
 800d184:	3014      	adds	r0, #20
 800d186:	3114      	adds	r1, #20
 800d188:	1884      	adds	r4, r0, r2
 800d18a:	4411      	add	r1, r2
 800d18c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d190:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d194:	4295      	cmp	r5, r2
 800d196:	d003      	beq.n	800d1a0 <__mcmp+0x28>
 800d198:	d305      	bcc.n	800d1a6 <__mcmp+0x2e>
 800d19a:	2301      	movs	r3, #1
 800d19c:	4618      	mov	r0, r3
 800d19e:	bd30      	pop	{r4, r5, pc}
 800d1a0:	42a0      	cmp	r0, r4
 800d1a2:	d3f3      	bcc.n	800d18c <__mcmp+0x14>
 800d1a4:	e7fa      	b.n	800d19c <__mcmp+0x24>
 800d1a6:	f04f 33ff 	mov.w	r3, #4294967295
 800d1aa:	e7f7      	b.n	800d19c <__mcmp+0x24>

0800d1ac <__mdiff>:
 800d1ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d1b0:	460d      	mov	r5, r1
 800d1b2:	4607      	mov	r7, r0
 800d1b4:	4611      	mov	r1, r2
 800d1b6:	4628      	mov	r0, r5
 800d1b8:	4614      	mov	r4, r2
 800d1ba:	f7ff ffdd 	bl	800d178 <__mcmp>
 800d1be:	1e06      	subs	r6, r0, #0
 800d1c0:	d108      	bne.n	800d1d4 <__mdiff+0x28>
 800d1c2:	4631      	mov	r1, r6
 800d1c4:	4638      	mov	r0, r7
 800d1c6:	f7ff fdc2 	bl	800cd4e <_Balloc>
 800d1ca:	2301      	movs	r3, #1
 800d1cc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800d1d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d1d4:	bfa4      	itt	ge
 800d1d6:	4623      	movge	r3, r4
 800d1d8:	462c      	movge	r4, r5
 800d1da:	4638      	mov	r0, r7
 800d1dc:	6861      	ldr	r1, [r4, #4]
 800d1de:	bfa6      	itte	ge
 800d1e0:	461d      	movge	r5, r3
 800d1e2:	2600      	movge	r6, #0
 800d1e4:	2601      	movlt	r6, #1
 800d1e6:	f7ff fdb2 	bl	800cd4e <_Balloc>
 800d1ea:	692b      	ldr	r3, [r5, #16]
 800d1ec:	60c6      	str	r6, [r0, #12]
 800d1ee:	6926      	ldr	r6, [r4, #16]
 800d1f0:	f105 0914 	add.w	r9, r5, #20
 800d1f4:	f104 0214 	add.w	r2, r4, #20
 800d1f8:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800d1fc:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800d200:	f100 0514 	add.w	r5, r0, #20
 800d204:	f04f 0e00 	mov.w	lr, #0
 800d208:	f852 ab04 	ldr.w	sl, [r2], #4
 800d20c:	f859 4b04 	ldr.w	r4, [r9], #4
 800d210:	fa1e f18a 	uxtah	r1, lr, sl
 800d214:	b2a3      	uxth	r3, r4
 800d216:	1ac9      	subs	r1, r1, r3
 800d218:	0c23      	lsrs	r3, r4, #16
 800d21a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800d21e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800d222:	b289      	uxth	r1, r1
 800d224:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800d228:	45c8      	cmp	r8, r9
 800d22a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800d22e:	4694      	mov	ip, r2
 800d230:	f845 3b04 	str.w	r3, [r5], #4
 800d234:	d8e8      	bhi.n	800d208 <__mdiff+0x5c>
 800d236:	45bc      	cmp	ip, r7
 800d238:	d304      	bcc.n	800d244 <__mdiff+0x98>
 800d23a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800d23e:	b183      	cbz	r3, 800d262 <__mdiff+0xb6>
 800d240:	6106      	str	r6, [r0, #16]
 800d242:	e7c5      	b.n	800d1d0 <__mdiff+0x24>
 800d244:	f85c 1b04 	ldr.w	r1, [ip], #4
 800d248:	fa1e f381 	uxtah	r3, lr, r1
 800d24c:	141a      	asrs	r2, r3, #16
 800d24e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d252:	b29b      	uxth	r3, r3
 800d254:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d258:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800d25c:	f845 3b04 	str.w	r3, [r5], #4
 800d260:	e7e9      	b.n	800d236 <__mdiff+0x8a>
 800d262:	3e01      	subs	r6, #1
 800d264:	e7e9      	b.n	800d23a <__mdiff+0x8e>

0800d266 <__d2b>:
 800d266:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d26a:	460e      	mov	r6, r1
 800d26c:	2101      	movs	r1, #1
 800d26e:	ec59 8b10 	vmov	r8, r9, d0
 800d272:	4615      	mov	r5, r2
 800d274:	f7ff fd6b 	bl	800cd4e <_Balloc>
 800d278:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800d27c:	4607      	mov	r7, r0
 800d27e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d282:	bb34      	cbnz	r4, 800d2d2 <__d2b+0x6c>
 800d284:	9301      	str	r3, [sp, #4]
 800d286:	f1b8 0300 	subs.w	r3, r8, #0
 800d28a:	d027      	beq.n	800d2dc <__d2b+0x76>
 800d28c:	a802      	add	r0, sp, #8
 800d28e:	f840 3d08 	str.w	r3, [r0, #-8]!
 800d292:	f7ff fe01 	bl	800ce98 <__lo0bits>
 800d296:	9900      	ldr	r1, [sp, #0]
 800d298:	b1f0      	cbz	r0, 800d2d8 <__d2b+0x72>
 800d29a:	9a01      	ldr	r2, [sp, #4]
 800d29c:	f1c0 0320 	rsb	r3, r0, #32
 800d2a0:	fa02 f303 	lsl.w	r3, r2, r3
 800d2a4:	430b      	orrs	r3, r1
 800d2a6:	40c2      	lsrs	r2, r0
 800d2a8:	617b      	str	r3, [r7, #20]
 800d2aa:	9201      	str	r2, [sp, #4]
 800d2ac:	9b01      	ldr	r3, [sp, #4]
 800d2ae:	61bb      	str	r3, [r7, #24]
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	bf14      	ite	ne
 800d2b4:	2102      	movne	r1, #2
 800d2b6:	2101      	moveq	r1, #1
 800d2b8:	6139      	str	r1, [r7, #16]
 800d2ba:	b1c4      	cbz	r4, 800d2ee <__d2b+0x88>
 800d2bc:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800d2c0:	4404      	add	r4, r0
 800d2c2:	6034      	str	r4, [r6, #0]
 800d2c4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d2c8:	6028      	str	r0, [r5, #0]
 800d2ca:	4638      	mov	r0, r7
 800d2cc:	b003      	add	sp, #12
 800d2ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d2d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d2d6:	e7d5      	b.n	800d284 <__d2b+0x1e>
 800d2d8:	6179      	str	r1, [r7, #20]
 800d2da:	e7e7      	b.n	800d2ac <__d2b+0x46>
 800d2dc:	a801      	add	r0, sp, #4
 800d2de:	f7ff fddb 	bl	800ce98 <__lo0bits>
 800d2e2:	9b01      	ldr	r3, [sp, #4]
 800d2e4:	617b      	str	r3, [r7, #20]
 800d2e6:	2101      	movs	r1, #1
 800d2e8:	6139      	str	r1, [r7, #16]
 800d2ea:	3020      	adds	r0, #32
 800d2ec:	e7e5      	b.n	800d2ba <__d2b+0x54>
 800d2ee:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800d2f2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d2f6:	6030      	str	r0, [r6, #0]
 800d2f8:	6918      	ldr	r0, [r3, #16]
 800d2fa:	f7ff fdae 	bl	800ce5a <__hi0bits>
 800d2fe:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800d302:	e7e1      	b.n	800d2c8 <__d2b+0x62>

0800d304 <_calloc_r>:
 800d304:	b538      	push	{r3, r4, r5, lr}
 800d306:	fb02 f401 	mul.w	r4, r2, r1
 800d30a:	4621      	mov	r1, r4
 800d30c:	f000 f856 	bl	800d3bc <_malloc_r>
 800d310:	4605      	mov	r5, r0
 800d312:	b118      	cbz	r0, 800d31c <_calloc_r+0x18>
 800d314:	4622      	mov	r2, r4
 800d316:	2100      	movs	r1, #0
 800d318:	f7fd fe85 	bl	800b026 <memset>
 800d31c:	4628      	mov	r0, r5
 800d31e:	bd38      	pop	{r3, r4, r5, pc}

0800d320 <_free_r>:
 800d320:	b538      	push	{r3, r4, r5, lr}
 800d322:	4605      	mov	r5, r0
 800d324:	2900      	cmp	r1, #0
 800d326:	d045      	beq.n	800d3b4 <_free_r+0x94>
 800d328:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d32c:	1f0c      	subs	r4, r1, #4
 800d32e:	2b00      	cmp	r3, #0
 800d330:	bfb8      	it	lt
 800d332:	18e4      	addlt	r4, r4, r3
 800d334:	f000 fa98 	bl	800d868 <__malloc_lock>
 800d338:	4a1f      	ldr	r2, [pc, #124]	; (800d3b8 <_free_r+0x98>)
 800d33a:	6813      	ldr	r3, [r2, #0]
 800d33c:	4610      	mov	r0, r2
 800d33e:	b933      	cbnz	r3, 800d34e <_free_r+0x2e>
 800d340:	6063      	str	r3, [r4, #4]
 800d342:	6014      	str	r4, [r2, #0]
 800d344:	4628      	mov	r0, r5
 800d346:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d34a:	f000 ba8e 	b.w	800d86a <__malloc_unlock>
 800d34e:	42a3      	cmp	r3, r4
 800d350:	d90c      	bls.n	800d36c <_free_r+0x4c>
 800d352:	6821      	ldr	r1, [r4, #0]
 800d354:	1862      	adds	r2, r4, r1
 800d356:	4293      	cmp	r3, r2
 800d358:	bf04      	itt	eq
 800d35a:	681a      	ldreq	r2, [r3, #0]
 800d35c:	685b      	ldreq	r3, [r3, #4]
 800d35e:	6063      	str	r3, [r4, #4]
 800d360:	bf04      	itt	eq
 800d362:	1852      	addeq	r2, r2, r1
 800d364:	6022      	streq	r2, [r4, #0]
 800d366:	6004      	str	r4, [r0, #0]
 800d368:	e7ec      	b.n	800d344 <_free_r+0x24>
 800d36a:	4613      	mov	r3, r2
 800d36c:	685a      	ldr	r2, [r3, #4]
 800d36e:	b10a      	cbz	r2, 800d374 <_free_r+0x54>
 800d370:	42a2      	cmp	r2, r4
 800d372:	d9fa      	bls.n	800d36a <_free_r+0x4a>
 800d374:	6819      	ldr	r1, [r3, #0]
 800d376:	1858      	adds	r0, r3, r1
 800d378:	42a0      	cmp	r0, r4
 800d37a:	d10b      	bne.n	800d394 <_free_r+0x74>
 800d37c:	6820      	ldr	r0, [r4, #0]
 800d37e:	4401      	add	r1, r0
 800d380:	1858      	adds	r0, r3, r1
 800d382:	4282      	cmp	r2, r0
 800d384:	6019      	str	r1, [r3, #0]
 800d386:	d1dd      	bne.n	800d344 <_free_r+0x24>
 800d388:	6810      	ldr	r0, [r2, #0]
 800d38a:	6852      	ldr	r2, [r2, #4]
 800d38c:	605a      	str	r2, [r3, #4]
 800d38e:	4401      	add	r1, r0
 800d390:	6019      	str	r1, [r3, #0]
 800d392:	e7d7      	b.n	800d344 <_free_r+0x24>
 800d394:	d902      	bls.n	800d39c <_free_r+0x7c>
 800d396:	230c      	movs	r3, #12
 800d398:	602b      	str	r3, [r5, #0]
 800d39a:	e7d3      	b.n	800d344 <_free_r+0x24>
 800d39c:	6820      	ldr	r0, [r4, #0]
 800d39e:	1821      	adds	r1, r4, r0
 800d3a0:	428a      	cmp	r2, r1
 800d3a2:	bf04      	itt	eq
 800d3a4:	6811      	ldreq	r1, [r2, #0]
 800d3a6:	6852      	ldreq	r2, [r2, #4]
 800d3a8:	6062      	str	r2, [r4, #4]
 800d3aa:	bf04      	itt	eq
 800d3ac:	1809      	addeq	r1, r1, r0
 800d3ae:	6021      	streq	r1, [r4, #0]
 800d3b0:	605c      	str	r4, [r3, #4]
 800d3b2:	e7c7      	b.n	800d344 <_free_r+0x24>
 800d3b4:	bd38      	pop	{r3, r4, r5, pc}
 800d3b6:	bf00      	nop
 800d3b8:	20001550 	.word	0x20001550

0800d3bc <_malloc_r>:
 800d3bc:	b570      	push	{r4, r5, r6, lr}
 800d3be:	1ccd      	adds	r5, r1, #3
 800d3c0:	f025 0503 	bic.w	r5, r5, #3
 800d3c4:	3508      	adds	r5, #8
 800d3c6:	2d0c      	cmp	r5, #12
 800d3c8:	bf38      	it	cc
 800d3ca:	250c      	movcc	r5, #12
 800d3cc:	2d00      	cmp	r5, #0
 800d3ce:	4606      	mov	r6, r0
 800d3d0:	db01      	blt.n	800d3d6 <_malloc_r+0x1a>
 800d3d2:	42a9      	cmp	r1, r5
 800d3d4:	d903      	bls.n	800d3de <_malloc_r+0x22>
 800d3d6:	230c      	movs	r3, #12
 800d3d8:	6033      	str	r3, [r6, #0]
 800d3da:	2000      	movs	r0, #0
 800d3dc:	bd70      	pop	{r4, r5, r6, pc}
 800d3de:	f000 fa43 	bl	800d868 <__malloc_lock>
 800d3e2:	4a21      	ldr	r2, [pc, #132]	; (800d468 <_malloc_r+0xac>)
 800d3e4:	6814      	ldr	r4, [r2, #0]
 800d3e6:	4621      	mov	r1, r4
 800d3e8:	b991      	cbnz	r1, 800d410 <_malloc_r+0x54>
 800d3ea:	4c20      	ldr	r4, [pc, #128]	; (800d46c <_malloc_r+0xb0>)
 800d3ec:	6823      	ldr	r3, [r4, #0]
 800d3ee:	b91b      	cbnz	r3, 800d3f8 <_malloc_r+0x3c>
 800d3f0:	4630      	mov	r0, r6
 800d3f2:	f000 f97d 	bl	800d6f0 <_sbrk_r>
 800d3f6:	6020      	str	r0, [r4, #0]
 800d3f8:	4629      	mov	r1, r5
 800d3fa:	4630      	mov	r0, r6
 800d3fc:	f000 f978 	bl	800d6f0 <_sbrk_r>
 800d400:	1c43      	adds	r3, r0, #1
 800d402:	d124      	bne.n	800d44e <_malloc_r+0x92>
 800d404:	230c      	movs	r3, #12
 800d406:	6033      	str	r3, [r6, #0]
 800d408:	4630      	mov	r0, r6
 800d40a:	f000 fa2e 	bl	800d86a <__malloc_unlock>
 800d40e:	e7e4      	b.n	800d3da <_malloc_r+0x1e>
 800d410:	680b      	ldr	r3, [r1, #0]
 800d412:	1b5b      	subs	r3, r3, r5
 800d414:	d418      	bmi.n	800d448 <_malloc_r+0x8c>
 800d416:	2b0b      	cmp	r3, #11
 800d418:	d90f      	bls.n	800d43a <_malloc_r+0x7e>
 800d41a:	600b      	str	r3, [r1, #0]
 800d41c:	50cd      	str	r5, [r1, r3]
 800d41e:	18cc      	adds	r4, r1, r3
 800d420:	4630      	mov	r0, r6
 800d422:	f000 fa22 	bl	800d86a <__malloc_unlock>
 800d426:	f104 000b 	add.w	r0, r4, #11
 800d42a:	1d23      	adds	r3, r4, #4
 800d42c:	f020 0007 	bic.w	r0, r0, #7
 800d430:	1ac3      	subs	r3, r0, r3
 800d432:	d0d3      	beq.n	800d3dc <_malloc_r+0x20>
 800d434:	425a      	negs	r2, r3
 800d436:	50e2      	str	r2, [r4, r3]
 800d438:	e7d0      	b.n	800d3dc <_malloc_r+0x20>
 800d43a:	428c      	cmp	r4, r1
 800d43c:	684b      	ldr	r3, [r1, #4]
 800d43e:	bf16      	itet	ne
 800d440:	6063      	strne	r3, [r4, #4]
 800d442:	6013      	streq	r3, [r2, #0]
 800d444:	460c      	movne	r4, r1
 800d446:	e7eb      	b.n	800d420 <_malloc_r+0x64>
 800d448:	460c      	mov	r4, r1
 800d44a:	6849      	ldr	r1, [r1, #4]
 800d44c:	e7cc      	b.n	800d3e8 <_malloc_r+0x2c>
 800d44e:	1cc4      	adds	r4, r0, #3
 800d450:	f024 0403 	bic.w	r4, r4, #3
 800d454:	42a0      	cmp	r0, r4
 800d456:	d005      	beq.n	800d464 <_malloc_r+0xa8>
 800d458:	1a21      	subs	r1, r4, r0
 800d45a:	4630      	mov	r0, r6
 800d45c:	f000 f948 	bl	800d6f0 <_sbrk_r>
 800d460:	3001      	adds	r0, #1
 800d462:	d0cf      	beq.n	800d404 <_malloc_r+0x48>
 800d464:	6025      	str	r5, [r4, #0]
 800d466:	e7db      	b.n	800d420 <_malloc_r+0x64>
 800d468:	20001550 	.word	0x20001550
 800d46c:	20001554 	.word	0x20001554

0800d470 <__sfputc_r>:
 800d470:	6893      	ldr	r3, [r2, #8]
 800d472:	3b01      	subs	r3, #1
 800d474:	2b00      	cmp	r3, #0
 800d476:	b410      	push	{r4}
 800d478:	6093      	str	r3, [r2, #8]
 800d47a:	da08      	bge.n	800d48e <__sfputc_r+0x1e>
 800d47c:	6994      	ldr	r4, [r2, #24]
 800d47e:	42a3      	cmp	r3, r4
 800d480:	db01      	blt.n	800d486 <__sfputc_r+0x16>
 800d482:	290a      	cmp	r1, #10
 800d484:	d103      	bne.n	800d48e <__sfputc_r+0x1e>
 800d486:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d48a:	f7fe bb5b 	b.w	800bb44 <__swbuf_r>
 800d48e:	6813      	ldr	r3, [r2, #0]
 800d490:	1c58      	adds	r0, r3, #1
 800d492:	6010      	str	r0, [r2, #0]
 800d494:	7019      	strb	r1, [r3, #0]
 800d496:	4608      	mov	r0, r1
 800d498:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d49c:	4770      	bx	lr

0800d49e <__sfputs_r>:
 800d49e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4a0:	4606      	mov	r6, r0
 800d4a2:	460f      	mov	r7, r1
 800d4a4:	4614      	mov	r4, r2
 800d4a6:	18d5      	adds	r5, r2, r3
 800d4a8:	42ac      	cmp	r4, r5
 800d4aa:	d101      	bne.n	800d4b0 <__sfputs_r+0x12>
 800d4ac:	2000      	movs	r0, #0
 800d4ae:	e007      	b.n	800d4c0 <__sfputs_r+0x22>
 800d4b0:	463a      	mov	r2, r7
 800d4b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d4b6:	4630      	mov	r0, r6
 800d4b8:	f7ff ffda 	bl	800d470 <__sfputc_r>
 800d4bc:	1c43      	adds	r3, r0, #1
 800d4be:	d1f3      	bne.n	800d4a8 <__sfputs_r+0xa>
 800d4c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d4c4 <_vfiprintf_r>:
 800d4c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4c8:	460c      	mov	r4, r1
 800d4ca:	b09d      	sub	sp, #116	; 0x74
 800d4cc:	4617      	mov	r7, r2
 800d4ce:	461d      	mov	r5, r3
 800d4d0:	4606      	mov	r6, r0
 800d4d2:	b118      	cbz	r0, 800d4dc <_vfiprintf_r+0x18>
 800d4d4:	6983      	ldr	r3, [r0, #24]
 800d4d6:	b90b      	cbnz	r3, 800d4dc <_vfiprintf_r+0x18>
 800d4d8:	f7ff fb2a 	bl	800cb30 <__sinit>
 800d4dc:	4b7c      	ldr	r3, [pc, #496]	; (800d6d0 <_vfiprintf_r+0x20c>)
 800d4de:	429c      	cmp	r4, r3
 800d4e0:	d158      	bne.n	800d594 <_vfiprintf_r+0xd0>
 800d4e2:	6874      	ldr	r4, [r6, #4]
 800d4e4:	89a3      	ldrh	r3, [r4, #12]
 800d4e6:	0718      	lsls	r0, r3, #28
 800d4e8:	d55e      	bpl.n	800d5a8 <_vfiprintf_r+0xe4>
 800d4ea:	6923      	ldr	r3, [r4, #16]
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d05b      	beq.n	800d5a8 <_vfiprintf_r+0xe4>
 800d4f0:	2300      	movs	r3, #0
 800d4f2:	9309      	str	r3, [sp, #36]	; 0x24
 800d4f4:	2320      	movs	r3, #32
 800d4f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d4fa:	2330      	movs	r3, #48	; 0x30
 800d4fc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d500:	9503      	str	r5, [sp, #12]
 800d502:	f04f 0b01 	mov.w	fp, #1
 800d506:	46b8      	mov	r8, r7
 800d508:	4645      	mov	r5, r8
 800d50a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800d50e:	b10b      	cbz	r3, 800d514 <_vfiprintf_r+0x50>
 800d510:	2b25      	cmp	r3, #37	; 0x25
 800d512:	d154      	bne.n	800d5be <_vfiprintf_r+0xfa>
 800d514:	ebb8 0a07 	subs.w	sl, r8, r7
 800d518:	d00b      	beq.n	800d532 <_vfiprintf_r+0x6e>
 800d51a:	4653      	mov	r3, sl
 800d51c:	463a      	mov	r2, r7
 800d51e:	4621      	mov	r1, r4
 800d520:	4630      	mov	r0, r6
 800d522:	f7ff ffbc 	bl	800d49e <__sfputs_r>
 800d526:	3001      	adds	r0, #1
 800d528:	f000 80c2 	beq.w	800d6b0 <_vfiprintf_r+0x1ec>
 800d52c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d52e:	4453      	add	r3, sl
 800d530:	9309      	str	r3, [sp, #36]	; 0x24
 800d532:	f898 3000 	ldrb.w	r3, [r8]
 800d536:	2b00      	cmp	r3, #0
 800d538:	f000 80ba 	beq.w	800d6b0 <_vfiprintf_r+0x1ec>
 800d53c:	2300      	movs	r3, #0
 800d53e:	f04f 32ff 	mov.w	r2, #4294967295
 800d542:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d546:	9304      	str	r3, [sp, #16]
 800d548:	9307      	str	r3, [sp, #28]
 800d54a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d54e:	931a      	str	r3, [sp, #104]	; 0x68
 800d550:	46a8      	mov	r8, r5
 800d552:	2205      	movs	r2, #5
 800d554:	f818 1b01 	ldrb.w	r1, [r8], #1
 800d558:	485e      	ldr	r0, [pc, #376]	; (800d6d4 <_vfiprintf_r+0x210>)
 800d55a:	f7f2 fe41 	bl	80001e0 <memchr>
 800d55e:	9b04      	ldr	r3, [sp, #16]
 800d560:	bb78      	cbnz	r0, 800d5c2 <_vfiprintf_r+0xfe>
 800d562:	06d9      	lsls	r1, r3, #27
 800d564:	bf44      	itt	mi
 800d566:	2220      	movmi	r2, #32
 800d568:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800d56c:	071a      	lsls	r2, r3, #28
 800d56e:	bf44      	itt	mi
 800d570:	222b      	movmi	r2, #43	; 0x2b
 800d572:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800d576:	782a      	ldrb	r2, [r5, #0]
 800d578:	2a2a      	cmp	r2, #42	; 0x2a
 800d57a:	d02a      	beq.n	800d5d2 <_vfiprintf_r+0x10e>
 800d57c:	9a07      	ldr	r2, [sp, #28]
 800d57e:	46a8      	mov	r8, r5
 800d580:	2000      	movs	r0, #0
 800d582:	250a      	movs	r5, #10
 800d584:	4641      	mov	r1, r8
 800d586:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d58a:	3b30      	subs	r3, #48	; 0x30
 800d58c:	2b09      	cmp	r3, #9
 800d58e:	d969      	bls.n	800d664 <_vfiprintf_r+0x1a0>
 800d590:	b360      	cbz	r0, 800d5ec <_vfiprintf_r+0x128>
 800d592:	e024      	b.n	800d5de <_vfiprintf_r+0x11a>
 800d594:	4b50      	ldr	r3, [pc, #320]	; (800d6d8 <_vfiprintf_r+0x214>)
 800d596:	429c      	cmp	r4, r3
 800d598:	d101      	bne.n	800d59e <_vfiprintf_r+0xda>
 800d59a:	68b4      	ldr	r4, [r6, #8]
 800d59c:	e7a2      	b.n	800d4e4 <_vfiprintf_r+0x20>
 800d59e:	4b4f      	ldr	r3, [pc, #316]	; (800d6dc <_vfiprintf_r+0x218>)
 800d5a0:	429c      	cmp	r4, r3
 800d5a2:	bf08      	it	eq
 800d5a4:	68f4      	ldreq	r4, [r6, #12]
 800d5a6:	e79d      	b.n	800d4e4 <_vfiprintf_r+0x20>
 800d5a8:	4621      	mov	r1, r4
 800d5aa:	4630      	mov	r0, r6
 800d5ac:	f7fe fb1c 	bl	800bbe8 <__swsetup_r>
 800d5b0:	2800      	cmp	r0, #0
 800d5b2:	d09d      	beq.n	800d4f0 <_vfiprintf_r+0x2c>
 800d5b4:	f04f 30ff 	mov.w	r0, #4294967295
 800d5b8:	b01d      	add	sp, #116	; 0x74
 800d5ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5be:	46a8      	mov	r8, r5
 800d5c0:	e7a2      	b.n	800d508 <_vfiprintf_r+0x44>
 800d5c2:	4a44      	ldr	r2, [pc, #272]	; (800d6d4 <_vfiprintf_r+0x210>)
 800d5c4:	1a80      	subs	r0, r0, r2
 800d5c6:	fa0b f000 	lsl.w	r0, fp, r0
 800d5ca:	4318      	orrs	r0, r3
 800d5cc:	9004      	str	r0, [sp, #16]
 800d5ce:	4645      	mov	r5, r8
 800d5d0:	e7be      	b.n	800d550 <_vfiprintf_r+0x8c>
 800d5d2:	9a03      	ldr	r2, [sp, #12]
 800d5d4:	1d11      	adds	r1, r2, #4
 800d5d6:	6812      	ldr	r2, [r2, #0]
 800d5d8:	9103      	str	r1, [sp, #12]
 800d5da:	2a00      	cmp	r2, #0
 800d5dc:	db01      	blt.n	800d5e2 <_vfiprintf_r+0x11e>
 800d5de:	9207      	str	r2, [sp, #28]
 800d5e0:	e004      	b.n	800d5ec <_vfiprintf_r+0x128>
 800d5e2:	4252      	negs	r2, r2
 800d5e4:	f043 0302 	orr.w	r3, r3, #2
 800d5e8:	9207      	str	r2, [sp, #28]
 800d5ea:	9304      	str	r3, [sp, #16]
 800d5ec:	f898 3000 	ldrb.w	r3, [r8]
 800d5f0:	2b2e      	cmp	r3, #46	; 0x2e
 800d5f2:	d10e      	bne.n	800d612 <_vfiprintf_r+0x14e>
 800d5f4:	f898 3001 	ldrb.w	r3, [r8, #1]
 800d5f8:	2b2a      	cmp	r3, #42	; 0x2a
 800d5fa:	d138      	bne.n	800d66e <_vfiprintf_r+0x1aa>
 800d5fc:	9b03      	ldr	r3, [sp, #12]
 800d5fe:	1d1a      	adds	r2, r3, #4
 800d600:	681b      	ldr	r3, [r3, #0]
 800d602:	9203      	str	r2, [sp, #12]
 800d604:	2b00      	cmp	r3, #0
 800d606:	bfb8      	it	lt
 800d608:	f04f 33ff 	movlt.w	r3, #4294967295
 800d60c:	f108 0802 	add.w	r8, r8, #2
 800d610:	9305      	str	r3, [sp, #20]
 800d612:	4d33      	ldr	r5, [pc, #204]	; (800d6e0 <_vfiprintf_r+0x21c>)
 800d614:	f898 1000 	ldrb.w	r1, [r8]
 800d618:	2203      	movs	r2, #3
 800d61a:	4628      	mov	r0, r5
 800d61c:	f7f2 fde0 	bl	80001e0 <memchr>
 800d620:	b140      	cbz	r0, 800d634 <_vfiprintf_r+0x170>
 800d622:	2340      	movs	r3, #64	; 0x40
 800d624:	1b40      	subs	r0, r0, r5
 800d626:	fa03 f000 	lsl.w	r0, r3, r0
 800d62a:	9b04      	ldr	r3, [sp, #16]
 800d62c:	4303      	orrs	r3, r0
 800d62e:	f108 0801 	add.w	r8, r8, #1
 800d632:	9304      	str	r3, [sp, #16]
 800d634:	f898 1000 	ldrb.w	r1, [r8]
 800d638:	482a      	ldr	r0, [pc, #168]	; (800d6e4 <_vfiprintf_r+0x220>)
 800d63a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d63e:	2206      	movs	r2, #6
 800d640:	f108 0701 	add.w	r7, r8, #1
 800d644:	f7f2 fdcc 	bl	80001e0 <memchr>
 800d648:	2800      	cmp	r0, #0
 800d64a:	d037      	beq.n	800d6bc <_vfiprintf_r+0x1f8>
 800d64c:	4b26      	ldr	r3, [pc, #152]	; (800d6e8 <_vfiprintf_r+0x224>)
 800d64e:	bb1b      	cbnz	r3, 800d698 <_vfiprintf_r+0x1d4>
 800d650:	9b03      	ldr	r3, [sp, #12]
 800d652:	3307      	adds	r3, #7
 800d654:	f023 0307 	bic.w	r3, r3, #7
 800d658:	3308      	adds	r3, #8
 800d65a:	9303      	str	r3, [sp, #12]
 800d65c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d65e:	444b      	add	r3, r9
 800d660:	9309      	str	r3, [sp, #36]	; 0x24
 800d662:	e750      	b.n	800d506 <_vfiprintf_r+0x42>
 800d664:	fb05 3202 	mla	r2, r5, r2, r3
 800d668:	2001      	movs	r0, #1
 800d66a:	4688      	mov	r8, r1
 800d66c:	e78a      	b.n	800d584 <_vfiprintf_r+0xc0>
 800d66e:	2300      	movs	r3, #0
 800d670:	f108 0801 	add.w	r8, r8, #1
 800d674:	9305      	str	r3, [sp, #20]
 800d676:	4619      	mov	r1, r3
 800d678:	250a      	movs	r5, #10
 800d67a:	4640      	mov	r0, r8
 800d67c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d680:	3a30      	subs	r2, #48	; 0x30
 800d682:	2a09      	cmp	r2, #9
 800d684:	d903      	bls.n	800d68e <_vfiprintf_r+0x1ca>
 800d686:	2b00      	cmp	r3, #0
 800d688:	d0c3      	beq.n	800d612 <_vfiprintf_r+0x14e>
 800d68a:	9105      	str	r1, [sp, #20]
 800d68c:	e7c1      	b.n	800d612 <_vfiprintf_r+0x14e>
 800d68e:	fb05 2101 	mla	r1, r5, r1, r2
 800d692:	2301      	movs	r3, #1
 800d694:	4680      	mov	r8, r0
 800d696:	e7f0      	b.n	800d67a <_vfiprintf_r+0x1b6>
 800d698:	ab03      	add	r3, sp, #12
 800d69a:	9300      	str	r3, [sp, #0]
 800d69c:	4622      	mov	r2, r4
 800d69e:	4b13      	ldr	r3, [pc, #76]	; (800d6ec <_vfiprintf_r+0x228>)
 800d6a0:	a904      	add	r1, sp, #16
 800d6a2:	4630      	mov	r0, r6
 800d6a4:	f7fd fd5c 	bl	800b160 <_printf_float>
 800d6a8:	f1b0 3fff 	cmp.w	r0, #4294967295
 800d6ac:	4681      	mov	r9, r0
 800d6ae:	d1d5      	bne.n	800d65c <_vfiprintf_r+0x198>
 800d6b0:	89a3      	ldrh	r3, [r4, #12]
 800d6b2:	065b      	lsls	r3, r3, #25
 800d6b4:	f53f af7e 	bmi.w	800d5b4 <_vfiprintf_r+0xf0>
 800d6b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d6ba:	e77d      	b.n	800d5b8 <_vfiprintf_r+0xf4>
 800d6bc:	ab03      	add	r3, sp, #12
 800d6be:	9300      	str	r3, [sp, #0]
 800d6c0:	4622      	mov	r2, r4
 800d6c2:	4b0a      	ldr	r3, [pc, #40]	; (800d6ec <_vfiprintf_r+0x228>)
 800d6c4:	a904      	add	r1, sp, #16
 800d6c6:	4630      	mov	r0, r6
 800d6c8:	f7fe f800 	bl	800b6cc <_printf_i>
 800d6cc:	e7ec      	b.n	800d6a8 <_vfiprintf_r+0x1e4>
 800d6ce:	bf00      	nop
 800d6d0:	0800dcb0 	.word	0x0800dcb0
 800d6d4:	0800ddec 	.word	0x0800ddec
 800d6d8:	0800dcd0 	.word	0x0800dcd0
 800d6dc:	0800dc90 	.word	0x0800dc90
 800d6e0:	0800ddf2 	.word	0x0800ddf2
 800d6e4:	0800ddf6 	.word	0x0800ddf6
 800d6e8:	0800b161 	.word	0x0800b161
 800d6ec:	0800d49f 	.word	0x0800d49f

0800d6f0 <_sbrk_r>:
 800d6f0:	b538      	push	{r3, r4, r5, lr}
 800d6f2:	4c06      	ldr	r4, [pc, #24]	; (800d70c <_sbrk_r+0x1c>)
 800d6f4:	2300      	movs	r3, #0
 800d6f6:	4605      	mov	r5, r0
 800d6f8:	4608      	mov	r0, r1
 800d6fa:	6023      	str	r3, [r4, #0]
 800d6fc:	f7f7 fc42 	bl	8004f84 <_sbrk>
 800d700:	1c43      	adds	r3, r0, #1
 800d702:	d102      	bne.n	800d70a <_sbrk_r+0x1a>
 800d704:	6823      	ldr	r3, [r4, #0]
 800d706:	b103      	cbz	r3, 800d70a <_sbrk_r+0x1a>
 800d708:	602b      	str	r3, [r5, #0]
 800d70a:	bd38      	pop	{r3, r4, r5, pc}
 800d70c:	20002220 	.word	0x20002220

0800d710 <__sread>:
 800d710:	b510      	push	{r4, lr}
 800d712:	460c      	mov	r4, r1
 800d714:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d718:	f000 f8a8 	bl	800d86c <_read_r>
 800d71c:	2800      	cmp	r0, #0
 800d71e:	bfab      	itete	ge
 800d720:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d722:	89a3      	ldrhlt	r3, [r4, #12]
 800d724:	181b      	addge	r3, r3, r0
 800d726:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d72a:	bfac      	ite	ge
 800d72c:	6563      	strge	r3, [r4, #84]	; 0x54
 800d72e:	81a3      	strhlt	r3, [r4, #12]
 800d730:	bd10      	pop	{r4, pc}

0800d732 <__swrite>:
 800d732:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d736:	461f      	mov	r7, r3
 800d738:	898b      	ldrh	r3, [r1, #12]
 800d73a:	05db      	lsls	r3, r3, #23
 800d73c:	4605      	mov	r5, r0
 800d73e:	460c      	mov	r4, r1
 800d740:	4616      	mov	r6, r2
 800d742:	d505      	bpl.n	800d750 <__swrite+0x1e>
 800d744:	2302      	movs	r3, #2
 800d746:	2200      	movs	r2, #0
 800d748:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d74c:	f000 f868 	bl	800d820 <_lseek_r>
 800d750:	89a3      	ldrh	r3, [r4, #12]
 800d752:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d756:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d75a:	81a3      	strh	r3, [r4, #12]
 800d75c:	4632      	mov	r2, r6
 800d75e:	463b      	mov	r3, r7
 800d760:	4628      	mov	r0, r5
 800d762:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d766:	f000 b817 	b.w	800d798 <_write_r>

0800d76a <__sseek>:
 800d76a:	b510      	push	{r4, lr}
 800d76c:	460c      	mov	r4, r1
 800d76e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d772:	f000 f855 	bl	800d820 <_lseek_r>
 800d776:	1c43      	adds	r3, r0, #1
 800d778:	89a3      	ldrh	r3, [r4, #12]
 800d77a:	bf15      	itete	ne
 800d77c:	6560      	strne	r0, [r4, #84]	; 0x54
 800d77e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d782:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d786:	81a3      	strheq	r3, [r4, #12]
 800d788:	bf18      	it	ne
 800d78a:	81a3      	strhne	r3, [r4, #12]
 800d78c:	bd10      	pop	{r4, pc}

0800d78e <__sclose>:
 800d78e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d792:	f000 b813 	b.w	800d7bc <_close_r>
	...

0800d798 <_write_r>:
 800d798:	b538      	push	{r3, r4, r5, lr}
 800d79a:	4c07      	ldr	r4, [pc, #28]	; (800d7b8 <_write_r+0x20>)
 800d79c:	4605      	mov	r5, r0
 800d79e:	4608      	mov	r0, r1
 800d7a0:	4611      	mov	r1, r2
 800d7a2:	2200      	movs	r2, #0
 800d7a4:	6022      	str	r2, [r4, #0]
 800d7a6:	461a      	mov	r2, r3
 800d7a8:	f7f4 fa30 	bl	8001c0c <_write>
 800d7ac:	1c43      	adds	r3, r0, #1
 800d7ae:	d102      	bne.n	800d7b6 <_write_r+0x1e>
 800d7b0:	6823      	ldr	r3, [r4, #0]
 800d7b2:	b103      	cbz	r3, 800d7b6 <_write_r+0x1e>
 800d7b4:	602b      	str	r3, [r5, #0]
 800d7b6:	bd38      	pop	{r3, r4, r5, pc}
 800d7b8:	20002220 	.word	0x20002220

0800d7bc <_close_r>:
 800d7bc:	b538      	push	{r3, r4, r5, lr}
 800d7be:	4c06      	ldr	r4, [pc, #24]	; (800d7d8 <_close_r+0x1c>)
 800d7c0:	2300      	movs	r3, #0
 800d7c2:	4605      	mov	r5, r0
 800d7c4:	4608      	mov	r0, r1
 800d7c6:	6023      	str	r3, [r4, #0]
 800d7c8:	f7f4 fa4a 	bl	8001c60 <_close>
 800d7cc:	1c43      	adds	r3, r0, #1
 800d7ce:	d102      	bne.n	800d7d6 <_close_r+0x1a>
 800d7d0:	6823      	ldr	r3, [r4, #0]
 800d7d2:	b103      	cbz	r3, 800d7d6 <_close_r+0x1a>
 800d7d4:	602b      	str	r3, [r5, #0]
 800d7d6:	bd38      	pop	{r3, r4, r5, pc}
 800d7d8:	20002220 	.word	0x20002220

0800d7dc <_fstat_r>:
 800d7dc:	b538      	push	{r3, r4, r5, lr}
 800d7de:	4c07      	ldr	r4, [pc, #28]	; (800d7fc <_fstat_r+0x20>)
 800d7e0:	2300      	movs	r3, #0
 800d7e2:	4605      	mov	r5, r0
 800d7e4:	4608      	mov	r0, r1
 800d7e6:	4611      	mov	r1, r2
 800d7e8:	6023      	str	r3, [r4, #0]
 800d7ea:	f7f4 fa89 	bl	8001d00 <_fstat>
 800d7ee:	1c43      	adds	r3, r0, #1
 800d7f0:	d102      	bne.n	800d7f8 <_fstat_r+0x1c>
 800d7f2:	6823      	ldr	r3, [r4, #0]
 800d7f4:	b103      	cbz	r3, 800d7f8 <_fstat_r+0x1c>
 800d7f6:	602b      	str	r3, [r5, #0]
 800d7f8:	bd38      	pop	{r3, r4, r5, pc}
 800d7fa:	bf00      	nop
 800d7fc:	20002220 	.word	0x20002220

0800d800 <_isatty_r>:
 800d800:	b538      	push	{r3, r4, r5, lr}
 800d802:	4c06      	ldr	r4, [pc, #24]	; (800d81c <_isatty_r+0x1c>)
 800d804:	2300      	movs	r3, #0
 800d806:	4605      	mov	r5, r0
 800d808:	4608      	mov	r0, r1
 800d80a:	6023      	str	r3, [r4, #0]
 800d80c:	f7f4 f9e8 	bl	8001be0 <_isatty>
 800d810:	1c43      	adds	r3, r0, #1
 800d812:	d102      	bne.n	800d81a <_isatty_r+0x1a>
 800d814:	6823      	ldr	r3, [r4, #0]
 800d816:	b103      	cbz	r3, 800d81a <_isatty_r+0x1a>
 800d818:	602b      	str	r3, [r5, #0]
 800d81a:	bd38      	pop	{r3, r4, r5, pc}
 800d81c:	20002220 	.word	0x20002220

0800d820 <_lseek_r>:
 800d820:	b538      	push	{r3, r4, r5, lr}
 800d822:	4c07      	ldr	r4, [pc, #28]	; (800d840 <_lseek_r+0x20>)
 800d824:	4605      	mov	r5, r0
 800d826:	4608      	mov	r0, r1
 800d828:	4611      	mov	r1, r2
 800d82a:	2200      	movs	r2, #0
 800d82c:	6022      	str	r2, [r4, #0]
 800d82e:	461a      	mov	r2, r3
 800d830:	f7f4 fa2d 	bl	8001c8e <_lseek>
 800d834:	1c43      	adds	r3, r0, #1
 800d836:	d102      	bne.n	800d83e <_lseek_r+0x1e>
 800d838:	6823      	ldr	r3, [r4, #0]
 800d83a:	b103      	cbz	r3, 800d83e <_lseek_r+0x1e>
 800d83c:	602b      	str	r3, [r5, #0]
 800d83e:	bd38      	pop	{r3, r4, r5, pc}
 800d840:	20002220 	.word	0x20002220

0800d844 <__ascii_mbtowc>:
 800d844:	b082      	sub	sp, #8
 800d846:	b901      	cbnz	r1, 800d84a <__ascii_mbtowc+0x6>
 800d848:	a901      	add	r1, sp, #4
 800d84a:	b142      	cbz	r2, 800d85e <__ascii_mbtowc+0x1a>
 800d84c:	b14b      	cbz	r3, 800d862 <__ascii_mbtowc+0x1e>
 800d84e:	7813      	ldrb	r3, [r2, #0]
 800d850:	600b      	str	r3, [r1, #0]
 800d852:	7812      	ldrb	r2, [r2, #0]
 800d854:	1c10      	adds	r0, r2, #0
 800d856:	bf18      	it	ne
 800d858:	2001      	movne	r0, #1
 800d85a:	b002      	add	sp, #8
 800d85c:	4770      	bx	lr
 800d85e:	4610      	mov	r0, r2
 800d860:	e7fb      	b.n	800d85a <__ascii_mbtowc+0x16>
 800d862:	f06f 0001 	mvn.w	r0, #1
 800d866:	e7f8      	b.n	800d85a <__ascii_mbtowc+0x16>

0800d868 <__malloc_lock>:
 800d868:	4770      	bx	lr

0800d86a <__malloc_unlock>:
 800d86a:	4770      	bx	lr

0800d86c <_read_r>:
 800d86c:	b538      	push	{r3, r4, r5, lr}
 800d86e:	4c07      	ldr	r4, [pc, #28]	; (800d88c <_read_r+0x20>)
 800d870:	4605      	mov	r5, r0
 800d872:	4608      	mov	r0, r1
 800d874:	4611      	mov	r1, r2
 800d876:	2200      	movs	r2, #0
 800d878:	6022      	str	r2, [r4, #0]
 800d87a:	461a      	mov	r2, r3
 800d87c:	f7f4 fa18 	bl	8001cb0 <_read>
 800d880:	1c43      	adds	r3, r0, #1
 800d882:	d102      	bne.n	800d88a <_read_r+0x1e>
 800d884:	6823      	ldr	r3, [r4, #0]
 800d886:	b103      	cbz	r3, 800d88a <_read_r+0x1e>
 800d888:	602b      	str	r3, [r5, #0]
 800d88a:	bd38      	pop	{r3, r4, r5, pc}
 800d88c:	20002220 	.word	0x20002220

0800d890 <__ascii_wctomb>:
 800d890:	b149      	cbz	r1, 800d8a6 <__ascii_wctomb+0x16>
 800d892:	2aff      	cmp	r2, #255	; 0xff
 800d894:	bf85      	ittet	hi
 800d896:	238a      	movhi	r3, #138	; 0x8a
 800d898:	6003      	strhi	r3, [r0, #0]
 800d89a:	700a      	strbls	r2, [r1, #0]
 800d89c:	f04f 30ff 	movhi.w	r0, #4294967295
 800d8a0:	bf98      	it	ls
 800d8a2:	2001      	movls	r0, #1
 800d8a4:	4770      	bx	lr
 800d8a6:	4608      	mov	r0, r1
 800d8a8:	4770      	bx	lr
	...

0800d8ac <asinf>:
 800d8ac:	b510      	push	{r4, lr}
 800d8ae:	ed2d 8b02 	vpush	{d8}
 800d8b2:	4c27      	ldr	r4, [pc, #156]	; (800d950 <asinf+0xa4>)
 800d8b4:	b08a      	sub	sp, #40	; 0x28
 800d8b6:	eeb0 8a40 	vmov.f32	s16, s0
 800d8ba:	f000 f89f 	bl	800d9fc <__ieee754_asinf>
 800d8be:	f994 3000 	ldrsb.w	r3, [r4]
 800d8c2:	3301      	adds	r3, #1
 800d8c4:	eef0 8a40 	vmov.f32	s17, s0
 800d8c8:	d03c      	beq.n	800d944 <asinf+0x98>
 800d8ca:	eeb4 8a48 	vcmp.f32	s16, s16
 800d8ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8d2:	d637      	bvs.n	800d944 <asinf+0x98>
 800d8d4:	eeb0 0a48 	vmov.f32	s0, s16
 800d8d8:	f000 f986 	bl	800dbe8 <fabsf>
 800d8dc:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800d8e0:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800d8e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8e8:	dd2c      	ble.n	800d944 <asinf+0x98>
 800d8ea:	2301      	movs	r3, #1
 800d8ec:	9300      	str	r3, [sp, #0]
 800d8ee:	4b19      	ldr	r3, [pc, #100]	; (800d954 <asinf+0xa8>)
 800d8f0:	9301      	str	r3, [sp, #4]
 800d8f2:	ee18 0a10 	vmov	r0, s16
 800d8f6:	2300      	movs	r3, #0
 800d8f8:	9308      	str	r3, [sp, #32]
 800d8fa:	f7f2 fe25 	bl	8000548 <__aeabi_f2d>
 800d8fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d902:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d906:	4814      	ldr	r0, [pc, #80]	; (800d958 <asinf+0xac>)
 800d908:	f000 f966 	bl	800dbd8 <nan>
 800d90c:	f994 3000 	ldrsb.w	r3, [r4]
 800d910:	2b02      	cmp	r3, #2
 800d912:	ed8d 0b06 	vstr	d0, [sp, #24]
 800d916:	d104      	bne.n	800d922 <asinf+0x76>
 800d918:	f7fd fb42 	bl	800afa0 <__errno>
 800d91c:	2321      	movs	r3, #33	; 0x21
 800d91e:	6003      	str	r3, [r0, #0]
 800d920:	e004      	b.n	800d92c <asinf+0x80>
 800d922:	4668      	mov	r0, sp
 800d924:	f000 f955 	bl	800dbd2 <matherr>
 800d928:	2800      	cmp	r0, #0
 800d92a:	d0f5      	beq.n	800d918 <asinf+0x6c>
 800d92c:	9b08      	ldr	r3, [sp, #32]
 800d92e:	b11b      	cbz	r3, 800d938 <asinf+0x8c>
 800d930:	f7fd fb36 	bl	800afa0 <__errno>
 800d934:	9b08      	ldr	r3, [sp, #32]
 800d936:	6003      	str	r3, [r0, #0]
 800d938:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d93c:	f7f3 f934 	bl	8000ba8 <__aeabi_d2f>
 800d940:	ee08 0a90 	vmov	s17, r0
 800d944:	eeb0 0a68 	vmov.f32	s0, s17
 800d948:	b00a      	add	sp, #40	; 0x28
 800d94a:	ecbd 8b02 	vpop	{d8}
 800d94e:	bd10      	pop	{r4, pc}
 800d950:	2000142c 	.word	0x2000142c
 800d954:	0800df08 	.word	0x0800df08
 800d958:	0800ddf1 	.word	0x0800ddf1

0800d95c <sqrtf>:
 800d95c:	b510      	push	{r4, lr}
 800d95e:	ed2d 8b02 	vpush	{d8}
 800d962:	b08a      	sub	sp, #40	; 0x28
 800d964:	eeb0 8a40 	vmov.f32	s16, s0
 800d968:	f000 f930 	bl	800dbcc <__ieee754_sqrtf>
 800d96c:	4b21      	ldr	r3, [pc, #132]	; (800d9f4 <sqrtf+0x98>)
 800d96e:	f993 4000 	ldrsb.w	r4, [r3]
 800d972:	1c63      	adds	r3, r4, #1
 800d974:	d02c      	beq.n	800d9d0 <sqrtf+0x74>
 800d976:	eeb4 8a48 	vcmp.f32	s16, s16
 800d97a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d97e:	d627      	bvs.n	800d9d0 <sqrtf+0x74>
 800d980:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800d984:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d988:	d522      	bpl.n	800d9d0 <sqrtf+0x74>
 800d98a:	2301      	movs	r3, #1
 800d98c:	9300      	str	r3, [sp, #0]
 800d98e:	4b1a      	ldr	r3, [pc, #104]	; (800d9f8 <sqrtf+0x9c>)
 800d990:	9301      	str	r3, [sp, #4]
 800d992:	ee18 0a10 	vmov	r0, s16
 800d996:	2300      	movs	r3, #0
 800d998:	9308      	str	r3, [sp, #32]
 800d99a:	f7f2 fdd5 	bl	8000548 <__aeabi_f2d>
 800d99e:	2200      	movs	r2, #0
 800d9a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d9a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d9a8:	2300      	movs	r3, #0
 800d9aa:	b9ac      	cbnz	r4, 800d9d8 <sqrtf+0x7c>
 800d9ac:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d9b0:	4668      	mov	r0, sp
 800d9b2:	f000 f90e 	bl	800dbd2 <matherr>
 800d9b6:	b1b8      	cbz	r0, 800d9e8 <sqrtf+0x8c>
 800d9b8:	9b08      	ldr	r3, [sp, #32]
 800d9ba:	b11b      	cbz	r3, 800d9c4 <sqrtf+0x68>
 800d9bc:	f7fd faf0 	bl	800afa0 <__errno>
 800d9c0:	9b08      	ldr	r3, [sp, #32]
 800d9c2:	6003      	str	r3, [r0, #0]
 800d9c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d9c8:	f7f3 f8ee 	bl	8000ba8 <__aeabi_d2f>
 800d9cc:	ee00 0a10 	vmov	s0, r0
 800d9d0:	b00a      	add	sp, #40	; 0x28
 800d9d2:	ecbd 8b02 	vpop	{d8}
 800d9d6:	bd10      	pop	{r4, pc}
 800d9d8:	4610      	mov	r0, r2
 800d9da:	4619      	mov	r1, r3
 800d9dc:	f7f2 ff36 	bl	800084c <__aeabi_ddiv>
 800d9e0:	2c02      	cmp	r4, #2
 800d9e2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d9e6:	d1e3      	bne.n	800d9b0 <sqrtf+0x54>
 800d9e8:	f7fd fada 	bl	800afa0 <__errno>
 800d9ec:	2321      	movs	r3, #33	; 0x21
 800d9ee:	6003      	str	r3, [r0, #0]
 800d9f0:	e7e2      	b.n	800d9b8 <sqrtf+0x5c>
 800d9f2:	bf00      	nop
 800d9f4:	2000142c 	.word	0x2000142c
 800d9f8:	0800df0e 	.word	0x0800df0e

0800d9fc <__ieee754_asinf>:
 800d9fc:	b538      	push	{r3, r4, r5, lr}
 800d9fe:	ee10 5a10 	vmov	r5, s0
 800da02:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800da06:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800da0a:	ed2d 8b04 	vpush	{d8-d9}
 800da0e:	d10c      	bne.n	800da2a <__ieee754_asinf+0x2e>
 800da10:	eddf 7a5e 	vldr	s15, [pc, #376]	; 800db8c <__ieee754_asinf+0x190>
 800da14:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 800db90 <__ieee754_asinf+0x194>
 800da18:	ee60 7a27 	vmul.f32	s15, s0, s15
 800da1c:	eee0 7a07 	vfma.f32	s15, s0, s14
 800da20:	eeb0 0a67 	vmov.f32	s0, s15
 800da24:	ecbd 8b04 	vpop	{d8-d9}
 800da28:	bd38      	pop	{r3, r4, r5, pc}
 800da2a:	dd04      	ble.n	800da36 <__ieee754_asinf+0x3a>
 800da2c:	ee70 7a40 	vsub.f32	s15, s0, s0
 800da30:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800da34:	e7f6      	b.n	800da24 <__ieee754_asinf+0x28>
 800da36:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 800da3a:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 800da3e:	da0b      	bge.n	800da58 <__ieee754_asinf+0x5c>
 800da40:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 800da44:	da52      	bge.n	800daec <__ieee754_asinf+0xf0>
 800da46:	eddf 7a53 	vldr	s15, [pc, #332]	; 800db94 <__ieee754_asinf+0x198>
 800da4a:	ee70 7a27 	vadd.f32	s15, s0, s15
 800da4e:	eef4 7ae8 	vcmpe.f32	s15, s17
 800da52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da56:	dce5      	bgt.n	800da24 <__ieee754_asinf+0x28>
 800da58:	f000 f8c6 	bl	800dbe8 <fabsf>
 800da5c:	ee38 0ac0 	vsub.f32	s0, s17, s0
 800da60:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 800da64:	ee20 8a08 	vmul.f32	s16, s0, s16
 800da68:	eddf 7a4b 	vldr	s15, [pc, #300]	; 800db98 <__ieee754_asinf+0x19c>
 800da6c:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 800db9c <__ieee754_asinf+0x1a0>
 800da70:	ed9f 9a4b 	vldr	s18, [pc, #300]	; 800dba0 <__ieee754_asinf+0x1a4>
 800da74:	eea8 7a27 	vfma.f32	s14, s16, s15
 800da78:	eddf 7a4a 	vldr	s15, [pc, #296]	; 800dba4 <__ieee754_asinf+0x1a8>
 800da7c:	eee7 7a08 	vfma.f32	s15, s14, s16
 800da80:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800dba8 <__ieee754_asinf+0x1ac>
 800da84:	eea7 7a88 	vfma.f32	s14, s15, s16
 800da88:	eddf 7a48 	vldr	s15, [pc, #288]	; 800dbac <__ieee754_asinf+0x1b0>
 800da8c:	eee7 7a08 	vfma.f32	s15, s14, s16
 800da90:	ed9f 7a47 	vldr	s14, [pc, #284]	; 800dbb0 <__ieee754_asinf+0x1b4>
 800da94:	eea7 9a88 	vfma.f32	s18, s15, s16
 800da98:	eddf 7a46 	vldr	s15, [pc, #280]	; 800dbb4 <__ieee754_asinf+0x1b8>
 800da9c:	eee8 7a07 	vfma.f32	s15, s16, s14
 800daa0:	ed9f 7a45 	vldr	s14, [pc, #276]	; 800dbb8 <__ieee754_asinf+0x1bc>
 800daa4:	eea7 7a88 	vfma.f32	s14, s15, s16
 800daa8:	eddf 7a44 	vldr	s15, [pc, #272]	; 800dbbc <__ieee754_asinf+0x1c0>
 800daac:	eee7 7a08 	vfma.f32	s15, s14, s16
 800dab0:	eeb0 0a48 	vmov.f32	s0, s16
 800dab4:	eee7 8a88 	vfma.f32	s17, s15, s16
 800dab8:	f000 f888 	bl	800dbcc <__ieee754_sqrtf>
 800dabc:	4b40      	ldr	r3, [pc, #256]	; (800dbc0 <__ieee754_asinf+0x1c4>)
 800dabe:	ee29 9a08 	vmul.f32	s18, s18, s16
 800dac2:	429c      	cmp	r4, r3
 800dac4:	ee89 6a28 	vdiv.f32	s12, s18, s17
 800dac8:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800dacc:	dd3d      	ble.n	800db4a <__ieee754_asinf+0x14e>
 800dace:	eea0 0a06 	vfma.f32	s0, s0, s12
 800dad2:	eddf 7a3c 	vldr	s15, [pc, #240]	; 800dbc4 <__ieee754_asinf+0x1c8>
 800dad6:	eee0 7a07 	vfma.f32	s15, s0, s14
 800dada:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 800db90 <__ieee754_asinf+0x194>
 800dade:	ee30 0a67 	vsub.f32	s0, s0, s15
 800dae2:	2d00      	cmp	r5, #0
 800dae4:	bfd8      	it	le
 800dae6:	eeb1 0a40 	vnegle.f32	s0, s0
 800daea:	e79b      	b.n	800da24 <__ieee754_asinf+0x28>
 800daec:	ee60 7a00 	vmul.f32	s15, s0, s0
 800daf0:	eddf 6a29 	vldr	s13, [pc, #164]	; 800db98 <__ieee754_asinf+0x19c>
 800daf4:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800db9c <__ieee754_asinf+0x1a0>
 800daf8:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 800dbb0 <__ieee754_asinf+0x1b4>
 800dafc:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800db00:	eddf 6a28 	vldr	s13, [pc, #160]	; 800dba4 <__ieee754_asinf+0x1a8>
 800db04:	eee7 6a27 	vfma.f32	s13, s14, s15
 800db08:	ed9f 7a27 	vldr	s14, [pc, #156]	; 800dba8 <__ieee754_asinf+0x1ac>
 800db0c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800db10:	eddf 6a26 	vldr	s13, [pc, #152]	; 800dbac <__ieee754_asinf+0x1b0>
 800db14:	eee7 6a27 	vfma.f32	s13, s14, s15
 800db18:	ed9f 7a21 	vldr	s14, [pc, #132]	; 800dba0 <__ieee754_asinf+0x1a4>
 800db1c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800db20:	eddf 6a24 	vldr	s13, [pc, #144]	; 800dbb4 <__ieee754_asinf+0x1b8>
 800db24:	eee7 6a86 	vfma.f32	s13, s15, s12
 800db28:	ed9f 6a23 	vldr	s12, [pc, #140]	; 800dbb8 <__ieee754_asinf+0x1bc>
 800db2c:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800db30:	eddf 6a22 	vldr	s13, [pc, #136]	; 800dbbc <__ieee754_asinf+0x1c0>
 800db34:	eee6 6a27 	vfma.f32	s13, s12, s15
 800db38:	ee27 7a27 	vmul.f32	s14, s14, s15
 800db3c:	eee6 8aa7 	vfma.f32	s17, s13, s15
 800db40:	eec7 7a28 	vdiv.f32	s15, s14, s17
 800db44:	eea0 0a27 	vfma.f32	s0, s0, s15
 800db48:	e76c      	b.n	800da24 <__ieee754_asinf+0x28>
 800db4a:	ee10 3a10 	vmov	r3, s0
 800db4e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800db52:	f023 030f 	bic.w	r3, r3, #15
 800db56:	ee07 3a90 	vmov	s15, r3
 800db5a:	eef1 6a67 	vneg.f32	s13, s15
 800db5e:	eea6 8aa7 	vfma.f32	s16, s13, s15
 800db62:	ee70 5a00 	vadd.f32	s11, s0, s0
 800db66:	ee37 0a80 	vadd.f32	s0, s15, s0
 800db6a:	eddf 7a08 	vldr	s15, [pc, #32]	; 800db8c <__ieee754_asinf+0x190>
 800db6e:	ee88 5a00 	vdiv.f32	s10, s16, s0
 800db72:	ed9f 0a15 	vldr	s0, [pc, #84]	; 800dbc8 <__ieee754_asinf+0x1cc>
 800db76:	eee5 7a47 	vfms.f32	s15, s10, s14
 800db7a:	eed5 7a86 	vfnms.f32	s15, s11, s12
 800db7e:	eeb0 6a40 	vmov.f32	s12, s0
 800db82:	eea6 6a87 	vfma.f32	s12, s13, s14
 800db86:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800db8a:	e7a8      	b.n	800dade <__ieee754_asinf+0xe2>
 800db8c:	b33bbd2e 	.word	0xb33bbd2e
 800db90:	3fc90fdb 	.word	0x3fc90fdb
 800db94:	7149f2ca 	.word	0x7149f2ca
 800db98:	3811ef08 	.word	0x3811ef08
 800db9c:	3a4f7f04 	.word	0x3a4f7f04
 800dba0:	3e2aaaab 	.word	0x3e2aaaab
 800dba4:	bd241146 	.word	0xbd241146
 800dba8:	3e4e0aa8 	.word	0x3e4e0aa8
 800dbac:	bea6b090 	.word	0xbea6b090
 800dbb0:	3d9dc62e 	.word	0x3d9dc62e
 800dbb4:	bf303361 	.word	0xbf303361
 800dbb8:	4001572d 	.word	0x4001572d
 800dbbc:	c019d139 	.word	0xc019d139
 800dbc0:	3f799999 	.word	0x3f799999
 800dbc4:	333bbd2e 	.word	0x333bbd2e
 800dbc8:	3f490fdb 	.word	0x3f490fdb

0800dbcc <__ieee754_sqrtf>:
 800dbcc:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800dbd0:	4770      	bx	lr

0800dbd2 <matherr>:
 800dbd2:	2000      	movs	r0, #0
 800dbd4:	4770      	bx	lr
	...

0800dbd8 <nan>:
 800dbd8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800dbe0 <nan+0x8>
 800dbdc:	4770      	bx	lr
 800dbde:	bf00      	nop
 800dbe0:	00000000 	.word	0x00000000
 800dbe4:	7ff80000 	.word	0x7ff80000

0800dbe8 <fabsf>:
 800dbe8:	ee10 3a10 	vmov	r3, s0
 800dbec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800dbf0:	ee00 3a10 	vmov	s0, r3
 800dbf4:	4770      	bx	lr
	...

0800dbf8 <_init>:
 800dbf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbfa:	bf00      	nop
 800dbfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dbfe:	bc08      	pop	{r3}
 800dc00:	469e      	mov	lr, r3
 800dc02:	4770      	bx	lr

0800dc04 <_fini>:
 800dc04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc06:	bf00      	nop
 800dc08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc0a:	bc08      	pop	{r3}
 800dc0c:	469e      	mov	lr, r3
 800dc0e:	4770      	bx	lr
