#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002b653ed2af0 .scope module, "ClkDiv" "ClkDiv" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_ref_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_clk_en";
    .port_info 3 /INPUT 8 "i_div_ratio";
    .port_info 4 /OUTPUT 1 "o_div_clk";
L_000002b653f0aa00 .functor BUFZ 1, v000002b653f5ae40_0, C4<0>, C4<0>, C4<0>;
o000002b653f0d438 .functor BUFZ 1, C4<z>; HiZ drive
L_000002b653f04060 .functor AND 1, o000002b653f0d438, L_000002b653f5c060, C4<1>, C4<1>;
L_000002b653f03b90 .functor AND 1, L_000002b653f04060, L_000002b653f5b2a0, C4<1>, C4<1>;
v000002b653efc490_0 .net *"_ivl_10", 31 0, L_000002b653f5b480;  1 drivers
v000002b653efc030_0 .net *"_ivl_12", 30 0, L_000002b653f5bb60;  1 drivers
L_000002b653f5c8f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b653efbbd0_0 .net *"_ivl_14", 0 0, L_000002b653f5c8f8;  1 drivers
L_000002b653f5c940 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002b653efbef0_0 .net/2u *"_ivl_16", 31 0, L_000002b653f5c940;  1 drivers
v000002b653efbc70_0 .net *"_ivl_18", 31 0, L_000002b653f5b520;  1 drivers
v000002b653efc170_0 .net *"_ivl_2", 6 0, L_000002b653f5b3e0;  1 drivers
v000002b653efbb30_0 .net *"_ivl_26", 31 0, L_000002b653f5b840;  1 drivers
L_000002b653f5c988 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b653efbe50_0 .net *"_ivl_29", 23 0, L_000002b653f5c988;  1 drivers
L_000002b653f5c9d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b653efc0d0_0 .net/2u *"_ivl_30", 31 0, L_000002b653f5c9d0;  1 drivers
v000002b653efc210_0 .net *"_ivl_32", 0 0, L_000002b653f5c060;  1 drivers
v000002b653efc2b0_0 .net *"_ivl_35", 0 0, L_000002b653f04060;  1 drivers
v000002b653efb630_0 .net *"_ivl_36", 31 0, L_000002b653f5b660;  1 drivers
L_000002b653f5ca18 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b653efc530_0 .net *"_ivl_39", 23 0, L_000002b653f5ca18;  1 drivers
L_000002b653f5c868 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b653efbf90_0 .net *"_ivl_4", 0 0, L_000002b653f5c868;  1 drivers
L_000002b653f5ca60 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002b653efbd10_0 .net/2u *"_ivl_40", 31 0, L_000002b653f5ca60;  1 drivers
v000002b653efbdb0_0 .net *"_ivl_42", 0 0, L_000002b653f5b2a0;  1 drivers
v000002b653efc350_0 .net *"_ivl_6", 31 0, L_000002b653f5b7a0;  1 drivers
L_000002b653f5c8b0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b653efc3f0_0 .net *"_ivl_9", 23 0, L_000002b653f5c8b0;  1 drivers
v000002b653efb6d0_0 .net "clk_divider_en", 0 0, L_000002b653f03b90;  1 drivers
v000002b653efb770_0 .var "counter_even", 7 0;
v000002b653efb810_0 .var "counter_odd_down", 7 0;
v000002b653efb8b0_0 .var "counter_odd_up", 7 0;
v000002b653efb950_0 .net "flag", 0 0, L_000002b653f0aa00;  1 drivers
v000002b653efb9f0_0 .net "half_period", 7 0, L_000002b653f5c560;  1 drivers
v000002b653efba90_0 .net "half_period_plus_1", 7 0, L_000002b653f5b5c0;  1 drivers
v000002b653f5bc00_0 .net "i_clk_en", 0 0, o000002b653f0d438;  0 drivers
o000002b653f0d468 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002b653f5b160_0 .net "i_div_ratio", 7 0, o000002b653f0d468;  0 drivers
o000002b653f0d498 .functor BUFZ 1, C4<z>; HiZ drive
v000002b653f5b8e0_0 .net "i_ref_clk", 0 0, o000002b653f0d498;  0 drivers
o000002b653f0d4c8 .functor BUFZ 1, C4<z>; HiZ drive
v000002b653f5b200_0 .net "i_rst_n", 0 0, o000002b653f0d4c8;  0 drivers
v000002b653f5ae40_0 .var "o_div_clk", 0 0;
v000002b653f5ba20_0 .net "odd", 0 0, L_000002b653f5c420;  1 drivers
E_000002b653ef5c70 .event anyedge, v000002b653f5b8e0_0;
E_000002b653ef5530/0 .event negedge, v000002b653f5b200_0;
E_000002b653ef5530/1 .event posedge, v000002b653f5b8e0_0;
E_000002b653ef5530 .event/or E_000002b653ef5530/0, E_000002b653ef5530/1;
L_000002b653f5b3e0 .part o000002b653f0d468, 1, 7;
L_000002b653f5c560 .concat [ 7 1 0 0], L_000002b653f5b3e0, L_000002b653f5c868;
L_000002b653f5b7a0 .concat [ 8 24 0 0], o000002b653f0d468, L_000002b653f5c8b0;
L_000002b653f5bb60 .part L_000002b653f5b7a0, 1, 31;
L_000002b653f5b480 .concat [ 31 1 0 0], L_000002b653f5bb60, L_000002b653f5c8f8;
L_000002b653f5b520 .arith/sum 32, L_000002b653f5b480, L_000002b653f5c940;
L_000002b653f5b5c0 .part L_000002b653f5b520, 0, 8;
L_000002b653f5c420 .part o000002b653f0d468, 0, 1;
L_000002b653f5b840 .concat [ 8 24 0 0], o000002b653f0d468, L_000002b653f5c988;
L_000002b653f5c060 .cmp/ne 32, L_000002b653f5b840, L_000002b653f5c9d0;
L_000002b653f5b660 .concat [ 8 24 0 0], o000002b653f0d468, L_000002b653f5ca18;
L_000002b653f5b2a0 .cmp/ne 32, L_000002b653f5b660, L_000002b653f5ca60;
    .scope S_000002b653ed2af0;
T_0 ;
    %wait E_000002b653ef5530;
    %load/vec4 v000002b653f5b200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002b653efb770_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002b653efb810_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002b653efb8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b653f5ae40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002b653efb6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002b653f5ba20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000002b653efb770_0;
    %pad/u 32;
    %load/vec4 v000002b653efb9f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002b653efb770_0, 0;
    %load/vec4 v000002b653f5ae40_0;
    %inv;
    %assign/vec4 v000002b653f5ae40_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v000002b653efb770_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002b653efb770_0, 0;
T_0.7 ;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000002b653f5ba20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v000002b653efb950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v000002b653efb8b0_0;
    %pad/u 32;
    %load/vec4 v000002b653efb9f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002b653efb8b0_0, 0;
    %load/vec4 v000002b653f5ae40_0;
    %inv;
    %assign/vec4 v000002b653f5ae40_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v000002b653efb8b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002b653efb8b0_0, 0;
T_0.13 ;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v000002b653efb950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %load/vec4 v000002b653efb810_0;
    %pad/u 32;
    %load/vec4 v000002b653efba90_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002b653efb810_0, 0;
    %load/vec4 v000002b653f5ae40_0;
    %inv;
    %assign/vec4 v000002b653f5ae40_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v000002b653efb810_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002b653efb810_0, 0;
T_0.17 ;
T_0.14 ;
T_0.11 ;
T_0.8 ;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002b653ed2af0;
T_1 ;
    %wait E_000002b653ef5c70;
    %load/vec4 v000002b653efb6d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_1.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002b653f5bc00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_1.2;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000002b653f5b8e0_0;
    %store/vec4 v000002b653f5ae40_0, 0, 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ClkDiv.v";
