
---------- Begin Simulation Statistics ----------
final_tick                               930727405500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60753                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701784                       # Number of bytes of host memory used
host_op_rate                                    60953                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18203.05                       # Real time elapsed on the host
host_tick_rate                               51130306                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105897434                       # Number of instructions simulated
sim_ops                                    1109522795                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.930727                       # Number of seconds simulated
sim_ticks                                930727405500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.379444                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              146651554                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           165934009                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         16798472                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        227222478                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18883358                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       19047152                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          163794                       # Number of indirect misses.
system.cpu0.branchPred.lookups              289008061                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1858849                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811471                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10724898                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260699214                       # Number of branches committed
system.cpu0.commit.bw_lim_events             28166052                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441380                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       84462773                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050809756                       # Number of instructions committed
system.cpu0.commit.committedOps            1052623747                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1715158941                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.613718                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.372660                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1208015404     70.43%     70.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    300516315     17.52%     87.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     72582188      4.23%     92.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     68514612      3.99%     96.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22161786      1.29%     97.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7509750      0.44%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3974928      0.23%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3717906      0.22%     98.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     28166052      1.64%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1715158941                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20858041                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015996735                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326227353                       # Number of loads committed
system.cpu0.commit.membars                    3625350                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625356      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583958223     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8031605      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328038816     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127158660     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052623747                       # Class of committed instruction
system.cpu0.commit.refs                     455197504                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050809756                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052623747                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.768293                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.768293                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            285921054                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6085423                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           143555309                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1163262708                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               642873559                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                789067873                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10732849                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             15221269                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5433139                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  289008061                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                197656915                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1089912396                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5179891                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          201                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1200604409                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           63                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               33612866                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.155536                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         627309356                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         165534912                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.646132                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1734028474                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.695178                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.946863                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               901334661     51.98%     51.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               609953932     35.18%     87.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               115055858      6.64%     93.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                80617695      4.65%     98.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                19214063      1.11%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4278832      0.25%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1649103      0.10%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     603      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1923727      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1734028474                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       50                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      28                       # number of floating regfile writes
system.cpu0.idleCycles                      124111370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10868004                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               270203729                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.593956                       # Inst execution rate
system.cpu0.iew.exec_refs                   483628403                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 134066064                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              246346495                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            358131193                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3571360                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4613304                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           138810136                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1137071435                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            349562339                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7110439                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1103653953                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1743154                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2258862                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10732849                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5963128                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        86423                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16834679                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        86588                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8238                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4323013                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     31903840                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9839985                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8238                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1181372                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9686632                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                499592913                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1094011249                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.836578                       # average fanout of values written-back
system.cpu0.iew.wb_producers                417948666                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.588767                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1094083454                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1350847809                       # number of integer regfile reads
system.cpu0.int_regfile_writes              697657404                       # number of integer regfile writes
system.cpu0.ipc                              0.565517                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.565517                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626839      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            610531840     54.97%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8140482      0.73%     56.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811528      0.16%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              2      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           353935698     31.86%     88.05% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          132717949     11.95%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             12      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1110764392                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     60                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                116                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           56                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                62                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2023853                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001822                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 317360     15.68%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    10      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1536010     75.90%     91.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               170469      8.42%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1109161346                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3957680024                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1094011193                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1221526319                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1126364035                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1110764392                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10707400                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       84447685                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            99029                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       5266020                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     42363925                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1734028474                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.640569                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.856344                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          959480691     55.33%     55.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          521139886     30.05%     85.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          183323764     10.57%     95.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           60020464      3.46%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8651457      0.50%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             561949      0.03%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             575980      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             150131      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             124152      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1734028474                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.597783                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         25671645                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5385470                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           358131193                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          138810136                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1505                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1858139844                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3315059                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              262887314                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670655838                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              10883374                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               654504344                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5936901                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                26429                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1413381416                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1155657663                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          741430076                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                781219145                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6894252                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10732849                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             24553349                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                70774234                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               50                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1413381366                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        131473                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4665                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 23680954                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4655                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2824060351                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2293055114                       # The number of ROB writes
system.cpu0.timesIdled                       19264986                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1470                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.175388                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                8716663                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9255776                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1628191                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         16852431                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            313050                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         479517                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          166467                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18446672                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4493                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811198                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           932041                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12204528                       # Number of branches committed
system.cpu1.commit.bw_lim_events               972487                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434249                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       17141588                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55087678                       # Number of instructions committed
system.cpu1.commit.committedOps              56899048                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    312580429                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.182030                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.814562                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    287878463     92.10%     92.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12541837      4.01%     96.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4236891      1.36%     97.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3874489      1.24%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       912867      0.29%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       321930      0.10%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1671307      0.53%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       170158      0.05%     99.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       972487      0.31%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    312580429                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502792                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52984695                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16127627                       # Number of loads committed
system.cpu1.commit.membars                    3622513                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622513      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32018583     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17938825     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3318986      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56899048                       # Class of committed instruction
system.cpu1.commit.refs                      21257823                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55087678                       # Number of Instructions Simulated
system.cpu1.committedOps                     56899048                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.738675                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.738675                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            269824800                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               702762                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7941906                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              78791122                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13056270                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27416885                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                932412                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1054413                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4115085                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18446672                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13035984                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    299316079                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               127442                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      88774794                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3257124                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.058351                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14400810                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9029713                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.280817                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         315345452                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.292206                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.775355                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               261617951     82.96%     82.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                30626257      9.71%     92.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                13493576      4.28%     96.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5868580      1.86%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2521610      0.80%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  471397      0.15%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  742632      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      14      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3435      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           315345452                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         784805                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              972739                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14187642                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.197282                       # Inst execution rate
system.cpu1.iew.exec_refs                    22198859                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5204293                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              235922789                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             21096508                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2535267                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1542625                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6726174                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           74033039                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             16994566                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           731378                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             62366781                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1671292                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1220030                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                932412                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4804571                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        13043                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          253203                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8510                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          390                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1695                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4968881                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1595978                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           390                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       188701                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        784038                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 35286932                       # num instructions consuming a value
system.cpu1.iew.wb_count                     62034016                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.853231                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30107892                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.196229                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      62045346                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                77828962                       # number of integer regfile reads
system.cpu1.int_regfile_writes               41112132                       # number of integer regfile writes
system.cpu1.ipc                              0.174256                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.174256                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622613      5.74%      5.74% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             37175473     58.92%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            18893702     29.94%     94.60% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3406228      5.40%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              63098159                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1768430                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028027                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 223294     12.63%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     12.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1417875     80.18%     92.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               127257      7.20%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              61243960                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         443390220                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     62034004                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         91167320                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  66425448                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 63098159                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7607591                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       17133990                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            80048                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2173342                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     11807323                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    315345452                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.200092                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.634520                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          274594144     87.08%     87.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           28279419      8.97%     96.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6716001      2.13%     98.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2847194      0.90%     99.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2231238      0.71%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             267844      0.08%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             324022      0.10%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              47868      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              37722      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      315345452                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.199595                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15037801                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1722713                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            21096508                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6726174                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       316130257                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1545307767                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              252753817                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38002518                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11507652                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14955443                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1654554                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8469                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             95305616                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              77176238                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           51990016                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28096330                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4395262                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                932412                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             18573950                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13987498                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        95305604                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         33500                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               613                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22117075                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           613                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   385648370                       # The number of ROB reads
system.cpu1.rob.rob_writes                  150849296                       # The number of ROB writes
system.cpu1.timesIdled                          24359                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2019415                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 5944                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2046566                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               9518106                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4783014                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9502761                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       337931                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        73826                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     44338698                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3149796                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     88658929                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3223622                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 930727405500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2462170                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2760384                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1959229                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              325                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            248                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2320301                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2320297                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2462170                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           104                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14285228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14285228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    482742464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               482742464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              527                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4783148                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4783148    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4783148                       # Request fanout histogram
system.membus.respLayer1.occupancy        25281950777                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21903481102                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   930727405500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 930727405500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 930727405500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 930727405500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 930727405500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   930727405500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 930727405500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 930727405500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 930727405500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 930727405500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    276255416.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   383426401.658965                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        92000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    975281500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   929069873000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1657532500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 930727405500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    172099763                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       172099763                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    172099763                       # number of overall hits
system.cpu0.icache.overall_hits::total      172099763                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     25557152                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      25557152                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     25557152                       # number of overall misses
system.cpu0.icache.overall_misses::total     25557152                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 326536181494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 326536181494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 326536181494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 326536181494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    197656915                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    197656915                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    197656915                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    197656915                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.129301                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.129301                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.129301                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.129301                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12776.704599                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12776.704599                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12776.704599                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12776.704599                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2584                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               84                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    30.761905                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     22841661                       # number of writebacks
system.cpu0.icache.writebacks::total         22841661                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2715456                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2715456                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2715456                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2715456                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     22841696                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     22841696                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     22841696                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     22841696                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 280736171995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 280736171995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 280736171995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 280736171995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.115562                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.115562                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.115562                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.115562                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12290.513454                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12290.513454                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12290.513454                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12290.513454                       # average overall mshr miss latency
system.cpu0.icache.replacements              22841661                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    172099763                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      172099763                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     25557152                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     25557152                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 326536181494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 326536181494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    197656915                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    197656915                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.129301                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.129301                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12776.704599                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12776.704599                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2715456                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2715456                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     22841696                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     22841696                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 280736171995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 280736171995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.115562                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.115562                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12290.513454                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12290.513454                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 930727405500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999941                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          194939994                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         22841663                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.534405                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999941                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        418155525                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       418155525                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 930727405500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    428563843                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       428563843                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    428563843                       # number of overall hits
system.cpu0.dcache.overall_hits::total      428563843                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     26642112                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      26642112                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     26642112                       # number of overall misses
system.cpu0.dcache.overall_misses::total     26642112                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 712208495845                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 712208495845                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 712208495845                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 712208495845                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    455205955                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    455205955                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    455205955                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    455205955                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.058528                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.058528                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.058528                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.058528                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26732.433819                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26732.433819                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26732.433819                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26732.433819                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4112153                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       273988                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            97889                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3265                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.008326                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    83.916692                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19737027                       # number of writebacks
system.cpu0.dcache.writebacks::total         19737027                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7655945                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7655945                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7655945                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7655945                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     18986167                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     18986167                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     18986167                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     18986167                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 364494582299                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 364494582299                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 364494582299                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 364494582299                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041709                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041709                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041709                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041709                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19197.902468                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19197.902468                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19197.902468                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19197.902468                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19737027                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    307387891                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      307387891                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     20662468                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     20662468                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 491120598500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 491120598500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    328050359                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    328050359                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.062986                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.062986                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23768.728813                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23768.728813                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4015330                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4015330                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     16647138                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     16647138                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 278791000500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 278791000500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050746                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050746                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16747.082922                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16747.082922                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    121175952                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     121175952                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5979644                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5979644                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 221087897345                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 221087897345                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127155596                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127155596                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.047026                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.047026                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 36973.421385                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36973.421385                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3640615                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3640615                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2339029                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2339029                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  85703581799                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  85703581799                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018395                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018395                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 36640.666618                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36640.666618                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1775                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1775                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1364                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1364                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9519000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9519000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.434533                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.434533                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6978.739003                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6978.739003                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1349                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1349                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       901000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       901000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004779                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004779                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 60066.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60066.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2937                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2937                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       664500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       664500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3083                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3083                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.047356                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.047356                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4551.369863                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4551.369863                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          146                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          146                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       519500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       519500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.047356                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.047356                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3558.219178                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3558.219178                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050985                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050985                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760486                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760486                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  66583904500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  66583904500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811471                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811471                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419817                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419817                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 87554.411916                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 87554.411916                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760486                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760486                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  65823418500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  65823418500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419817                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419817                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 86554.411916                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 86554.411916                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 930727405500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.986161                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          449366289                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19746430                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.756837                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.986161                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999568                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999568                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        933793758                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       933793758                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 930727405500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            22777021                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            17917994                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               24667                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              396670                       # number of demand (read+write) hits
system.l2.demand_hits::total                 41116352                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           22777021                       # number of overall hits
system.l2.overall_hits::.cpu0.data           17917994                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              24667                       # number of overall hits
system.l2.overall_hits::.cpu1.data             396670                       # number of overall hits
system.l2.overall_hits::total                41116352                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             64671                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1818343                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4706                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1315206                       # number of demand (read+write) misses
system.l2.demand_misses::total                3202926                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            64671                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1818343                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4706                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1315206                       # number of overall misses
system.l2.overall_misses::total               3202926                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5628980499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 175606759989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    445989500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 131233751996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     312915481984                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5628980499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 175606759989                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    445989500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 131233751996                       # number of overall miss cycles
system.l2.overall_miss_latency::total    312915481984                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        22841692                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19736337                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           29373                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1711876                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             44319278                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       22841692                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19736337                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          29373                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1711876                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            44319278                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002831                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.092132                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.160215                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.768283                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.072269                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002831                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.092132                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.160215                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.768283                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.072269                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87040.257596                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96575.156606                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94770.399490                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99781.898802                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97696.756648                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87040.257596                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96575.156606                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94770.399490                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99781.898802                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97696.756648                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               3888                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        63                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      61.714286                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    807648                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2760386                       # number of writebacks
system.l2.writebacks::total                   2760386                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            145                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          40054                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            220                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          19627                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               60046                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           145                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         40054                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           220                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         19627                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              60046                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        64526                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1778289                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4486                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1295579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3142880                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        64526                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1778289                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4486                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1295579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1649293                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4792173                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4974572500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 154999040492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    388090000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 116692165498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 277053868490                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4974572500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 154999040492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    388090000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 116692165498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 133005161069                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 410059029559                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002825                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.090102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.152725                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.756818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.070915                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.090102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.152725                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.756818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.108128                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77094.078356                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87161.895784                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86511.368703                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90069.509847                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88152.862499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77094.078356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87161.895784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86511.368703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90069.509847                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80643.743149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85568.494618                       # average overall mshr miss latency
system.l2.replacements                        7926777                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4578065                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4578065                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4578065                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4578065                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     39582221                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         39582221                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     39582221                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     39582221                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1649293                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1649293                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 133005161069                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 133005161069                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80643.743149                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80643.743149                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   17                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 43                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       208500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       243000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       451500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               60                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.766667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.716667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9065.217391                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data        12150                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        10500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       464000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       391500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       855500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.766667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.716667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20173.913043                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19575                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19895.348837                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        44000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        64000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       108000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        22000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        21600                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1782192                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           162952                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1945144                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1307461                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1052727                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2360188                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 126674906493                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 104420486498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  231095392991                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3089653                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1215679                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4305332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.423174                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.865958                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.548201                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96886.183598                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99190.470557                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97913.976764                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        26797                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        13748                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            40545                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1280664                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1038979                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2319643                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 111730310495                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  92767395499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 204497705994                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.414501                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.854649                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.538784                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87244.047225                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 89287.074617                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88159.128794                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      22777021                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         24667                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           22801688                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        64671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4706                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            69377                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5628980499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    445989500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6074969999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     22841692                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        29373                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       22871065                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002831                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.160215                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003033                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87040.257596                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94770.399490                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87564.610736                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          145                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          220                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           365                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        64526                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4486                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        69012                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4974572500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    388090000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5362662500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002825                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.152725                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003017                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77094.078356                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86511.368703                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77706.232249                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     16135802                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       233718                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16369520                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       510882                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       262479                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          773361                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  48931853496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  26813265498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  75745118994                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     16646684                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       496197                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17142881                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.030690                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.528981                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.045113                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95779.169155                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102153.945641                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97942.770574                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        13257                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         5879                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        19136                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       497625                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       256600                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       754225                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  43268729997                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  23924769999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  67193499996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.029893                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.517133                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.043996                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86950.474749                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93237.607167                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89089.462688                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           84                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                87                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          119                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             123                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1033500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        82000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      1115500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          203                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           210                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.586207                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.571429                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.585714                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  8684.873950                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        20500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  9069.105691                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           19                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           20                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          100                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          103                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1964499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        57000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2021499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.492611                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.428571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.490476                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19644.990000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19626.203883                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 930727405500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 930727405500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999888                       # Cycle average of tags in use
system.l2.tags.total_refs                    90059117                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7926883                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.361227                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.373971                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.321973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.692214                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.016455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.335272                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.260003                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.427718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.083156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.182691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.036489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.269688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.656250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.343750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 715765699                       # Number of tag accesses
system.l2.tags.data_accesses                715765699                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 930727405500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4129600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     113837760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        287104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      82932288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    104891136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          306077888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4129600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       287104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4416704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    176664576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       176664576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          64525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1778715                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1295817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1638924                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4782467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2760384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2760384                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4436960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        122310528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           308473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         89104809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    112698020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             328858790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4436960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       308473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4745432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      189813446                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            189813446                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      189813446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4436960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       122310528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          308473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        89104809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    112698020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            518672235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2754099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     64525.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1755488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4485.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1278102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1635670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007583517250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168065                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168065                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10886383                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2592645                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4782467                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2760384                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4782467                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2760384                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  44197                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6285                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            232197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            228478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            256524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            436161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            289126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            341186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            352485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            332101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            340101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            323230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           356977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           237048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           294897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           257668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           213384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           246707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            141394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            135132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            132954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            123158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            178201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            211722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            217645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            214089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            224957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            212064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           196290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           148929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           183474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           159810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           126211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           148043                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 139025119999                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23691350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            227867682499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29340.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48090.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2910969                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1610770                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4782467                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2760384                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1912117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1227384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  517115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  376328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  289463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  134754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   81637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   56766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   42878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   31812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  23232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  18405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  12624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   5914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  68969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 130738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 163118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 173214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 177117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 179366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 184261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 185034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 187274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 191829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 182423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 180147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 177441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 173350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 172316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 173403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2970593                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    161.417856                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.554258                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   209.524098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1904504     64.11%     64.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       529988     17.84%     81.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       218119      7.34%     89.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       113573      3.82%     93.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        49240      1.66%     94.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27186      0.92%     95.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18164      0.61%     96.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13937      0.47%     96.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        95882      3.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2970593                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       168065                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.192991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    282.143184                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       168060    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::114688-118783            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168065                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168065                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.386951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.361094                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.967239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           140428     83.56%     83.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3986      2.37%     85.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14557      8.66%     94.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6147      3.66%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1927      1.15%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              626      0.37%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              226      0.13%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              100      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               39      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               13      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168065                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              303249280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2828608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               176260672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               306077888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            176664576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       325.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       189.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    328.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    189.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  930727326000                       # Total gap between requests
system.mem_ctrls.avgGap                     123391.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4129600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    112351232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       287040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     81798528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    104682880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    176260672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4436959.710863483138                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 120713359.611070349813                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 308403.941158042988                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 87886665.329314842820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 112474264.087843060493                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 189379479.919053494930                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        64525                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1778715                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4486                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1295817                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1638924                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2760384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2300760770                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  81237080186                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    199349350                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  62891834306                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  81238657887                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22152440033984                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35656.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45671.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44438.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48534.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49568.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8025129.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10787547540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5733698520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16207885680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7306841160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     73470377760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     156373143360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     225716676960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       495596170980                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        532.482624                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 585147062978                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  31078840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 314501502522                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10422565020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5539701915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17623362120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7069419900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     73470377760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     244820963340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     151234302240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       510180692295                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        548.152648                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 390584629684                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  31078840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 509063935816                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9194329369.047619                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   41752952995.107162                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     95.24%     95.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       148500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 307231072500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   158403738500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 772323667000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 930727405500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13003806                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13003806                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13003806                       # number of overall hits
system.cpu1.icache.overall_hits::total       13003806                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        32178                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         32178                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        32178                       # number of overall misses
system.cpu1.icache.overall_misses::total        32178                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    877973500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    877973500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    877973500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    877973500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13035984                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13035984                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13035984                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13035984                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002468                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002468                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002468                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002468                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27284.899621                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27284.899621                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27284.899621                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27284.899621                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        29341                       # number of writebacks
system.cpu1.icache.writebacks::total            29341                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2805                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2805                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2805                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2805                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        29373                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        29373                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        29373                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        29373                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    777124500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    777124500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    777124500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    777124500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002253                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002253                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002253                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002253                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26457.103462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26457.103462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26457.103462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26457.103462                       # average overall mshr miss latency
system.cpu1.icache.replacements                 29341                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13003806                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13003806                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        32178                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        32178                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    877973500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    877973500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13035984                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13035984                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002468                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002468                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27284.899621                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27284.899621                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2805                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2805                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        29373                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        29373                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    777124500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    777124500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002253                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002253                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26457.103462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26457.103462                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 930727405500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.879011                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12945965                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            29341                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           441.224396                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        338666000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.879011                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.996219                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.996219                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26101341                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26101341                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 930727405500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16369319                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16369319                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16369319                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16369319                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3638873                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3638873                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3638873                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3638873                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 257886727327                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 257886727327                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 257886727327                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 257886727327                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20008192                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20008192                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20008192                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20008192                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.181869                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.181869                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.181869                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.181869                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 70869.944438                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 70869.944438                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 70869.944438                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 70869.944438                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       748291                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       172188                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            14237                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2096                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    52.559598                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    82.150763                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1711405                       # number of writebacks
system.cpu1.dcache.writebacks::total          1711405                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2625974                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2625974                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2625974                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2625974                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1012899                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1012899                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1012899                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1012899                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  77136984808                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  77136984808                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  77136984808                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  77136984808                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050624                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050624                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050624                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050624                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 76154.665774                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 76154.665774                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 76154.665774                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 76154.665774                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1711405                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14639744                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14639744                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2049888                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2049888                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 141333251000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 141333251000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16689632                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16689632                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.122824                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.122824                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68946.816119                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68946.816119                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1553468                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1553468                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       496420                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       496420                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30348255000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30348255000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029744                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029744                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 61134.231095                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 61134.231095                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1729575                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1729575                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1588985                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1588985                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 116553476327                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 116553476327                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3318560                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3318560                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.478818                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.478818                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 73350.897791                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73350.897791                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1072506                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1072506                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       516479                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       516479                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  46788729808                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  46788729808                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.155633                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.155633                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 90591.737143                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 90591.737143                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          302                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          302                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          176                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          176                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6579000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6579000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.368201                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.368201                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 37380.681818                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 37380.681818                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          130                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          130                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2648500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2648500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096234                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096234                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 57576.086957                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57576.086957                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          327                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          327                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       552000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       552000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          436                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          436                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5064.220183                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5064.220183                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       444000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       444000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4073.394495                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4073.394495                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1102690                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1102690                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708508                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708508                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62400329000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62400329000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.391182                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.391182                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88072.864385                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88072.864385                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708508                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708508                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61691821000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61691821000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.391182                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.391182                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87072.864385                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87072.864385                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 930727405500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.045292                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19186532                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1721292                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.146588                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        338677500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.045292                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.938915                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.938915                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45361928                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45361928                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 930727405500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          40014673                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7338451                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     39741359                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5166391                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2797033                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             340                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           253                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            593                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4323966                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4323965                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      22871069                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17143605                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          210                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          210                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     68525048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     59220414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        88087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5144878                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             132978427                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2923734528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2526295232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3757696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    219089472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5672876928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10743699                       # Total snoops (count)
system.tol2bus.snoopTraffic                 177904128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         55063285                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.066370                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.254258                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               51482575     93.50%     93.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3506877      6.37%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  73830      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           55063285                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        88648917442                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29622177932                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       34300894142                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2583187291                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          44268581                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1000598499000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 533935                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707308                       # Number of bytes of host memory used
host_op_rate                                   535685                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2291.98                       # Real time elapsed on the host
host_tick_rate                               30485021                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1223768268                       # Number of instructions simulated
sim_ops                                    1227780730                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.069871                       # Number of seconds simulated
sim_ticks                                 69871093500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.648580                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               12912062                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            13787782                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2458495                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         23222555                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             31362                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          49217                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17855                       # Number of indirect misses.
system.cpu0.branchPred.lookups               25224636                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10405                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5121                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1760844                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  12668283                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3115582                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         513664                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       34790845                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            60421498                       # Number of instructions committed
system.cpu0.commit.committedOps              60673967                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    121600765                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.498960                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.524522                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     99422052     81.76%     81.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12371006     10.17%     91.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2553171      2.10%     94.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1872632      1.54%     95.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       673231      0.55%     96.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       351489      0.29%     96.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       487516      0.40%     96.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       754086      0.62%     97.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3115582      2.56%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    121600765                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3067                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               65861                       # Number of function calls committed.
system.cpu0.commit.int_insts                 59416203                       # Number of committed integer instructions.
system.cpu0.commit.loads                     14229823                       # Number of loads committed
system.cpu0.commit.membars                     379718                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       380357      0.63%      0.63% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        43735981     72.08%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6323      0.01%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1778      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           426      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1279      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           213      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          295      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       14234400     23.46%     96.19% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2312061      3.81%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          544      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          294      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         60673967                       # Class of committed instruction
system.cpu0.commit.refs                      16547299                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   60421498                       # Number of Instructions Simulated
system.cpu0.committedOps                     60673967                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.277692                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.277692                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             58154783                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               701067                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            11404218                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             103536189                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12511266                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 53521628                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1762567                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2085429                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1863493                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   25224636                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  8135556                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    113938697                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               113470                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          869                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     117388357                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 151                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          352                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                4920544                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.183290                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          11413396                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          12943424                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.852979                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         127813737                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.928491                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.069441                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                55076075     43.09%     43.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                41336733     32.34%     75.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                21219311     16.60%     92.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8170768      6.39%     98.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  721041      0.56%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  665180      0.52%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  393717      0.31%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   33359      0.03%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  197553      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           127813737                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2640                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1926                       # number of floating regfile writes
system.cpu0.idleCycles                        9807810                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1930703                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                17431196                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.614966                       # Inst execution rate
system.cpu0.iew.exec_refs                    23777398                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2400818                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               24159705                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             22543389                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            249415                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1016310                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2595534                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           95426148                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21376580                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1996262                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             84632600                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                243675                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3996490                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1762567                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4445414                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       250409                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           43016                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          158                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          277                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      8313566                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       278058                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           277                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       503705                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1426998                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 62899682                       # num instructions consuming a value
system.cpu0.iew.wb_count                     81791498                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.807369                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 50783260                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.594322                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      81978943                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               109294370                       # number of integer regfile reads
system.cpu0.int_regfile_writes               61945271                       # number of integer regfile writes
system.cpu0.ipc                              0.439041                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.439041                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           381913      0.44%      0.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             61800420     71.34%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6697      0.01%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1813      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                426      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1293      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                213      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               298      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            22035390     25.44%     97.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2399524      2.77%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            565      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           294      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              86628862                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3122                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6228                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3086                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3185                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     707075                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.008162                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 473543     66.97%     66.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    57      0.01%     66.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     37      0.01%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  17      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     66.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                214305     30.31%     97.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                19116      2.70%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              86950902                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         301957876                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     81788412                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        130175406                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  94654882                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 86628862                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             771266                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       34752183                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           185568                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        257602                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15425319                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    127813737                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.677774                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.185696                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           82066925     64.21%     64.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24416294     19.10%     83.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           10946276      8.56%     91.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            4959211      3.88%     95.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3523694      2.76%     98.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             683758      0.53%     99.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             674911      0.53%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             461993      0.36%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              80675      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      127813737                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.629472                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           458903                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           23634                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            22543389                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2595534                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   4822                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2229                       # number of misc regfile writes
system.cpu0.numCycles                       137621547                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2120652                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               34802318                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             45474945                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                891819                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15089096                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7810357                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               335549                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            129176755                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              99948168                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           75913592                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 52188643                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                672020                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1762567                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10310202                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                30438651                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2700                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       129174055                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      13660911                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            245117                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  5548818                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        245115                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   213933095                       # The number of ROB reads
system.cpu0.rob.rob_writes                  197164170                       # The number of ROB writes
system.cpu0.timesIdled                         103446                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1496                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.187060                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12222234                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            12575989                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2308201                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         21366322                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12925                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16370                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3445                       # Number of indirect misses.
system.cpu1.branchPred.lookups               23262292                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1396                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4335                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1686759                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12016525                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2953762                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         275756                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       34895004                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57449336                       # Number of instructions committed
system.cpu1.commit.committedOps              57583968                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    109307867                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.526805                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.564760                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     88343657     80.82%     80.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11767921     10.77%     91.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2274925      2.08%     93.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1715426      1.57%     95.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       686569      0.63%     95.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       365042      0.33%     96.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       485618      0.44%     96.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       714947      0.65%     97.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2953762      2.70%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    109307867                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               21749                       # Number of function calls committed.
system.cpu1.commit.int_insts                 56515954                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13500840                       # Number of loads committed
system.cpu1.commit.membars                     203073                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       203073      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41950443     72.85%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            265      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             318      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13505175     23.45%     96.66% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1924694      3.34%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57583968                       # Class of committed instruction
system.cpu1.commit.refs                      15429869                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57449336                       # Number of Instructions Simulated
system.cpu1.committedOps                     57583968                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.043734                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.043734                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             49303068                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               624383                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11139447                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             100441781                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10225719                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 52480909                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1687548                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1958340                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1788756                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   23262292                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7376989                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    104388967                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                78980                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     111358418                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4617980                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.198127                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8788033                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          12235159                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.948448                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         115486000                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.966335                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.011496                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                45360487     39.28%     39.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                40404161     34.99%     74.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20419488     17.68%     91.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7879201      6.82%     98.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  672245      0.58%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  629707      0.55%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   32988      0.03%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   19843      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   67880      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           115486000                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1925159                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1861149                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                16839471                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.695638                       # Inst execution rate
system.cpu1.iew.exec_refs                    22588445                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2026519                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               24302541                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             21729641                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             87090                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1027549                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2201681                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           92447981                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             20561926                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2022227                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             81675651                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                240389                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2922437                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1687548                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3367078                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       221562                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           32136                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           78                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8228801                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       272652                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            78                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       515017                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1346132                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 61028335                       # num instructions consuming a value
system.cpu1.iew.wb_count                     78895107                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.806056                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 49192284                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.671956                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      79112122                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               105405333                       # number of integer regfile reads
system.cpu1.int_regfile_writes               60136798                       # number of integer regfile writes
system.cpu1.ipc                              0.489300                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.489300                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           203803      0.24%      0.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             60251674     71.99%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 285      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  318      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            21216856     25.35%     97.58% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2024942      2.42%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              83697878                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     650279                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007769                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 459499     70.66%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     70.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                189625     29.16%     99.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1155      0.18%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              84144354                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         283717981                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     78895107                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        127312070                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  92134546                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 83697878                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             313435                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       34864013                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           185946                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         37679                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15625412                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    115486000                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.724745                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.213773                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           71724484     62.11%     62.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           22726795     19.68%     81.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10928751      9.46%     91.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4841577      4.19%     95.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3468610      3.00%     98.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             641556      0.56%     99.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             641619      0.56%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             443948      0.38%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              68660      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      115486000                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.712861                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           354345                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           27588                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            21729641                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2201681                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    730                       # number of misc regfile reads
system.cpu1.numCycles                       117411159                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    22239489                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               33772061                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             43519828                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                814689                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12730923                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               7270728                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               343115                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            125580742                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              97078453                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           74216840                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 51142974                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                201701                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1687548                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9178363                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                30697012                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       125580742                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       6974131                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             82135                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  5152900                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         82187                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   198828696                       # The number of ROB reads
system.cpu1.rob.rob_writes                  191155849                       # The number of ROB writes
system.cpu1.timesIdled                          19879                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2223631                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                22031                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2387094                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4316550                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3536895                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6828016                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       496536                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       195145                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3168725                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1951003                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6337966                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2146148                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  69871093500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3417243                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       348799                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2942573                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            45496                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8448                       # Transaction distribution
system.membus.trans_dist::ReadExReq             65066                       # Transaction distribution
system.membus.trans_dist::ReadExResp            64926                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3417244                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           390                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10310185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10310185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    245181952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               245181952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            46993                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3536644                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3536644    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3536644                       # Request fanout histogram
system.membus.respLayer1.occupancy        17994135170                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             25.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8858999008                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    69871093500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  69871093500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  69871093500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  69871093500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69871093500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    69871093500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  69871093500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  69871093500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  69871093500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69871093500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                390                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          195                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    5438069.230769                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   10074235.412347                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          195    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        44000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     39754000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            195                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    68810670000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1060423500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  69871093500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      8029121                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8029121                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      8029121                       # number of overall hits
system.cpu0.icache.overall_hits::total        8029121                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       106433                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        106433                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       106433                       # number of overall misses
system.cpu0.icache.overall_misses::total       106433                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7459982480                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7459982480                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7459982480                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7459982480                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      8135554                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8135554                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      8135554                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8135554                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.013082                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.013082                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.013082                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.013082                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 70090.878581                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70090.878581                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 70090.878581                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70090.878581                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        25709                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          958                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              408                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    63.012255                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   319.333333                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        99814                       # number of writebacks
system.cpu0.icache.writebacks::total            99814                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         6618                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6618                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         6618                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6618                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        99815                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        99815                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        99815                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        99815                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6974324980                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6974324980                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6974324980                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6974324980                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.012269                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.012269                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.012269                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.012269                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 69872.513951                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69872.513951                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 69872.513951                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69872.513951                       # average overall mshr miss latency
system.cpu0.icache.replacements                 99814                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      8029121                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8029121                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       106433                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       106433                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7459982480                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7459982480                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      8135554                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8135554                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.013082                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.013082                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 70090.878581                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70090.878581                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         6618                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6618                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        99815                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        99815                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6974324980                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6974324980                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.012269                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.012269                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 69872.513951                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69872.513951                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  69871093500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8130399                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            99846                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            81.429391                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         16370922                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        16370922                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  69871093500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16186878                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16186878                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16186878                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16186878                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6115365                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6115365                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6115365                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6115365                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 350602999221                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 350602999221                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 350602999221                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 350602999221                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     22302243                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     22302243                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     22302243                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     22302243                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.274204                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.274204                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.274204                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.274204                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 57331.491942                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 57331.491942                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 57331.491942                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 57331.491942                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11009001                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        35098                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           275410                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            439                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    39.973135                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.949886                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1559356                       # number of writebacks
system.cpu0.dcache.writebacks::total          1559356                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4495509                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4495509                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4495509                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4495509                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1619856                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1619856                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1619856                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1619856                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  98063335011                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  98063335011                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  98063335011                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  98063335011                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.072632                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.072632                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.072632                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.072632                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 60538.304029                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 60538.304029                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 60538.304029                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 60538.304029                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1559305                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     14530237                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       14530237                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5586340                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5586340                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 323110724000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 323110724000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20116577                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20116577                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.277698                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.277698                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 57839.430468                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 57839.430468                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4090026                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4090026                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1496314                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1496314                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  92960490500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  92960490500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 62126.325424                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 62126.325424                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1656641                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1656641                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       529025                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       529025                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  27492275221                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  27492275221                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2185666                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2185666                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.242043                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.242043                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 51967.818574                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51967.818574                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       405483                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       405483                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       123542                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       123542                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5102844511                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5102844511                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.056524                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.056524                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 41304.532151                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41304.532151                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       126189                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       126189                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1166                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1166                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     37353500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     37353500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       127355                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       127355                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.009156                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.009156                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 32035.591767                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 32035.591767                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          876                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          876                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          290                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          290                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4091000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4091000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002277                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002277                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 14106.896552                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14106.896552                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       121937                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       121937                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         4680                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         4680                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     28220000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     28220000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       126617                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       126617                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.036962                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.036962                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6029.914530                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6029.914530                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         4634                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4634                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     23618000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     23618000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.036599                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.036599                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5096.676737                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5096.676737                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       421000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       421000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       389000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       389000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2100                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2100                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3021                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3021                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    123478499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    123478499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5121                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5121                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.589924                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.589924                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 40873.385965                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 40873.385965                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3021                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3021                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    120457499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    120457499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.589924                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.589924                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 39873.385965                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 39873.385965                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69871093500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.843347                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18071698                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1599510                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.298271                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.843347                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995105                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995105                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         46722150                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        46722150                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  69871093500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               18743                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              617019                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4453                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              578577                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1218792                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              18743                       # number of overall hits
system.l2.overall_hits::.cpu0.data             617019                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4453                       # number of overall hits
system.l2.overall_hits::.cpu1.data             578577                       # number of overall hits
system.l2.overall_hits::total                 1218792                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             81071                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            939915                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15023                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            842086                       # number of demand (read+write) misses
system.l2.demand_misses::total                1878095                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            81071                       # number of overall misses
system.l2.overall_misses::.cpu0.data           939915                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15023                       # number of overall misses
system.l2.overall_misses::.cpu1.data           842086                       # number of overall misses
system.l2.overall_misses::total               1878095                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6607824000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  87400162489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1297137500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  78177925491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     173483049480                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6607824000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  87400162489                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1297137500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  78177925491                       # number of overall miss cycles
system.l2.overall_miss_latency::total    173483049480                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           99814                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1556934                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19476                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1420663                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3096887                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          99814                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1556934                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19476                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1420663                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3096887                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.812221                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.603696                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.771360                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.592742                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.606446                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.812221                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.603696                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.771360                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.592742                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.606446                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81506.629991                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 92987.304691                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86343.440059                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 92838.410199                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92371.817975                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81506.629991                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 92987.304691                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86343.440059                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 92838.410199                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92371.817975                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               7155                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       180                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      39.750000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1131211                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              348797                       # number of writebacks
system.l2.writebacks::total                    348797                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1666                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          30834                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            479                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          21815                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               54794                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1666                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         30834                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           479                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         21815                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              54794                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        79405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       909081                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        14544                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       820271                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1823301                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        79405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       909081                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        14544                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       820271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1757861                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3581162                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5698528504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  76682347526                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1125583001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  68881405032                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 152387864063                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5698528504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  76682347526                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1125583001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  68881405032                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 124643122903                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 277030986966                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.795530                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.583892                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.746765                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.577386                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.588753                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.795530                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.583892                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.746765                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.577386                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.156375                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71765.361174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 84351.501710                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77391.570476                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 83973.961084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83578.007177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71765.361174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 84351.501710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77391.570476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 83973.961084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 70906.131317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77357.848365                       # average overall mshr miss latency
system.l2.replacements                        5329740                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       464071                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           464071                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       464071                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       464071                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2214781                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2214781                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2214781                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2214781                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1757861                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1757861                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 124643122903                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 124643122903                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 70906.131317                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 70906.131317                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            2557                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            2578                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5135                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          3287                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          3410                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               6697                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4902000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      4318500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      9220500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5844                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         5988                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11832                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.562457                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.569472                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.566007                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1491.329480                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1266.422287                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1376.810512                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data         3287                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         3410                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          6697                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     66018486                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     68357488                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    134375974                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.562457                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.569472                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.566007                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20084.723456                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20046.184164                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20065.099895                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           338                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           140                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                478                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          223                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          119                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              342                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      4222500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       625500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4848000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          561                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          259                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            820                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.397504                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.459459                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.417073                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 18934.977578                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5256.302521                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 14175.438596                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          223                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          119                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          342                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      4486000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2410000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      6896000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.397504                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.459459                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.417073                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20116.591928                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20252.100840                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20163.742690                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            44081                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            32634                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 76715                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          45596                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          26458                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               72054                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4181730997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2478591498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6660322495                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        89677                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        59092                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            148769                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.508447                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.447743                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.484335                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 91712.672098                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 93680.228967                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92435.152733                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         5444                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1805                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             7249                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        40152                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        24653                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          64805                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3432587999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2121220999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5553808998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.447740                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.417197                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.435608                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85489.838588                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 86043.118444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85700.316303                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         18743                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4453                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              23196                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        81071                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15023                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            96094                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6607824000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1297137500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7904961500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        99814                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19476                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         119290                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.812221                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.771360                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.805550                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81506.629991                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86343.440059                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82262.799967                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1666                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          479                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2145                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        79405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        14544                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        93949                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5698528504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1125583001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6824111505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.795530                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.746765                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.787568                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71765.361174                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77391.570476                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72636.339982                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       572938                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       545943                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1118881                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       894319                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       815628                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1709947                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  83218431492                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  75699333993                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 158917765485                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1467257                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1361571                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2828828                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.609518                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.599034                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.604472                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93052.290617                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 92811.102602                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92937.246292                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        25390                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        20010                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        45400                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       868929                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       795618                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1664547                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  73249759527                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  66760184033                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 140009943560                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.592213                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.584338                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.588423                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84298.900747                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 83909.846224                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84112.940974                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          838                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           15                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               853                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          466                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             488                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5965500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       114000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6079500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1304                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           37                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1341                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.357362                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.594595                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.363908                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 12801.502146                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  5181.818182                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12457.991803                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           98                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          100                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          368                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          388                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      7237998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       387500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7625498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.282209                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.540541                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.289336                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19668.472826                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19375                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19653.345361                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  69871093500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  69871093500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998814                       # Cycle average of tags in use
system.l2.tags.total_refs                     7386919                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5330755                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.385717                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.285302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.330114                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.701168                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.380597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.971842                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.329791                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.332583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.036408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.167206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.005947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.140185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.317653                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999981                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51649763                       # Number of tag accesses
system.l2.tags.data_accesses                 51649763                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  69871093500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5081920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      58216256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        930816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      52517952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    106111872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          222858816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5081920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       930816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6012736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22323136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22323136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          79405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         909629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          14544                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         820593                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1657998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3482169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       348799                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             348799                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         72732796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        833195147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         13321904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        751640619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1518680569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3189571035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     72732796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     13321904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         86054700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      319490291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            319490291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      319490291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        72732796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       833195147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        13321904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       751640619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1518680569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3509061326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    342352.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     79406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    899209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     14544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    812903.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1649319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000430528500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20724                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20724                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6338183                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             323106                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3482170                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     348799                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3482170                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   348799                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  26789                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6447                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            120731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            129185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            130897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            131758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            182190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            190472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            185321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            160892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            153606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            144732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           193870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           139726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           132149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           266932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           685016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           507904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             28075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25361                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  84564215441                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                17276905000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            149352609191                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24473.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43223.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3011987                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  307218                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3482170                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               348799                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  648198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  602196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  506012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  422122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  370698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  268031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  194208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  141350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  102196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   71516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  48589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  34180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  20507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  11850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   6888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       478535                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    507.917406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   320.682254                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   395.427222                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       103368     21.60%     21.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        72360     15.12%     36.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        54487     11.39%     48.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        39327      8.22%     56.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22256      4.65%     60.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16726      3.50%     64.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13513      2.82%     67.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11004      2.30%     69.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       145494     30.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       478535                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20724                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     166.733111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     98.079869                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    243.413224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         16412     79.19%     79.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         3113     15.02%     94.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          977      4.71%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          130      0.63%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           33      0.16%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           13      0.06%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           12      0.06%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.01%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.01%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.01%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            4      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            2      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119           18      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20724                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20724                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.519977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.482690                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.173357                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16474     79.49%     79.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              576      2.78%     82.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2071      9.99%     92.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              904      4.36%     96.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              403      1.94%     98.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              167      0.81%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               69      0.33%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               26      0.13%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               19      0.09%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20724                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              221144384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1714496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                21911040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               222858880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22323136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3165.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       313.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3189.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    319.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        27.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    24.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   69871126500                       # Total gap between requests
system.mem_ctrls.avgGap                      18238.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5081984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     57549376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       930816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     52025792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    105556416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     21911040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 72733712.118016302586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 823650713.295334458351                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 13321904.000257274136                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 744596790.946172952652                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1510730843.220594644547                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 313592344.164471983910                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        79406                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       909629                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        14544                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       820593                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1657998                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       348799                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2418163123                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  39016910145                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    522854088                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  34884303011                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  72510378824                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1717510216937                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30453.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     42893.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35949.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     42511.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     43733.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4924068.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2196835200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1167641805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         15878895900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          905294160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5515779360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      31052939940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        680655840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        57398042205                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        821.484813                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1480617048                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2333240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  66057236452                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1219911840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            648398520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8792524440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          881825040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5515779360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      28489770210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2839114560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        48387323970                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        692.522781                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7068295843                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2333240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  60469557657                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                786                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          394                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    28339366.751269                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   75618854.273887                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          394    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    742452500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            394                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    58705383000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  11165710500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  69871093500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7356547                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7356547                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7356547                       # number of overall hits
system.cpu1.icache.overall_hits::total        7356547                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        20442                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         20442                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        20442                       # number of overall misses
system.cpu1.icache.overall_misses::total        20442                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1459613500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1459613500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1459613500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1459613500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7376989                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7376989                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7376989                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7376989                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002771                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002771                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002771                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002771                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71402.675863                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71402.675863                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71402.675863                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71402.675863                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          356                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    29.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19476                       # number of writebacks
system.cpu1.icache.writebacks::total            19476                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          966                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          966                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          966                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          966                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19476                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19476                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19476                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19476                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1379542000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1379542000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1379542000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1379542000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002640                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002640                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002640                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002640                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70832.922571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70832.922571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70832.922571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70832.922571                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19476                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7356547                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7356547                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        20442                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        20442                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1459613500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1459613500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7376989                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7376989                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002771                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002771                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71402.675863                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71402.675863                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          966                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          966                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19476                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19476                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1379542000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1379542000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002640                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002640                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70832.922571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70832.922571                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  69871093500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7463237                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19508                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           382.573149                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14773454                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14773454                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  69871093500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15541082                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15541082                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15541082                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15541082                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5797773                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5797773                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5797773                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5797773                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 331062982773                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 331062982773                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 331062982773                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 331062982773                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     21338855                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21338855                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     21338855                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21338855                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.271700                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.271700                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.271700                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.271700                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 57101.749719                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 57101.749719                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 57101.749719                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 57101.749719                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9288935                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        40235                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           239645                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            562                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    38.761230                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.592527                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1419745                       # number of writebacks
system.cpu1.dcache.writebacks::total          1419745                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4316481                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4316481                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4316481                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4316481                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1481292                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1481292                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1481292                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1481292                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  88135458897                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  88135458897                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  88135458897                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  88135458897                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.069418                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.069418                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.069418                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.069418                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 59499.044683                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 59499.044683                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 59499.044683                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 59499.044683                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1419708                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14070299                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14070299                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5411480                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5411480                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 311228689000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 311228689000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19481779                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19481779                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.277771                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.277771                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 57512.674721                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 57512.674721                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4021504                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4021504                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1389976                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1389976                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  84948879500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  84948879500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.071347                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.071347                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 61115.357028                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 61115.357028                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1470783                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1470783                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       386293                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       386293                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  19834293773                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  19834293773                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1857076                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1857076                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.208011                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.208011                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 51345.206289                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 51345.206289                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       294977                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       294977                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        91316                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        91316                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3186579397                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3186579397                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.049172                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.049172                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 34896.178074                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 34896.178074                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        67137                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        67137                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          693                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          693                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     34422500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     34422500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        67830                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        67830                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.010217                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.010217                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 49671.717172                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 49671.717172                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          181                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          181                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          512                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          512                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     20637000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     20637000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.007548                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.007548                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 40306.640625                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40306.640625                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        63111                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        63111                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         4426                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4426                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     22161000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     22161000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        67537                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        67537                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.065534                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.065534                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5007.004067                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5007.004067                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         4361                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4361                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     17837000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     17837000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.064572                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.064572                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4090.116946                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4090.116946                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       564500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       564500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       527500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       527500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1405                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1405                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2930                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2930                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    129671500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    129671500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4335                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4335                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.675894                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.675894                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 44256.484642                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 44256.484642                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2930                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2930                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    126741500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    126741500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.675894                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.675894                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 43256.484642                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 43256.484642                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69871093500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.076873                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17176021                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1461284                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.754061                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.076873                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.971152                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.971152                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         44418370                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        44418370                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  69871093500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3007798                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       812868                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2634234                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4980943                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2882863                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           50579                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          8926                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          59505                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           69                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           69                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           170903                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          170904                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        119290                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2888508                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1341                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1341                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       299442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4753490                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        58428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4337443                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9448803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     12776192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    199440128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2492928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    181783168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              396492416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8341340                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27563584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11452252                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.253827                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.472735                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8740510     76.32%     76.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2516596     21.97%     98.30% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 195146      1.70%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11452252                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6271017027                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2419290669                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         150575787                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2213037521                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          29481963                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
