Loading plugins phase: Elapsed time ==> 0s.284ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\bmt\Dropbox\Cypress\AN57473\Joystick.cydsn\Joystick.cyprj -d CY8C5888LTQ-LP097 -s C:\Users\bmt\Dropbox\Cypress\AN57473\Joystick.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.371ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.077ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Joystick.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bmt\Dropbox\Cypress\AN57473\Joystick.cydsn\Joystick.cyprj -dcpsoc3 Joystick.v -verilog
======================================================================

======================================================================
Compiling:  Joystick.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bmt\Dropbox\Cypress\AN57473\Joystick.cydsn\Joystick.cyprj -dcpsoc3 Joystick.v -verilog
======================================================================

======================================================================
Compiling:  Joystick.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bmt\Dropbox\Cypress\AN57473\Joystick.cydsn\Joystick.cyprj -dcpsoc3 -verilog Joystick.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Jul 04 17:57:31 2015


======================================================================
Compiling:  Joystick.v
Program  :   vpp
Options  :    -yv2 -q10 Joystick.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Jul 04 17:57:31 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Joystick.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Joystick.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bmt\Dropbox\Cypress\AN57473\Joystick.cydsn\Joystick.cyprj -dcpsoc3 -verilog Joystick.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Jul 04 17:57:31 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\bmt\Dropbox\Cypress\AN57473\Joystick.cydsn\codegentemp\Joystick.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\bmt\Dropbox\Cypress\AN57473\Joystick.cydsn\codegentemp\Joystick.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Joystick.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bmt\Dropbox\Cypress\AN57473\Joystick.cydsn\Joystick.cyprj -dcpsoc3 -verilog Joystick.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Jul 04 17:57:31 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\bmt\Dropbox\Cypress\AN57473\Joystick.cydsn\codegentemp\Joystick.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\bmt\Dropbox\Cypress\AN57473\Joystick.cydsn\codegentemp\Joystick.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\USBFS_1:dma_nrq_0\
	\USBFS_1:Net_1800\
	\USBFS_1:dma_nrq_3\
	\USBFS_1:Net_1803\
	\USBFS_1:Net_1801\
	\USBFS_1:dma_nrq_1\
	\USBFS_1:dma_nrq_4\
	\USBFS_1:Net_1804\
	\USBFS_1:dma_nrq_5\
	\USBFS_1:Net_1805\
	\USBFS_1:dma_nrq_6\
	\USBFS_1:Net_1806\
	\USBFS_1:dma_nrq_7\
	\USBFS_1:Net_1807\
	\USBFS_1:dma_nrq_2\
	\USBFS_1:Net_1802\
	\SPI_MAX7221:BSPIM:mosi_after_ld\
	\SPI_MAX7221:BSPIM:so_send\
	\SPI_MAX7221:BSPIM:mosi_fin\
	\SPI_MAX7221:BSPIM:mosi_cpha_0\
	\SPI_MAX7221:BSPIM:mosi_cpha_1\
	\SPI_MAX7221:BSPIM:pre_mosi\
	\SPI_MAX7221:BSPIM:dpcounter_zero\
	\SPI_MAX7221:BSPIM:control_7\
	\SPI_MAX7221:BSPIM:control_6\
	\SPI_MAX7221:BSPIM:control_5\
	\SPI_MAX7221:BSPIM:control_4\
	\SPI_MAX7221:BSPIM:control_3\
	\SPI_MAX7221:BSPIM:control_2\
	\SPI_MAX7221:BSPIM:control_1\
	\SPI_MAX7221:BSPIM:control_0\
	\SPI_MAX7221:Net_294\


Deleted 32 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to Net_102
Aliasing one to tmpOE__Pin_SDATA_net_0
Aliasing \USBFS_1:tmpOE__Dm_net_0\ to tmpOE__Pin_SDATA_net_0
Aliasing \USBFS_1:tmpOE__Dp_net_0\ to tmpOE__Pin_SDATA_net_0
Aliasing tmpOE__Button_A_net_0 to tmpOE__Pin_SDATA_net_0
Aliasing tmpOE__Pin_LED_net_0 to tmpOE__Pin_SDATA_net_0
Aliasing tmpOE__Pin_SS_net_0 to tmpOE__Pin_SDATA_net_0
Aliasing tmpOE__Pin_SCLK_net_0 to tmpOE__Pin_SDATA_net_0
Aliasing \SPI_MAX7221:BSPIM:pol_supprt\ to Net_102
Aliasing \SPI_MAX7221:BSPIM:tx_status_3\ to \SPI_MAX7221:BSPIM:load_rx_data\
Aliasing \SPI_MAX7221:BSPIM:tx_status_6\ to Net_102
Aliasing \SPI_MAX7221:BSPIM:tx_status_5\ to Net_102
Aliasing \SPI_MAX7221:BSPIM:rx_status_3\ to Net_102
Aliasing \SPI_MAX7221:BSPIM:rx_status_2\ to Net_102
Aliasing \SPI_MAX7221:BSPIM:rx_status_1\ to Net_102
Aliasing \SPI_MAX7221:BSPIM:rx_status_0\ to Net_102
Aliasing \SPI_MAX7221:Net_289\ to Net_102
Aliasing \SPI_MAX7221:BSPIM:so_send_reg\\D\ to Net_102
Aliasing \SPI_MAX7221:BSPIM:mosi_pre_reg\\D\ to Net_102
Aliasing \SPI_MAX7221:BSPIM:dpcounter_one_reg\\D\ to \SPI_MAX7221:BSPIM:load_rx_data\
Removing Rhs of wire Net_101[3] = \SPI_MAX7221:BSPIM:mosi_reg\[111]
Removing Lhs of wire zero[7] = Net_102[0]
Removing Lhs of wire one[8] = tmpOE__Pin_SDATA_net_0[2]
Removing Lhs of wire \USBFS_1:tmpOE__Dm_net_0\[39] = tmpOE__Pin_SDATA_net_0[2]
Removing Lhs of wire \USBFS_1:tmpOE__Dp_net_0\[46] = tmpOE__Pin_SDATA_net_0[2]
Removing Lhs of wire tmpOE__Button_A_net_0[73] = tmpOE__Pin_SDATA_net_0[2]
Removing Lhs of wire tmpOE__Pin_LED_net_0[79] = tmpOE__Pin_SDATA_net_0[2]
Removing Lhs of wire tmpOE__Pin_SS_net_0[85] = tmpOE__Pin_SDATA_net_0[2]
Removing Lhs of wire tmpOE__Pin_SCLK_net_0[92] = tmpOE__Pin_SDATA_net_0[2]
Removing Rhs of wire \SPI_MAX7221:Net_276\[98] = \SPI_MAX7221:Net_288\[99]
Removing Rhs of wire \SPI_MAX7221:BSPIM:load_rx_data\[103] = \SPI_MAX7221:BSPIM:dpcounter_one\[104]
Removing Lhs of wire \SPI_MAX7221:BSPIM:pol_supprt\[105] = Net_102[0]
Removing Lhs of wire \SPI_MAX7221:BSPIM:miso_to_dp\[106] = \SPI_MAX7221:Net_244\[107]
Removing Lhs of wire \SPI_MAX7221:Net_244\[107] = Net_102[0]
Removing Rhs of wire \SPI_MAX7221:BSPIM:mosi_from_dp\[117] = \SPI_MAX7221:BSPIM:mosi_from_dpL\[229]
Removing Rhs of wire \SPI_MAX7221:BSPIM:tx_status_1\[132] = \SPI_MAX7221:BSPIM:dpMOSI_fifo_empty\[133]
Removing Rhs of wire \SPI_MAX7221:BSPIM:tx_status_2\[134] = \SPI_MAX7221:BSPIM:dpMOSI_fifo_not_full\[135]
Removing Lhs of wire \SPI_MAX7221:BSPIM:tx_status_3\[136] = \SPI_MAX7221:BSPIM:load_rx_data\[103]
Removing Rhs of wire \SPI_MAX7221:BSPIM:rx_status_4\[138] = \SPI_MAX7221:BSPIM:dpMISO_fifo_full\[139]
Removing Rhs of wire \SPI_MAX7221:BSPIM:rx_status_5\[140] = \SPI_MAX7221:BSPIM:dpMISO_fifo_not_empty\[141]
Removing Lhs of wire \SPI_MAX7221:BSPIM:tx_status_6\[143] = Net_102[0]
Removing Lhs of wire \SPI_MAX7221:BSPIM:tx_status_5\[144] = Net_102[0]
Removing Lhs of wire \SPI_MAX7221:BSPIM:rx_status_3\[145] = Net_102[0]
Removing Lhs of wire \SPI_MAX7221:BSPIM:rx_status_2\[146] = Net_102[0]
Removing Lhs of wire \SPI_MAX7221:BSPIM:rx_status_1\[147] = Net_102[0]
Removing Lhs of wire \SPI_MAX7221:BSPIM:rx_status_0\[148] = Net_102[0]
Removing Lhs of wire \SPI_MAX7221:Net_273\[158] = Net_102[0]
Removing Lhs of wire \SPI_MAX7221:Net_289\[246] = Net_102[0]
Removing Lhs of wire \SPI_MAX7221:BSPIM:so_send_reg\\D\[249] = Net_102[0]
Removing Lhs of wire \SPI_MAX7221:BSPIM:mosi_pre_reg\\D\[254] = Net_102[0]
Removing Lhs of wire \SPI_MAX7221:BSPIM:dpcounter_one_reg\\D\[256] = \SPI_MAX7221:BSPIM:load_rx_data\[103]
Removing Lhs of wire \SPI_MAX7221:BSPIM:mosi_from_dp_reg\\D\[257] = \SPI_MAX7221:BSPIM:mosi_from_dp\[117]

------------------------------------------------------
Aliased 0 equations, 32 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_102' (cost = 0):
Net_102 <=  ('0') ;

Note:  Expanding virtual equation for '\SPI_MAX7221:BSPIM:load_rx_data\' (cost = 1):
\SPI_MAX7221:BSPIM:load_rx_data\ <= ((not \SPI_MAX7221:BSPIM:count_4\ and not \SPI_MAX7221:BSPIM:count_3\ and not \SPI_MAX7221:BSPIM:count_2\ and not \SPI_MAX7221:BSPIM:count_1\ and \SPI_MAX7221:BSPIM:count_0\));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 2 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

Last attempt to remove unused logic - pass 1:


Last attempt to remove unused logic - pass 2:


topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bmt\Dropbox\Cypress\AN57473\Joystick.cydsn\Joystick.cyprj -dcpsoc3 Joystick.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.565ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.2.0.724, Family: PSoC3, Started at: Saturday, 04 July 2015 17:57:31
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bmt\Dropbox\Cypress\AN57473\Joystick.cydsn\Joystick.cyprj -d CY8C5888LTQ-LP097 Joystick.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.018ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \SPI_MAX7221:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPI_MAX7221:BSPIM:so_send_reg\ from registered to combinatorial
Assigning clock USBFS_1_Clock_vbus to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'SPI_MAX7221_IntClock'. Fanout=1, Signal=\SPI_MAX7221:Net_276\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \SPI_MAX7221:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPI_MAX7221_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPI_MAX7221_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Button_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_A(0)__PA ,
            pad => Button_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LED(0)__PA ,
            pad => Pin_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_SCLK(0)__PA ,
            input => Net_86 ,
            pad => Pin_SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_SDATA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_SDATA(0)__PA ,
            input => Net_101 ,
            pad => Pin_SDATA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_SS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_SS(0)__PA ,
            input => Net_87 ,
            pad => Pin_SS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBFS_1:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS_1:Dm(0)\__PA ,
            analog_term => \USBFS_1:Net_597\ ,
            pad => \USBFS_1:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBFS_1:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS_1:Dp(0)\__PA ,
            analog_term => \USBFS_1:Net_1000\ ,
            pad => \USBFS_1:Dp(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_101, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPI_MAX7221:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_101 * !\SPI_MAX7221:BSPIM:state_2\ * 
              \SPI_MAX7221:BSPIM:state_0\
            + !\SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:state_1\ * 
              !\SPI_MAX7221:BSPIM:state_0\
            + !\SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:state_0\ * 
              !\SPI_MAX7221:BSPIM:count_4\ * !\SPI_MAX7221:BSPIM:count_3\ * 
              !\SPI_MAX7221:BSPIM:count_2\ * \SPI_MAX7221:BSPIM:count_1\ * 
              !\SPI_MAX7221:BSPIM:count_0\ * !\SPI_MAX7221:BSPIM:ld_ident\
            + \SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:state_1\ * 
              \SPI_MAX7221:BSPIM:state_0\
            + \SPI_MAX7221:BSPIM:state_2\ * \SPI_MAX7221:BSPIM:state_1\ * 
              !\SPI_MAX7221:BSPIM:state_0\
            + \SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:mosi_from_dp\
            + !\SPI_MAX7221:BSPIM:state_0\ * 
              !\SPI_MAX7221:BSPIM:mosi_from_dp\
        );
        Output = Net_101 (fanout=2)

    MacroCell: Name=Net_86, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPI_MAX7221:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_86 * \SPI_MAX7221:BSPIM:state_1\ * 
              \SPI_MAX7221:BSPIM:state_0\
            + !\SPI_MAX7221:BSPIM:state_2\ * \SPI_MAX7221:BSPIM:state_1\ * 
              \SPI_MAX7221:BSPIM:state_0\
        );
        Output = Net_86 (fanout=2)

    MacroCell: Name=Net_87, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_MAX7221:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !Net_87 * !\SPI_MAX7221:BSPIM:state_2\ * 
              \SPI_MAX7221:BSPIM:state_1\
            + !Net_87 * \SPI_MAX7221:BSPIM:state_2\ * 
              !\SPI_MAX7221:BSPIM:state_1\ * !\SPI_MAX7221:BSPIM:state_0\
            + !Net_87 * \SPI_MAX7221:BSPIM:state_1\ * 
              \SPI_MAX7221:BSPIM:state_0\
            + !\SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:state_1\ * 
              \SPI_MAX7221:BSPIM:state_0\
        );
        Output = Net_87 (fanout=2)

    MacroCell: Name=\SPI_MAX7221:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_MAX7221:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:state_1\ * 
              !\SPI_MAX7221:BSPIM:state_0\ * \SPI_MAX7221:BSPIM:cnt_enable\
            + !\SPI_MAX7221:BSPIM:state_2\ * \SPI_MAX7221:BSPIM:state_1\ * 
              \SPI_MAX7221:BSPIM:state_0\ * !\SPI_MAX7221:BSPIM:cnt_enable\
            + \SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:state_1\ * 
              \SPI_MAX7221:BSPIM:state_0\ * \SPI_MAX7221:BSPIM:cnt_enable\
            + \SPI_MAX7221:BSPIM:state_2\ * \SPI_MAX7221:BSPIM:state_1\ * 
              !\SPI_MAX7221:BSPIM:state_0\ * \SPI_MAX7221:BSPIM:cnt_enable\
        );
        Output = \SPI_MAX7221:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\SPI_MAX7221:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_MAX7221:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:state_1\ * 
              !\SPI_MAX7221:BSPIM:state_0\ * !\SPI_MAX7221:BSPIM:ld_ident\
            + \SPI_MAX7221:BSPIM:state_2\ * \SPI_MAX7221:BSPIM:state_1\ * 
              !\SPI_MAX7221:BSPIM:state_0\ * \SPI_MAX7221:BSPIM:ld_ident\
            + \SPI_MAX7221:BSPIM:state_1\ * !\SPI_MAX7221:BSPIM:state_0\ * 
              !\SPI_MAX7221:BSPIM:count_4\ * !\SPI_MAX7221:BSPIM:count_3\ * 
              !\SPI_MAX7221:BSPIM:count_2\ * \SPI_MAX7221:BSPIM:count_1\ * 
              !\SPI_MAX7221:BSPIM:count_0\ * \SPI_MAX7221:BSPIM:ld_ident\
        );
        Output = \SPI_MAX7221:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPI_MAX7221:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_MAX7221:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:count_4\ * 
              !\SPI_MAX7221:BSPIM:count_3\ * !\SPI_MAX7221:BSPIM:count_2\ * 
              !\SPI_MAX7221:BSPIM:count_1\ * !\SPI_MAX7221:BSPIM:count_0\ * 
              \SPI_MAX7221:BSPIM:load_cond\
            + \SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:state_1\ * 
              !\SPI_MAX7221:BSPIM:state_0\ * !\SPI_MAX7221:BSPIM:load_cond\
            + \SPI_MAX7221:BSPIM:state_1\ * !\SPI_MAX7221:BSPIM:count_4\ * 
              !\SPI_MAX7221:BSPIM:count_3\ * !\SPI_MAX7221:BSPIM:count_2\ * 
              !\SPI_MAX7221:BSPIM:count_1\ * !\SPI_MAX7221:BSPIM:count_0\ * 
              \SPI_MAX7221:BSPIM:load_cond\
            + \SPI_MAX7221:BSPIM:state_0\ * !\SPI_MAX7221:BSPIM:count_4\ * 
              !\SPI_MAX7221:BSPIM:count_3\ * !\SPI_MAX7221:BSPIM:count_2\ * 
              !\SPI_MAX7221:BSPIM:count_1\ * !\SPI_MAX7221:BSPIM:count_0\ * 
              \SPI_MAX7221:BSPIM:load_cond\
        );
        Output = \SPI_MAX7221:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPI_MAX7221:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_MAX7221:BSPIM:count_4\ * !\SPI_MAX7221:BSPIM:count_3\ * 
              !\SPI_MAX7221:BSPIM:count_2\ * !\SPI_MAX7221:BSPIM:count_1\ * 
              \SPI_MAX7221:BSPIM:count_0\
        );
        Output = \SPI_MAX7221:BSPIM:load_rx_data\ (fanout=3)

    MacroCell: Name=\SPI_MAX7221:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_MAX7221:BSPIM:count_4\ * !\SPI_MAX7221:BSPIM:count_3\ * 
              !\SPI_MAX7221:BSPIM:count_2\ * !\SPI_MAX7221:BSPIM:count_1\ * 
              \SPI_MAX7221:BSPIM:count_0\ * \SPI_MAX7221:BSPIM:rx_status_4\
        );
        Output = \SPI_MAX7221:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\SPI_MAX7221:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_MAX7221:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_MAX7221:BSPIM:state_2\ * \SPI_MAX7221:BSPIM:state_1\
            + \SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:state_1\
            + !\SPI_MAX7221:BSPIM:state_1\ * !\SPI_MAX7221:BSPIM:state_0\ * 
              !\SPI_MAX7221:BSPIM:tx_status_1\
        );
        Output = \SPI_MAX7221:BSPIM:state_0\ (fanout=13)

    MacroCell: Name=\SPI_MAX7221:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_MAX7221:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:state_1\ * 
              \SPI_MAX7221:BSPIM:state_0\
            + !\SPI_MAX7221:BSPIM:state_2\ * \SPI_MAX7221:BSPIM:state_0\ * 
              !\SPI_MAX7221:BSPIM:count_4\ * !\SPI_MAX7221:BSPIM:count_3\ * 
              \SPI_MAX7221:BSPIM:count_2\ * !\SPI_MAX7221:BSPIM:count_1\ * 
              \SPI_MAX7221:BSPIM:count_0\ * !\SPI_MAX7221:BSPIM:tx_status_1\
            + \SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:state_0\
            + \SPI_MAX7221:BSPIM:state_1\ * !\SPI_MAX7221:BSPIM:state_0\ * 
              !\SPI_MAX7221:BSPIM:count_4\ * !\SPI_MAX7221:BSPIM:count_3\ * 
              !\SPI_MAX7221:BSPIM:count_2\ * \SPI_MAX7221:BSPIM:count_1\ * 
              !\SPI_MAX7221:BSPIM:count_0\ * !\SPI_MAX7221:BSPIM:ld_ident\
        );
        Output = \SPI_MAX7221:BSPIM:state_1\ (fanout=13)

    MacroCell: Name=\SPI_MAX7221:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_MAX7221:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:state_1\ * 
              \SPI_MAX7221:BSPIM:state_0\
            + !\SPI_MAX7221:BSPIM:state_2\ * \SPI_MAX7221:BSPIM:state_1\ * 
              !\SPI_MAX7221:BSPIM:state_0\ * !\SPI_MAX7221:BSPIM:count_4\ * 
              !\SPI_MAX7221:BSPIM:count_3\ * !\SPI_MAX7221:BSPIM:count_2\ * 
              \SPI_MAX7221:BSPIM:count_1\ * !\SPI_MAX7221:BSPIM:count_0\ * 
              !\SPI_MAX7221:BSPIM:ld_ident\
            + !\SPI_MAX7221:BSPIM:state_2\ * \SPI_MAX7221:BSPIM:state_0\ * 
              !\SPI_MAX7221:BSPIM:count_4\ * !\SPI_MAX7221:BSPIM:count_3\ * 
              \SPI_MAX7221:BSPIM:count_2\ * !\SPI_MAX7221:BSPIM:count_1\ * 
              \SPI_MAX7221:BSPIM:count_0\ * !\SPI_MAX7221:BSPIM:tx_status_1\
        );
        Output = \SPI_MAX7221:BSPIM:state_2\ (fanout=13)

    MacroCell: Name=\SPI_MAX7221:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:state_1\ * 
              \SPI_MAX7221:BSPIM:state_0\
        );
        Output = \SPI_MAX7221:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPI_MAX7221:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:state_1\ * 
              !\SPI_MAX7221:BSPIM:state_0\
        );
        Output = \SPI_MAX7221:BSPIM:tx_status_4\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\SPI_MAX7221:BSPIM:sR16:Dp:u0\
        PORT MAP (
            clock => \SPI_MAX7221:Net_276\ ,
            cs_addr_2 => \SPI_MAX7221:BSPIM:state_2\ ,
            cs_addr_1 => \SPI_MAX7221:BSPIM:state_1\ ,
            cs_addr_0 => \SPI_MAX7221:BSPIM:state_0\ ,
            f1_load => \SPI_MAX7221:BSPIM:load_rx_data\ ,
            chain_out => \SPI_MAX7221:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \SPI_MAX7221:BSPIM:sR16:Dp:u1\

    datapathcell: Name =\SPI_MAX7221:BSPIM:sR16:Dp:u1\
        PORT MAP (
            clock => \SPI_MAX7221:Net_276\ ,
            cs_addr_2 => \SPI_MAX7221:BSPIM:state_2\ ,
            cs_addr_1 => \SPI_MAX7221:BSPIM:state_1\ ,
            cs_addr_0 => \SPI_MAX7221:BSPIM:state_0\ ,
            f1_load => \SPI_MAX7221:BSPIM:load_rx_data\ ,
            so_comb => \SPI_MAX7221:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPI_MAX7221:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPI_MAX7221:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPI_MAX7221:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPI_MAX7221:BSPIM:rx_status_4\ ,
            chain_in => \SPI_MAX7221:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001100001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \SPI_MAX7221:BSPIM:sR16:Dp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SPI_MAX7221:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPI_MAX7221:Net_276\ ,
            status_6 => \SPI_MAX7221:BSPIM:rx_status_6\ ,
            status_5 => \SPI_MAX7221:BSPIM:rx_status_5\ ,
            status_4 => \SPI_MAX7221:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPI_MAX7221:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPI_MAX7221:Net_276\ ,
            status_4 => \SPI_MAX7221:BSPIM:tx_status_4\ ,
            status_3 => \SPI_MAX7221:BSPIM:load_rx_data\ ,
            status_2 => \SPI_MAX7221:BSPIM:tx_status_2\ ,
            status_1 => \SPI_MAX7221:BSPIM:tx_status_1\ ,
            status_0 => \SPI_MAX7221:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPI_MAX7221:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPI_MAX7221:Net_276\ ,
            enable => \SPI_MAX7221:BSPIM:cnt_enable\ ,
            count_6 => \SPI_MAX7221:BSPIM:count_6\ ,
            count_5 => \SPI_MAX7221:BSPIM:count_5\ ,
            count_4 => \SPI_MAX7221:BSPIM:count_4\ ,
            count_3 => \SPI_MAX7221:BSPIM:count_3\ ,
            count_2 => \SPI_MAX7221:BSPIM:count_2\ ,
            count_1 => \SPI_MAX7221:BSPIM:count_1\ ,
            count_0 => \SPI_MAX7221:BSPIM:count_0\ ,
            tc => \SPI_MAX7221:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0011111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBFS_1:arb_int\
        PORT MAP (
            interrupt => \USBFS_1:Net_79\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS_1:bus_reset\
        PORT MAP (
            interrupt => \USBFS_1:Net_81\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS_1:dp_int\
        PORT MAP (
            interrupt => \USBFS_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS_1:ep_0\
        PORT MAP (
            interrupt => \USBFS_1:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS_1:ep_1\
        PORT MAP (
            interrupt => \USBFS_1:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS_1:ord_int\
        PORT MAP (
            interrupt => \USBFS_1:Net_95\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS_1:sof_int\
        PORT MAP (
            interrupt => Net_52 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    1 :    7 :    8 :  12.50%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   10 :   38 :   48 :  20.83%
UDB Macrocells                :   13 :  179 :  192 :   6.77%
UDB Unique Pterms             :   33 :  351 :  384 :   8.59%
UDB Total Pterms              :   38 :      :      : 
UDB Datapath Cells            :    2 :   22 :   24 :   8.33%
UDB Status Cells              :    3 :   21 :   24 :  12.50%
            StatusI Registers :    2 
    Routed Count7 Load/Enable :    1 
UDB Control Cells             :    1 :   23 :   24 :   4.17%
                 Count7 Cells :    1 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    7 :   25 :   32 :  21.88%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    1 :    0 :    1 : 100.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.578ms
Tech mapping phase: Elapsed time ==> 0s.708ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(2)][IoId=(2)] : Button_A(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pin_LED(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Pin_SCLK(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Pin_SDATA(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Pin_SS(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBFS_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBFS_1:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBFS_1:USB\
Analog Placement phase: Elapsed time ==> 0s.109ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.418ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    5 :   43 :   48 :  10.42%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.40
                   Pterms :            7.00
               Macrocells :            2.60
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 204, final cost is 204 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       8.75 :       3.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
datapathcell: Name =\SPI_MAX7221:BSPIM:sR16:Dp:u0\
    PORT MAP (
        clock => \SPI_MAX7221:Net_276\ ,
        cs_addr_2 => \SPI_MAX7221:BSPIM:state_2\ ,
        cs_addr_1 => \SPI_MAX7221:BSPIM:state_1\ ,
        cs_addr_0 => \SPI_MAX7221:BSPIM:state_0\ ,
        f1_load => \SPI_MAX7221:BSPIM:load_rx_data\ ,
        chain_out => \SPI_MAX7221:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \SPI_MAX7221:BSPIM:sR16:Dp:u1\

statusicell: Name =\SPI_MAX7221:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPI_MAX7221:Net_276\ ,
        status_4 => \SPI_MAX7221:BSPIM:tx_status_4\ ,
        status_3 => \SPI_MAX7221:BSPIM:load_rx_data\ ,
        status_2 => \SPI_MAX7221:BSPIM:tx_status_2\ ,
        status_1 => \SPI_MAX7221:BSPIM:tx_status_1\ ,
        status_0 => \SPI_MAX7221:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_101, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPI_MAX7221:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_101 * !\SPI_MAX7221:BSPIM:state_2\ * 
              \SPI_MAX7221:BSPIM:state_0\
            + !\SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:state_1\ * 
              !\SPI_MAX7221:BSPIM:state_0\
            + !\SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:state_0\ * 
              !\SPI_MAX7221:BSPIM:count_4\ * !\SPI_MAX7221:BSPIM:count_3\ * 
              !\SPI_MAX7221:BSPIM:count_2\ * \SPI_MAX7221:BSPIM:count_1\ * 
              !\SPI_MAX7221:BSPIM:count_0\ * !\SPI_MAX7221:BSPIM:ld_ident\
            + \SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:state_1\ * 
              \SPI_MAX7221:BSPIM:state_0\
            + \SPI_MAX7221:BSPIM:state_2\ * \SPI_MAX7221:BSPIM:state_1\ * 
              !\SPI_MAX7221:BSPIM:state_0\
            + \SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:mosi_from_dp\
            + !\SPI_MAX7221:BSPIM:state_0\ * 
              !\SPI_MAX7221:BSPIM:mosi_from_dp\
        );
        Output = Net_101 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_MAX7221:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:state_1\ * 
              !\SPI_MAX7221:BSPIM:state_0\
        );
        Output = \SPI_MAX7221:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SPI_MAX7221:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_MAX7221:BSPIM:count_4\ * !\SPI_MAX7221:BSPIM:count_3\ * 
              !\SPI_MAX7221:BSPIM:count_2\ * !\SPI_MAX7221:BSPIM:count_1\ * 
              \SPI_MAX7221:BSPIM:count_0\
        );
        Output = \SPI_MAX7221:BSPIM:load_rx_data\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_MAX7221:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_MAX7221:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:state_1\ * 
              \SPI_MAX7221:BSPIM:state_0\
            + !\SPI_MAX7221:BSPIM:state_2\ * \SPI_MAX7221:BSPIM:state_0\ * 
              !\SPI_MAX7221:BSPIM:count_4\ * !\SPI_MAX7221:BSPIM:count_3\ * 
              \SPI_MAX7221:BSPIM:count_2\ * !\SPI_MAX7221:BSPIM:count_1\ * 
              \SPI_MAX7221:BSPIM:count_0\ * !\SPI_MAX7221:BSPIM:tx_status_1\
            + \SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:state_0\
            + \SPI_MAX7221:BSPIM:state_1\ * !\SPI_MAX7221:BSPIM:state_0\ * 
              !\SPI_MAX7221:BSPIM:count_4\ * !\SPI_MAX7221:BSPIM:count_3\ * 
              !\SPI_MAX7221:BSPIM:count_2\ * \SPI_MAX7221:BSPIM:count_1\ * 
              !\SPI_MAX7221:BSPIM:count_0\ * !\SPI_MAX7221:BSPIM:ld_ident\
        );
        Output = \SPI_MAX7221:BSPIM:state_1\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI_MAX7221:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_MAX7221:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:state_1\ * 
              \SPI_MAX7221:BSPIM:state_0\
            + !\SPI_MAX7221:BSPIM:state_2\ * \SPI_MAX7221:BSPIM:state_1\ * 
              !\SPI_MAX7221:BSPIM:state_0\ * !\SPI_MAX7221:BSPIM:count_4\ * 
              !\SPI_MAX7221:BSPIM:count_3\ * !\SPI_MAX7221:BSPIM:count_2\ * 
              \SPI_MAX7221:BSPIM:count_1\ * !\SPI_MAX7221:BSPIM:count_0\ * 
              !\SPI_MAX7221:BSPIM:ld_ident\
            + !\SPI_MAX7221:BSPIM:state_2\ * \SPI_MAX7221:BSPIM:state_0\ * 
              !\SPI_MAX7221:BSPIM:count_4\ * !\SPI_MAX7221:BSPIM:count_3\ * 
              \SPI_MAX7221:BSPIM:count_2\ * !\SPI_MAX7221:BSPIM:count_1\ * 
              \SPI_MAX7221:BSPIM:count_0\ * !\SPI_MAX7221:BSPIM:tx_status_1\
        );
        Output = \SPI_MAX7221:BSPIM:state_2\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPI_MAX7221:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:state_1\ * 
              \SPI_MAX7221:BSPIM:state_0\
        );
        Output = \SPI_MAX7221:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_86, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPI_MAX7221:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_86 * \SPI_MAX7221:BSPIM:state_1\ * 
              \SPI_MAX7221:BSPIM:state_0\
            + !\SPI_MAX7221:BSPIM:state_2\ * \SPI_MAX7221:BSPIM:state_1\ * 
              \SPI_MAX7221:BSPIM:state_0\
        );
        Output = Net_86 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_MAX7221:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_MAX7221:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_MAX7221:BSPIM:state_2\ * \SPI_MAX7221:BSPIM:state_1\
            + \SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:state_1\
            + !\SPI_MAX7221:BSPIM:state_1\ * !\SPI_MAX7221:BSPIM:state_0\ * 
              !\SPI_MAX7221:BSPIM:tx_status_1\
        );
        Output = \SPI_MAX7221:BSPIM:state_0\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPI_MAX7221:BSPIM:sR16:Dp:u1\
    PORT MAP (
        clock => \SPI_MAX7221:Net_276\ ,
        cs_addr_2 => \SPI_MAX7221:BSPIM:state_2\ ,
        cs_addr_1 => \SPI_MAX7221:BSPIM:state_1\ ,
        cs_addr_0 => \SPI_MAX7221:BSPIM:state_0\ ,
        f1_load => \SPI_MAX7221:BSPIM:load_rx_data\ ,
        so_comb => \SPI_MAX7221:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPI_MAX7221:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPI_MAX7221:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPI_MAX7221:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPI_MAX7221:BSPIM:rx_status_4\ ,
        chain_in => \SPI_MAX7221:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001100001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \SPI_MAX7221:BSPIM:sR16:Dp:u0\

count7cell: Name =\SPI_MAX7221:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPI_MAX7221:Net_276\ ,
        enable => \SPI_MAX7221:BSPIM:cnt_enable\ ,
        count_6 => \SPI_MAX7221:BSPIM:count_6\ ,
        count_5 => \SPI_MAX7221:BSPIM:count_5\ ,
        count_4 => \SPI_MAX7221:BSPIM:count_4\ ,
        count_3 => \SPI_MAX7221:BSPIM:count_3\ ,
        count_2 => \SPI_MAX7221:BSPIM:count_2\ ,
        count_1 => \SPI_MAX7221:BSPIM:count_1\ ,
        count_0 => \SPI_MAX7221:BSPIM:count_0\ ,
        tc => \SPI_MAX7221:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0011111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPI_MAX7221:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_MAX7221:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:state_1\ * 
              !\SPI_MAX7221:BSPIM:state_0\ * !\SPI_MAX7221:BSPIM:ld_ident\
            + \SPI_MAX7221:BSPIM:state_2\ * \SPI_MAX7221:BSPIM:state_1\ * 
              !\SPI_MAX7221:BSPIM:state_0\ * \SPI_MAX7221:BSPIM:ld_ident\
            + \SPI_MAX7221:BSPIM:state_1\ * !\SPI_MAX7221:BSPIM:state_0\ * 
              !\SPI_MAX7221:BSPIM:count_4\ * !\SPI_MAX7221:BSPIM:count_3\ * 
              !\SPI_MAX7221:BSPIM:count_2\ * \SPI_MAX7221:BSPIM:count_1\ * 
              !\SPI_MAX7221:BSPIM:count_0\ * \SPI_MAX7221:BSPIM:ld_ident\
        );
        Output = \SPI_MAX7221:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_MAX7221:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_MAX7221:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:count_4\ * 
              !\SPI_MAX7221:BSPIM:count_3\ * !\SPI_MAX7221:BSPIM:count_2\ * 
              !\SPI_MAX7221:BSPIM:count_1\ * !\SPI_MAX7221:BSPIM:count_0\ * 
              \SPI_MAX7221:BSPIM:load_cond\
            + \SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:state_1\ * 
              !\SPI_MAX7221:BSPIM:state_0\ * !\SPI_MAX7221:BSPIM:load_cond\
            + \SPI_MAX7221:BSPIM:state_1\ * !\SPI_MAX7221:BSPIM:count_4\ * 
              !\SPI_MAX7221:BSPIM:count_3\ * !\SPI_MAX7221:BSPIM:count_2\ * 
              !\SPI_MAX7221:BSPIM:count_1\ * !\SPI_MAX7221:BSPIM:count_0\ * 
              \SPI_MAX7221:BSPIM:load_cond\
            + \SPI_MAX7221:BSPIM:state_0\ * !\SPI_MAX7221:BSPIM:count_4\ * 
              !\SPI_MAX7221:BSPIM:count_3\ * !\SPI_MAX7221:BSPIM:count_2\ * 
              !\SPI_MAX7221:BSPIM:count_1\ * !\SPI_MAX7221:BSPIM:count_0\ * 
              \SPI_MAX7221:BSPIM:load_cond\
        );
        Output = \SPI_MAX7221:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI_MAX7221:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_MAX7221:BSPIM:count_4\ * !\SPI_MAX7221:BSPIM:count_3\ * 
              !\SPI_MAX7221:BSPIM:count_2\ * !\SPI_MAX7221:BSPIM:count_1\ * 
              \SPI_MAX7221:BSPIM:count_0\ * \SPI_MAX7221:BSPIM:rx_status_4\
        );
        Output = \SPI_MAX7221:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPI_MAX7221:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_MAX7221:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:state_1\ * 
              !\SPI_MAX7221:BSPIM:state_0\ * \SPI_MAX7221:BSPIM:cnt_enable\
            + !\SPI_MAX7221:BSPIM:state_2\ * \SPI_MAX7221:BSPIM:state_1\ * 
              \SPI_MAX7221:BSPIM:state_0\ * !\SPI_MAX7221:BSPIM:cnt_enable\
            + \SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:state_1\ * 
              \SPI_MAX7221:BSPIM:state_0\ * \SPI_MAX7221:BSPIM:cnt_enable\
            + \SPI_MAX7221:BSPIM:state_2\ * \SPI_MAX7221:BSPIM:state_1\ * 
              !\SPI_MAX7221:BSPIM:state_0\ * \SPI_MAX7221:BSPIM:cnt_enable\
        );
        Output = \SPI_MAX7221:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_87, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_MAX7221:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !Net_87 * !\SPI_MAX7221:BSPIM:state_2\ * 
              \SPI_MAX7221:BSPIM:state_1\
            + !Net_87 * \SPI_MAX7221:BSPIM:state_2\ * 
              !\SPI_MAX7221:BSPIM:state_1\ * !\SPI_MAX7221:BSPIM:state_0\
            + !Net_87 * \SPI_MAX7221:BSPIM:state_1\ * 
              \SPI_MAX7221:BSPIM:state_0\
            + !\SPI_MAX7221:BSPIM:state_2\ * !\SPI_MAX7221:BSPIM:state_1\ * 
              \SPI_MAX7221:BSPIM:state_0\
        );
        Output = Net_87 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SPI_MAX7221:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPI_MAX7221:Net_276\ ,
        status_6 => \SPI_MAX7221:BSPIM:rx_status_6\ ,
        status_5 => \SPI_MAX7221:BSPIM:rx_status_5\ ,
        status_4 => \SPI_MAX7221:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\USBFS_1:ep_1\
        PORT MAP (
            interrupt => \USBFS_1:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(12)] 
    interrupt: Name =\USBFS_1:dp_int\
        PORT MAP (
            interrupt => \USBFS_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(21)] 
    interrupt: Name =\USBFS_1:sof_int\
        PORT MAP (
            interrupt => Net_52 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(22)] 
    interrupt: Name =\USBFS_1:arb_int\
        PORT MAP (
            interrupt => \USBFS_1:Net_79\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(23)] 
    interrupt: Name =\USBFS_1:bus_reset\
        PORT MAP (
            interrupt => \USBFS_1:Net_81\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(24)] 
    interrupt: Name =\USBFS_1:ep_0\
        PORT MAP (
            interrupt => \USBFS_1:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(25)] 
    interrupt: Name =\USBFS_1:ord_int\
        PORT MAP (
            interrupt => \USBFS_1:Net_95\ );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 is empty
Port 1 is empty
Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_LED(0)__PA ,
        pad => Pin_LED(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Button_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_A(0)__PA ,
        pad => Button_A(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_SCLK(0)__PA ,
        input => Net_86 ,
        pad => Pin_SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_SS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_SS(0)__PA ,
        input => Net_87 ,
        pad => Pin_SS(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 generates interrupt for logical port:
    logicalport: Name =\USBFS_1:Dp\
        PORT MAP (
            in_clock_en => tmpOE__Pin_SDATA_net_0 ,
            in_reset => Net_102 ,
            out_clock_en => tmpOE__Pin_SDATA_net_0 ,
            out_reset => Net_102 ,
            interrupt => \USBFS_1:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "7be80a1a-83d4-456b-b277-c70f3736c34b/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "0"
            input_buffer_sel = ""
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = ""
            ovt_needed = ""
            ovt_slew_control = ""
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "0"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=3]: 
Pin : Name = Pin_SDATA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_SDATA(0)__PA ,
        input => Net_101 ,
        pad => Pin_SDATA(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBFS_1:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS_1:Dp(0)\__PA ,
        analog_term => \USBFS_1:Net_1000\ ,
        pad => \USBFS_1:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBFS_1:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS_1:Dm(0)\__PA ,
        analog_term => \USBFS_1:Net_597\ ,
        pad => \USBFS_1:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN Fixed Block group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL 32kHz ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \SPI_MAX7221:Net_276\ ,
            dclk_0 => \SPI_MAX7221:Net_276_local\ );
        Properties:
        {
        }
Comparator Fixed Block group 0: empty
DFB Fixed Block group 0: empty
DSM Fixed Block group 0: empty
Decimator Fixed Block group 0: empty
EMIF Fixed Block group 0: empty
I2C Fixed Block group 0: empty
LCD Fixed Block group 0: empty
LVD group 0: empty
PM group 0: empty
SC Fixed Block group 0: empty
SPC group 0: empty
Timer Fixed Block group 0: empty
USB Fixed Block group 0: 
    USB Block @ [FFB(USB,0)]: 
    usbcell: Name =\USBFS_1:USB\
        PORT MAP (
            dp => \USBFS_1:Net_1000\ ,
            dm => \USBFS_1:Net_597\ ,
            sof_int => Net_52 ,
            arb_int => \USBFS_1:Net_79\ ,
            usb_int => \USBFS_1:Net_81\ ,
            ept_int_8 => \USBFS_1:ept_int_8\ ,
            ept_int_7 => \USBFS_1:ept_int_7\ ,
            ept_int_6 => \USBFS_1:ept_int_6\ ,
            ept_int_5 => \USBFS_1:ept_int_5\ ,
            ept_int_4 => \USBFS_1:ept_int_4\ ,
            ept_int_3 => \USBFS_1:ept_int_3\ ,
            ept_int_2 => \USBFS_1:ept_int_2\ ,
            ept_int_1 => \USBFS_1:ept_int_1\ ,
            ept_int_0 => \USBFS_1:ept_int_0\ ,
            ord_int => \USBFS_1:Net_95\ ,
            dma_req_7 => \USBFS_1:dma_req_7\ ,
            dma_req_6 => \USBFS_1:dma_req_6\ ,
            dma_req_5 => \USBFS_1:dma_req_5\ ,
            dma_req_4 => \USBFS_1:dma_req_4\ ,
            dma_req_3 => \USBFS_1:dma_req_3\ ,
            dma_req_2 => \USBFS_1:dma_req_2\ ,
            dma_req_1 => \USBFS_1:dma_req_1\ ,
            dma_req_0 => \USBFS_1:dma_req_0\ ,
            dma_termin => \USBFS_1:Net_824\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC Fixed Block group 0: empty
Opamp Fixed Block group 0: empty
CapSense Buffer group 0: empty
Vref group 0: empty
LPF Fixed Block group 0: empty
SAR Fixed Block group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |      Pin_LED(0) | 
     |   2 |     * |      NONE |    RES_PULL_DOWN |     Button_A(0) | 
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   3 |   1 |     * |      NONE |         CMOS_OUT |     Pin_SCLK(0) | In(Net_86)
     |   2 |     * |      NONE |         CMOS_OUT |       Pin_SS(0) | In(Net_87)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
  15 |   3 |     * |      NONE |         CMOS_OUT |    Pin_SDATA(0) | In(Net_101)
     |   6 |     * |   FALLING |      HI_Z_ANALOG | \USBFS_1:Dp(0)\ | Analog(\USBFS_1:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \USBFS_1:Dm(0)\ | Analog(\USBFS_1:Net_597\)
------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.002ms
Digital Placement phase: Elapsed time ==> 1s.131ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.503ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.238ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.059ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Joystick_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.300ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.194ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.707ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.754ms
API generation phase: Elapsed time ==> 1s.195ms
Dependency generation phase: Elapsed time ==> 0s.011ms
Cleanup phase: Elapsed time ==> 0s.002ms
