Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Oct 18 17:06:32 2023
| Host         : DESKTOP-FBUC8G6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file C:/Users/Jian-You/Desktop/Alex_soc/Lab3/project_1/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (151)
6. checking no_output_delay (165)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: axis_rst_n (HIGH)

genblk1.fir_ns_reg[0]/G
genblk1.fir_ns_reg[1]/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

genblk1.fir_ns_reg[0]/CLR
genblk1.fir_ns_reg[0]/D
genblk1.fir_ns_reg[1]/CLR
genblk1.fir_ns_reg[1]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (151)
--------------------------------
 There are 151 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (165)
---------------------------------
 There are 165 ports with no output delay specified. (HIGH)

arready
awready
data_A[10]
data_A[11]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[10]
tap_A[11]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.685        0.000                      0                  348        0.137        0.000                      0                  348        2.000        0.000                       0                  1236  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
axis_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.685        0.000                      0                  348        0.137        0.000                      0                  348        2.000        0.000                       0                  1236  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 genblk1.data_length_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1.axilite_reg_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@5.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 1.145ns (27.399%)  route 3.034ns (72.601%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.128 - 5.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_length_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.data_length_reg[30]/Q
                         net (fo=3, unplaced)         0.759     3.693    genblk1.data_length_reg[30]
                                                                      f  sm_tlast_OBUF_inst_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.988 f  sm_tlast_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.902     4.890    sm_tlast_OBUF_inst_i_7_n_0
                                                                      f  sm_tlast_OBUF_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.014 f  sm_tlast_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.913     5.927    sm_tlast_OBUF_inst_i_3_n_0
                                                                      f  genblk1.axilite_reg[0][2]_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.051 r  genblk1.axilite_reg[0][2]_i_3/O
                         net (fo=2, unplaced)         0.460     6.511    genblk1.axilite_reg[0][2]_i_3_n_0
                                                                      r  genblk1.axilite_reg[0][1]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.635 r  genblk1.axilite_reg[0][1]_i_1/O
                         net (fo=1, unplaced)         0.000     6.635    genblk1.axilite_reg[0][1]_i_1_n_0
                         FDCE                                         r  genblk1.axilite_reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.439     7.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.axilite_reg_reg[0][1]/C
                         clock pessimism              0.184     7.311    
                         clock uncertainty           -0.035     7.276    
                         FDCE (Setup_fdce_C_D)        0.044     7.320    genblk1.axilite_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 genblk1.data_length_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1.axilite_reg_reg[0][2]/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@5.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 1.145ns (27.399%)  route 3.034ns (72.601%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.128 - 5.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_length_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.data_length_reg[30]/Q
                         net (fo=3, unplaced)         0.759     3.693    genblk1.data_length_reg[30]
                                                                      f  sm_tlast_OBUF_inst_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.988 f  sm_tlast_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.902     4.890    sm_tlast_OBUF_inst_i_7_n_0
                                                                      f  sm_tlast_OBUF_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.014 f  sm_tlast_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.913     5.927    sm_tlast_OBUF_inst_i_3_n_0
                                                                      f  genblk1.axilite_reg[0][2]_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.051 r  genblk1.axilite_reg[0][2]_i_3/O
                         net (fo=2, unplaced)         0.460     6.511    genblk1.axilite_reg[0][2]_i_3_n_0
                                                                      r  genblk1.axilite_reg[0][2]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.635 r  genblk1.axilite_reg[0][2]_i_1/O
                         net (fo=1, unplaced)         0.000     6.635    genblk1.axilite_reg[0][2]_i_1_n_0
                         FDPE                                         r  genblk1.axilite_reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.439     7.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  genblk1.axilite_reg_reg[0][2]/C
                         clock pessimism              0.184     7.311    
                         clock uncertainty           -0.035     7.276    
                         FDPE (Setup_fdpe_C_D)        0.044     7.320    genblk1.axilite_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 genblk1.tap_A_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1.tap_A_r_reg[3]_rep/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@5.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.607ns (43.129%)  route 2.119ns (56.871%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.128 - 5.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_A_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.tap_A_r_reg[11]/Q
                         net (fo=3, unplaced)         0.824     3.758    tap_A_OBUF[11]
                                                                      f  genblk1.load_finish_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.053 f  genblk1.load_finish_i_3/O
                         net (fo=1, unplaced)         0.449     4.502    genblk1.load_finish_i_3_n_0
                                                                      f  genblk1.load_finish_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.626 f  genblk1.load_finish_i_2/O
                         net (fo=13, unplaced)        0.499     5.125    genblk1.load_finish_i_2_n_0
                                                                      f  genblk1.tap_A_r[2]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.117     5.242 r  genblk1.tap_A_r[2]_i_3/O
                         net (fo=1, unplaced)         0.000     5.242    genblk1.tap_A_r[2]_i_3_n_0
                                                                      r  genblk1.tap_A_r_reg[2]_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.593     5.835 r  genblk1.tap_A_r_reg[2]_i_2/O[2]
                         net (fo=2, unplaced)         0.347     6.182    genblk1.tap_A_r_reg[2]_i_2_n_5
                         FDCE                                         r  genblk1.tap_A_r_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.439     7.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_A_r_reg[3]_rep/C
                         clock pessimism              0.184     7.311    
                         clock uncertainty           -0.035     7.276    
                         FDCE (Setup_fdce_C_D)       -0.226     7.050    genblk1.tap_A_r_reg[3]_rep
  -------------------------------------------------------------------
                         required time                          7.050    
                         arrival time                          -6.182    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 genblk1.tap_A_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1.tap_A_r_reg[2]_rep/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@5.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 1.251ns (35.081%)  route 2.315ns (64.919%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.128 - 5.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_A_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.tap_A_r_reg[11]/Q
                         net (fo=3, unplaced)         0.824     3.758    tap_A_OBUF[11]
                                                                      f  genblk1.load_finish_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.053 f  genblk1.load_finish_i_3/O
                         net (fo=1, unplaced)         0.449     4.502    genblk1.load_finish_i_3_n_0
                                                                      f  genblk1.load_finish_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.626 f  genblk1.load_finish_i_2/O
                         net (fo=13, unplaced)        0.499     5.125    genblk1.load_finish_i_2_n_0
                                                                      f  genblk1.tap_A_r[2]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.249 r  genblk1.tap_A_r[2]_i_6/O
                         net (fo=1, unplaced)         0.000     5.249    genblk1.tap_A_r[2]_i_6_n_0
                                                                      r  genblk1.tap_A_r_reg[2]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     5.479 r  genblk1.tap_A_r_reg[2]_i_2/O[1]
                         net (fo=3, unplaced)         0.543     6.022    genblk1.tap_A_r_reg[2]_i_2_n_6
                         FDCE                                         r  genblk1.tap_A_r_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.439     7.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_A_r_reg[2]_rep/C
                         clock pessimism              0.184     7.311    
                         clock uncertainty           -0.035     7.276    
                         FDCE (Setup_fdce_C_D)       -0.231     7.045    genblk1.tap_A_r_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          7.045    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 genblk1.tap_A_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1.tap_A_r_reg[2]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@5.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 1.251ns (35.081%)  route 2.315ns (64.919%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.128 - 5.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_A_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.tap_A_r_reg[11]/Q
                         net (fo=3, unplaced)         0.824     3.758    tap_A_OBUF[11]
                                                                      f  genblk1.load_finish_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.053 f  genblk1.load_finish_i_3/O
                         net (fo=1, unplaced)         0.449     4.502    genblk1.load_finish_i_3_n_0
                                                                      f  genblk1.load_finish_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.626 f  genblk1.load_finish_i_2/O
                         net (fo=13, unplaced)        0.499     5.125    genblk1.load_finish_i_2_n_0
                                                                      f  genblk1.tap_A_r[2]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.249 r  genblk1.tap_A_r[2]_i_6/O
                         net (fo=1, unplaced)         0.000     5.249    genblk1.tap_A_r[2]_i_6_n_0
                                                                      r  genblk1.tap_A_r_reg[2]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     5.479 r  genblk1.tap_A_r_reg[2]_i_2/O[1]
                         net (fo=3, unplaced)         0.543     6.022    genblk1.tap_A_r_reg[2]_i_2_n_6
                         FDCE                                         r  genblk1.tap_A_r_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.439     7.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_A_r_reg[2]_rep__0/C
                         clock pessimism              0.184     7.311    
                         clock uncertainty           -0.035     7.276    
                         FDCE (Setup_fdce_C_D)       -0.231     7.045    genblk1.tap_A_r_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          7.045    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 genblk1.fir_block/counter15_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1.fir_block/y_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@5.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 2.332ns (61.175%)  route 1.480ns (38.825%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.128 - 5.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.584     2.456    genblk1.fir_block/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_block/counter15_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.fir_block/counter15_reg[1]/Q
                         net (fo=70, unplaced)        0.832     3.766    genblk1.fir_block/counter15[1]
                                                                      f  genblk1.fir_block/y[0]_i_5/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     4.061 r  genblk1.fir_block/y[0]_i_5/O
                         net (fo=1, unplaced)         0.639     4.700    genblk1.fir_block/y[0]_i_5_n_0
                                                                      r  genblk1.fir_block/y_reg[0]_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.220 r  genblk1.fir_block/y_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     5.229    genblk1.fir_block/y_reg[0]_i_2_n_0
                                                                      r  genblk1.fir_block/y_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.346 r  genblk1.fir_block/y_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.346    genblk1.fir_block/y_reg[4]_i_1_n_0
                                                                      r  genblk1.fir_block/y_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.463 r  genblk1.fir_block/y_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.463    genblk1.fir_block/y_reg[8]_i_1_n_0
                                                                      r  genblk1.fir_block/y_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.580 r  genblk1.fir_block/y_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.580    genblk1.fir_block/y_reg[12]_i_1_n_0
                                                                      r  genblk1.fir_block/y_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.697 r  genblk1.fir_block/y_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.697    genblk1.fir_block/y_reg[16]_i_1_n_0
                                                                      r  genblk1.fir_block/y_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.814 r  genblk1.fir_block/y_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.814    genblk1.fir_block/y_reg[20]_i_1_n_0
                                                                      r  genblk1.fir_block/y_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.931 r  genblk1.fir_block/y_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.931    genblk1.fir_block/y_reg[24]_i_1_n_0
                                                                      r  genblk1.fir_block/y_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.268 r  genblk1.fir_block/y_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     6.268    genblk1.fir_block/y_reg[28]_i_1_n_6
                         FDCE                                         r  genblk1.fir_block/y_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.439     7.128    genblk1.fir_block/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_block/y_reg[29]/C
                         clock pessimism              0.184     7.311    
                         clock uncertainty           -0.035     7.276    
                         FDCE (Setup_fdce_C_D)        0.076     7.352    genblk1.fir_block/y_reg[29]
  -------------------------------------------------------------------
                         required time                          7.352    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 genblk1.fir_block/counter15_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1.fir_block/y_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@5.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 2.326ns (61.114%)  route 1.480ns (38.886%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.128 - 5.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.584     2.456    genblk1.fir_block/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_block/counter15_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.fir_block/counter15_reg[1]/Q
                         net (fo=70, unplaced)        0.832     3.766    genblk1.fir_block/counter15[1]
                                                                      f  genblk1.fir_block/y[0]_i_5/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     4.061 r  genblk1.fir_block/y[0]_i_5/O
                         net (fo=1, unplaced)         0.639     4.700    genblk1.fir_block/y[0]_i_5_n_0
                                                                      r  genblk1.fir_block/y_reg[0]_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.220 r  genblk1.fir_block/y_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     5.229    genblk1.fir_block/y_reg[0]_i_2_n_0
                                                                      r  genblk1.fir_block/y_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.346 r  genblk1.fir_block/y_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.346    genblk1.fir_block/y_reg[4]_i_1_n_0
                                                                      r  genblk1.fir_block/y_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.463 r  genblk1.fir_block/y_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.463    genblk1.fir_block/y_reg[8]_i_1_n_0
                                                                      r  genblk1.fir_block/y_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.580 r  genblk1.fir_block/y_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.580    genblk1.fir_block/y_reg[12]_i_1_n_0
                                                                      r  genblk1.fir_block/y_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.697 r  genblk1.fir_block/y_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.697    genblk1.fir_block/y_reg[16]_i_1_n_0
                                                                      r  genblk1.fir_block/y_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.814 r  genblk1.fir_block/y_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.814    genblk1.fir_block/y_reg[20]_i_1_n_0
                                                                      r  genblk1.fir_block/y_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.931 r  genblk1.fir_block/y_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.931    genblk1.fir_block/y_reg[24]_i_1_n_0
                                                                      r  genblk1.fir_block/y_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.262 r  genblk1.fir_block/y_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     6.262    genblk1.fir_block/y_reg[28]_i_1_n_4
                         FDCE                                         r  genblk1.fir_block/y_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.439     7.128    genblk1.fir_block/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_block/y_reg[31]/C
                         clock pessimism              0.184     7.311    
                         clock uncertainty           -0.035     7.276    
                         FDCE (Setup_fdce_C_D)        0.076     7.352    genblk1.fir_block/y_reg[31]
  -------------------------------------------------------------------
                         required time                          7.352    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 genblk1.tap_A_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1.tap_A_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@5.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 2.015ns (53.082%)  route 1.781ns (46.918%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.128 - 5.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_A_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.tap_A_r_reg[11]/Q
                         net (fo=3, unplaced)         0.824     3.758    tap_A_OBUF[11]
                                                                      f  genblk1.load_finish_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.053 f  genblk1.load_finish_i_3/O
                         net (fo=1, unplaced)         0.449     4.502    genblk1.load_finish_i_3_n_0
                                                                      f  genblk1.load_finish_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.626 f  genblk1.load_finish_i_2/O
                         net (fo=13, unplaced)        0.499     5.125    genblk1.load_finish_i_2_n_0
                                                                      f  genblk1.tap_A_r[2]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.117     5.242 r  genblk1.tap_A_r[2]_i_3/O
                         net (fo=1, unplaced)         0.000     5.242    genblk1.tap_A_r[2]_i_3_n_0
                                                                      r  genblk1.tap_A_r_reg[2]_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     5.789 r  genblk1.tap_A_r_reg[2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     5.798    genblk1.tap_A_r_reg[2]_i_2_n_0
                                                                      r  genblk1.tap_A_r_reg[5]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.915 r  genblk1.tap_A_r_reg[5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.915    genblk1.tap_A_r_reg[5]_i_1_n_0
                                                                      r  genblk1.tap_A_r_reg[9]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.252 r  genblk1.tap_A_r_reg[9]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     6.252    genblk1.tap_A_r_reg[9]_i_1_n_6
                         FDCE                                         r  genblk1.tap_A_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.439     7.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_A_r_reg[10]/C
                         clock pessimism              0.184     7.311    
                         clock uncertainty           -0.035     7.276    
                         FDCE (Setup_fdce_C_D)        0.076     7.352    genblk1.tap_A_r_reg[10]
  -------------------------------------------------------------------
                         required time                          7.352    
                         arrival time                          -6.252    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 genblk1.fir_block/counter15_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1.fir_block/y_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@5.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 2.251ns (60.332%)  route 1.480ns (39.668%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.128 - 5.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.584     2.456    genblk1.fir_block/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_block/counter15_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.fir_block/counter15_reg[1]/Q
                         net (fo=70, unplaced)        0.832     3.766    genblk1.fir_block/counter15[1]
                                                                      f  genblk1.fir_block/y[0]_i_5/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     4.061 r  genblk1.fir_block/y[0]_i_5/O
                         net (fo=1, unplaced)         0.639     4.700    genblk1.fir_block/y[0]_i_5_n_0
                                                                      r  genblk1.fir_block/y_reg[0]_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.220 r  genblk1.fir_block/y_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     5.229    genblk1.fir_block/y_reg[0]_i_2_n_0
                                                                      r  genblk1.fir_block/y_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.346 r  genblk1.fir_block/y_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.346    genblk1.fir_block/y_reg[4]_i_1_n_0
                                                                      r  genblk1.fir_block/y_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.463 r  genblk1.fir_block/y_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.463    genblk1.fir_block/y_reg[8]_i_1_n_0
                                                                      r  genblk1.fir_block/y_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.580 r  genblk1.fir_block/y_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.580    genblk1.fir_block/y_reg[12]_i_1_n_0
                                                                      r  genblk1.fir_block/y_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.697 r  genblk1.fir_block/y_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.697    genblk1.fir_block/y_reg[16]_i_1_n_0
                                                                      r  genblk1.fir_block/y_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.814 r  genblk1.fir_block/y_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.814    genblk1.fir_block/y_reg[20]_i_1_n_0
                                                                      r  genblk1.fir_block/y_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.931 r  genblk1.fir_block/y_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.931    genblk1.fir_block/y_reg[24]_i_1_n_0
                                                                      r  genblk1.fir_block/y_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     6.187 r  genblk1.fir_block/y_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     6.187    genblk1.fir_block/y_reg[28]_i_1_n_5
                         FDCE                                         r  genblk1.fir_block/y_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.439     7.128    genblk1.fir_block/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_block/y_reg[30]/C
                         clock pessimism              0.184     7.311    
                         clock uncertainty           -0.035     7.276    
                         FDCE (Setup_fdce_C_D)        0.076     7.352    genblk1.fir_block/y_reg[30]
  -------------------------------------------------------------------
                         required time                          7.352    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 genblk1.tap_A_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1.tap_A_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axis_clk rise@5.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 1.934ns (52.059%)  route 1.781ns (47.941%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.128 - 5.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_A_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.tap_A_r_reg[11]/Q
                         net (fo=3, unplaced)         0.824     3.758    tap_A_OBUF[11]
                                                                      f  genblk1.load_finish_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.053 f  genblk1.load_finish_i_3/O
                         net (fo=1, unplaced)         0.449     4.502    genblk1.load_finish_i_3_n_0
                                                                      f  genblk1.load_finish_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.626 f  genblk1.load_finish_i_2/O
                         net (fo=13, unplaced)        0.499     5.125    genblk1.load_finish_i_2_n_0
                                                                      f  genblk1.tap_A_r[2]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.117     5.242 r  genblk1.tap_A_r[2]_i_3/O
                         net (fo=1, unplaced)         0.000     5.242    genblk1.tap_A_r[2]_i_3_n_0
                                                                      r  genblk1.tap_A_r_reg[2]_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     5.789 r  genblk1.tap_A_r_reg[2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     5.798    genblk1.tap_A_r_reg[2]_i_2_n_0
                                                                      r  genblk1.tap_A_r_reg[5]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.915 r  genblk1.tap_A_r_reg[5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.915    genblk1.tap_A_r_reg[5]_i_1_n_0
                                                                      r  genblk1.tap_A_r_reg[9]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     6.171 r  genblk1.tap_A_r_reg[9]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     6.171    genblk1.tap_A_r_reg[9]_i_1_n_5
                         FDCE                                         r  genblk1.tap_A_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.000     5.000 r  
                                                      0.000     5.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.439     7.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.tap_A_r_reg[11]/C
                         clock pessimism              0.184     7.311    
                         clock uncertainty           -0.035     7.276    
                         FDCE (Setup_fdce_C_D)        0.076     7.352    genblk1.tap_A_r_reg[11]
  -------------------------------------------------------------------
                         required time                          7.352    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                  1.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 genblk1.awready_r_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1.awready_r_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.awready_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  genblk1.awready_r_reg/Q
                         net (fo=2, unplaced)         0.136     0.960    awready_OBUF
                                                                      f  genblk1.awready_r_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.058 r  genblk1.awready_r_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    genblk1.awready_r
                         FDCE                                         r  genblk1.awready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.awready_r_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.awready_r_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 genblk1.arready_r_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1.arready_r_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.arready_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  genblk1.arready_r_reg/Q
                         net (fo=3, unplaced)         0.139     0.963    arready_OBUF
                                                                      f  genblk1.arready_r_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.061 r  genblk1.arready_r_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    genblk1.arready_r
                         FDCE                                         r  genblk1.arready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.arready_r_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.arready_r_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 genblk1.arready_r_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1.rvalid_r_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.arready_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.arready_r_reg/Q
                         net (fo=3, unplaced)         0.139     0.963    arready_OBUF
                                                                      r  genblk1.rvalid_r_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.061 r  genblk1.rvalid_r_i_1/O
                         net (fo=33, unplaced)        0.000     1.061    genblk1.rdata_r0
                         FDCE                                         r  genblk1.rvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rvalid_r_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.rvalid_r_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 genblk1.wready_r_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1.wready_r_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.248ns (64.629%)  route 0.136ns (35.371%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.wready_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.wready_r_reg/Q
                         net (fo=2, unplaced)         0.136     0.960    wready_OBUF
                                                                      r  genblk1.wready_r_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.101     1.061 r  genblk1.wready_r_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    genblk1.wready_r_i_1_n_0
                         FDCE                                         r  genblk1.wready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.wready_r_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.wready_r_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 genblk1.fir_block/y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1.fir_block/y_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.114     0.678    genblk1.fir_block/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_block/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.fir_block/y_reg[10]/Q
                         net (fo=2, unplaced)         0.153     0.978    genblk1.fir_block/y[10]
                                                                      r  genblk1.fir_block/y[8]_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     1.023 r  genblk1.fir_block/y[8]_i_7/O
                         net (fo=1, unplaced)         0.000     1.023    genblk1.fir_block/y[8]_i_7_n_0
                                                                      r  genblk1.fir_block/y_reg[8]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  genblk1.fir_block/y_reg[8]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    genblk1.fir_block/y_reg[8]_i_1_n_5
                         FDCE                                         r  genblk1.fir_block/y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.259     1.032    genblk1.fir_block/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_block/y_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    genblk1.fir_block/y_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 genblk1.fir_block/y_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1.fir_block/y_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.114     0.678    genblk1.fir_block/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_block/y_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.fir_block/y_reg[14]/Q
                         net (fo=2, unplaced)         0.153     0.978    genblk1.fir_block/y[14]
                                                                      r  genblk1.fir_block/y[12]_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     1.023 r  genblk1.fir_block/y[12]_i_7/O
                         net (fo=1, unplaced)         0.000     1.023    genblk1.fir_block/y[12]_i_7_n_0
                                                                      r  genblk1.fir_block/y_reg[12]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  genblk1.fir_block/y_reg[12]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    genblk1.fir_block/y_reg[12]_i_1_n_5
                         FDCE                                         r  genblk1.fir_block/y_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.259     1.032    genblk1.fir_block/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_block/y_reg[14]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    genblk1.fir_block/y_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 genblk1.fir_block/y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1.fir_block/y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.114     0.678    genblk1.fir_block/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_block/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.fir_block/y_reg[2]/Q
                         net (fo=2, unplaced)         0.153     0.978    genblk1.fir_block/y[2]
                                                                      r  genblk1.fir_block/y[0]_i_8/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     1.023 r  genblk1.fir_block/y[0]_i_8/O
                         net (fo=1, unplaced)         0.000     1.023    genblk1.fir_block/y[0]_i_8_n_0
                                                                      r  genblk1.fir_block/y_reg[0]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  genblk1.fir_block/y_reg[0]_i_2/O[2]
                         net (fo=1, unplaced)         0.000     1.088    genblk1.fir_block/y_reg[0]_i_2_n_5
                         FDCE                                         r  genblk1.fir_block/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.259     1.032    genblk1.fir_block/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_block/y_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    genblk1.fir_block/y_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 genblk1.fir_block/y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1.fir_block/y_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.114     0.678    genblk1.fir_block/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_block/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.fir_block/y_reg[6]/Q
                         net (fo=2, unplaced)         0.153     0.978    genblk1.fir_block/y[6]
                                                                      r  genblk1.fir_block/y[4]_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     1.023 r  genblk1.fir_block/y[4]_i_7/O
                         net (fo=1, unplaced)         0.000     1.023    genblk1.fir_block/y[4]_i_7_n_0
                                                                      r  genblk1.fir_block/y_reg[4]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  genblk1.fir_block/y_reg[4]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    genblk1.fir_block/y_reg[4]_i_1_n_5
                         FDCE                                         r  genblk1.fir_block/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.259     1.032    genblk1.fir_block/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_block/y_reg[6]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    genblk1.fir_block/y_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 genblk1.axilite_reg_reg[0][2]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1.ss_tready_r_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.248ns (62.434%)  route 0.149ns (37.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  genblk1.axilite_reg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 f  genblk1.axilite_reg_reg[0][2]/Q
                         net (fo=10, unplaced)        0.149     0.974    genblk1.axilite_reg_reg_n_0_[0][2]
                                                                      f  genblk1.ss_tready_r_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.075 r  genblk1.ss_tready_r_i_1/O
                         net (fo=1, unplaced)         0.000     1.075    genblk1.ss_tready_r0
                         FDCE                                         r  genblk1.ss_tready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.ss_tready_r_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.ss_tready_r_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 genblk1.fir_block/y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1.fir_block/y_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.258ns (62.643%)  route 0.154ns (37.357%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.114     0.678    genblk1.fir_block/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_block/y_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.fir_block/y_reg[13]/Q
                         net (fo=2, unplaced)         0.154     0.978    genblk1.fir_block/y[13]
                                                                      r  genblk1.fir_block/y[12]_i_8/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     1.023 r  genblk1.fir_block/y[12]_i_8/O
                         net (fo=1, unplaced)         0.000     1.023    genblk1.fir_block/y[12]_i_8_n_0
                                                                      r  genblk1.fir_block/y_reg[12]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.089 r  genblk1.fir_block/y_reg[12]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.089    genblk1.fir_block/y_reg[12]_i_1_n_6
                         FDCE                                         r  genblk1.fir_block/y_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.259     1.032    genblk1.fir_block/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_block/y_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    genblk1.fir_block/y_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000                genblk1.arready_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000                genblk1.awready_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000                genblk1.axilite_reg_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000                genblk1.axilite_reg_reg[0][1]/C
Min Period        n/a     FDPE/C   n/a            1.000         5.000       4.000                genblk1.axilite_reg_reg[0][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000                genblk1.axilite_reg_reg[0][3]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000                genblk1.axilite_reg_reg[0][4]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000                genblk1.axilite_reg_reg[0][5]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000                genblk1.axilite_reg_reg[0][6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000                genblk1.arready_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000                genblk1.arready_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000                genblk1.awready_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000                genblk1.awready_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000                genblk1.axilite_reg_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000                genblk1.axilite_reg_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000                genblk1.axilite_reg_reg[0][1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000                genblk1.axilite_reg_reg[0][1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         2.500       2.000                genblk1.axilite_reg_reg[0][2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         2.500       2.000                genblk1.axilite_reg_reg[0][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000                genblk1.arready_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000                genblk1.arready_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000                genblk1.awready_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000                genblk1.awready_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000                genblk1.axilite_reg_reg[0][0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000                genblk1.axilite_reg_reg[0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000                genblk1.axilite_reg_reg[0][1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000                genblk1.axilite_reg_reg[0][1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         2.500       2.000                genblk1.axilite_reg_reg[0][2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         2.500       2.000                genblk1.axilite_reg_reg[0][2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            genblk1.fir_ns_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    genblk1.fir_block/axis_rst_n_IBUF
                                                                      r  genblk1.fir_block/counter15[3]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  genblk1.fir_block/counter15[3]_i_2/O
                         net (fo=1237, unplaced)      0.916     2.811    genblk1.fir_block_n_0
                         LDCE                                         f  genblk1.fir_ns_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            genblk1.fir_ns_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    genblk1.fir_block/axis_rst_n_IBUF
                                                                      r  genblk1.fir_block/counter15[3]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  genblk1.fir_block/counter15[3]_i_2/O
                         net (fo=1237, unplaced)      0.916     2.811    genblk1.fir_block_n_0
                         LDCE                                         f  genblk1.fir_ns_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            genblk1.fir_ns_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.969ns  (logic 0.245ns (25.339%)  route 0.723ns (74.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    genblk1.fir_block/axis_rst_n_IBUF
                                                                      r  genblk1.fir_block/counter15[3]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 f  genblk1.fir_block/counter15[3]_i_2/O
                         net (fo=1237, unplaced)      0.386     0.969    genblk1.fir_block_n_0
                         LDCE                                         f  genblk1.fir_ns_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            genblk1.fir_ns_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.969ns  (logic 0.245ns (25.339%)  route 0.723ns (74.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    genblk1.fir_block/axis_rst_n_IBUF
                                                                      r  genblk1.fir_block/counter15[3]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 f  genblk1.fir_block/counter15[3]_i_2/O
                         net (fo=1237, unplaced)      0.386     0.969    genblk1.fir_block_n_0
                         LDCE                                         f  genblk1.fir_ns_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           167 Endpoints
Min Delay           167 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.data_length_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sm_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.696ns  (logic 3.779ns (56.442%)  route 2.917ns (43.558%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_length_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.data_length_reg[11]/Q
                         net (fo=3, unplaced)         0.759     3.693    genblk1.data_length_reg[11]
                                                                      f  sm_tlast_OBUF_inst_i_10/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.988 f  sm_tlast_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.449     4.437    sm_tlast_OBUF_inst_i_10_n_0
                                                                      f  sm_tlast_OBUF_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.561 f  sm_tlast_OBUF_inst_i_4/O
                         net (fo=2, unplaced)         0.460     5.021    sm_tlast_OBUF_inst_i_4_n_0
                                                                      f  sm_tlast_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.145 f  sm_tlast_OBUF_inst_i_2/O
                         net (fo=1, unplaced)         0.449     5.594    genblk1.fir_block/sm_tlast
                                                                      f  genblk1.fir_block/sm_tlast_OBUF_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.718 r  genblk1.fir_block/sm_tlast_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.518    sm_tlast_OBUF
                                                                      r  sm_tlast_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.153 r  sm_tlast_OBUF_inst/O
                         net (fo=0)                   0.000     9.153    sm_tlast
                                                                      r  sm_tlast (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.fir_block/counter15_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sm_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.039ns  (logic 3.407ns (67.620%)  route 1.632ns (32.380%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.584     2.456    genblk1.fir_block/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_block/counter15_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.fir_block/counter15_reg[3]/Q
                         net (fo=71, unplaced)        0.832     3.766    genblk1.fir_block/counter15[3]
                                                                      r  genblk1.fir_block/sm_tvalid_OBUF_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.061 r  genblk1.fir_block/sm_tvalid_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.861    sm_tvalid_OBUF
                                                                      r  sm_tvalid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.496 r  sm_tvalid_OBUF_inst/O
                         net (fo=0)                   0.000     7.496    sm_tvalid
                                                                      r  sm_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.arready_r_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.arready_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.arready_r_reg/Q
                         net (fo=3, unplaced)         0.800     3.734    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     6.544    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.awready_r_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.awready_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.awready_r_reg/Q
                         net (fo=2, unplaced)         0.800     3.734    awready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     6.544    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_A_r_reg[10]/Q
                         net (fo=6, unplaced)         0.800     3.734    data_A_OBUF[10]
                                                                      r  data_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[10]
                                                                      r  data_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_A_r_reg[11]/Q
                         net (fo=5, unplaced)         0.800     3.734    data_A_OBUF[11]
                                                                      r  data_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[11]
                                                                      r  data_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_A_r_reg[2]/Q
                         net (fo=7, unplaced)         0.800     3.734    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_A_r_reg[3]/Q
                         net (fo=6, unplaced)         0.800     3.734    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_A_r_reg[4]/Q
                         net (fo=6, unplaced)         0.800     3.734    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_A_r_reg[5]/Q
                         net (fo=6, unplaced)         0.800     3.734    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.fir_cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1.fir_ns_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.245ns (59.054%)  route 0.170ns (40.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.fir_cs_reg[0]/Q
                         net (fo=74, unplaced)        0.170     0.994    genblk1.fir_block/Q[0]
                                                                      r  genblk1.fir_block/genblk1.fir_ns_reg[1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.092 r  genblk1.fir_block/genblk1.fir_ns_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.092    genblk1.fir_block_n_1
                         LDCE                                         r  genblk1.fir_ns_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.fir_cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1.fir_ns_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.245ns (50.841%)  route 0.237ns (49.159%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.fir_cs_reg[0]/Q
                         net (fo=74, unplaced)        0.237     1.061    genblk1.fir_block/Q[0]
                                                                      r  genblk1.fir_block/genblk1.fir_ns_reg[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.159 r  genblk1.fir_block/genblk1.fir_ns_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.159    genblk1.fir_block_n_2
                         LDCE                                         r  genblk1.fir_ns_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.arready_r_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.arready_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.arready_r_reg/Q
                         net (fo=3, unplaced)         0.337     1.162    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.awready_r_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.awready_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.awready_r_reg/Q
                         net (fo=2, unplaced)         0.337     1.162    awready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_A_r_reg[10]/Q
                         net (fo=6, unplaced)         0.337     1.162    data_A_OBUF[10]
                                                                      r  data_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[10]
                                                                      r  data_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_A_r_reg[11]/Q
                         net (fo=5, unplaced)         0.337     1.162    data_A_OBUF[11]
                                                                      r  data_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[11]
                                                                      r  data_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_A_r_reg[2]/Q
                         net (fo=7, unplaced)         0.337     1.162    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_A_r_reg[3]/Q
                         net (fo=6, unplaced)         0.337     1.162    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_A_r_reg[4]/Q
                         net (fo=6, unplaced)         0.337     1.162    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_A_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_A_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_A_r_reg[5]/Q
                         net (fo=6, unplaced)         0.337     1.162    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay          3452 Endpoints
Min Delay          3452 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.fir_block/y_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.436ns  (logic 8.671ns (75.818%)  route 2.765ns (24.182%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    genblk1.fir_block/data_Do_IBUF[16]
                                                                      r  genblk1.fir_block/y1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.fir_block/y1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.fir_block/y1__0_n_106
                                                                      r  genblk1.fir_block/y1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.fir_block/y1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.fir_block/y1__1_n_105
                                                                      r  genblk1.fir_block/y[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.fir_block/y[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.fir_block/y[16]_i_13_n_0
                                                                      r  genblk1.fir_block/y_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.fir_block/y_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.fir_block/y_reg[16]_i_10_n_0
                                                                      r  genblk1.fir_block/y_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.fir_block/y_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.fir_block/y_reg[20]_i_10_n_0
                                                                      r  genblk1.fir_block/y_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.fir_block/y_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.923    genblk1.fir_block/y_reg[24]_i_10_n_4
                                                                      r  genblk1.fir_block/y[24]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    10.230 r  genblk1.fir_block/y[24]_i_2/O
                         net (fo=1, unplaced)         0.473    10.703    genblk1.fir_block/y[24]_i_2_n_0
                                                                      r  genblk1.fir_block/y_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.099 r  genblk1.fir_block/y_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.099    genblk1.fir_block/y_reg[24]_i_1_n_0
                                                                      r  genblk1.fir_block/y_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.436 r  genblk1.fir_block/y_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.436    genblk1.fir_block/y_reg[28]_i_1_n_6
                         FDCE                                         r  genblk1.fir_block/y_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.439     2.128    genblk1.fir_block/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_block/y_reg[29]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.fir_block/y_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.430ns  (logic 8.665ns (75.806%)  route 2.765ns (24.194%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    genblk1.fir_block/data_Do_IBUF[16]
                                                                      r  genblk1.fir_block/y1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.fir_block/y1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.fir_block/y1__0_n_106
                                                                      r  genblk1.fir_block/y1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.fir_block/y1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.fir_block/y1__1_n_105
                                                                      r  genblk1.fir_block/y[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.fir_block/y[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.fir_block/y[16]_i_13_n_0
                                                                      r  genblk1.fir_block/y_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.fir_block/y_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.fir_block/y_reg[16]_i_10_n_0
                                                                      r  genblk1.fir_block/y_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.fir_block/y_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.fir_block/y_reg[20]_i_10_n_0
                                                                      r  genblk1.fir_block/y_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.fir_block/y_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.923    genblk1.fir_block/y_reg[24]_i_10_n_4
                                                                      r  genblk1.fir_block/y[24]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    10.230 r  genblk1.fir_block/y[24]_i_2/O
                         net (fo=1, unplaced)         0.473    10.703    genblk1.fir_block/y[24]_i_2_n_0
                                                                      r  genblk1.fir_block/y_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.099 r  genblk1.fir_block/y_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.099    genblk1.fir_block/y_reg[24]_i_1_n_0
                                                                      r  genblk1.fir_block/y_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.430 r  genblk1.fir_block/y_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.430    genblk1.fir_block/y_reg[28]_i_1_n_4
                         FDCE                                         r  genblk1.fir_block/y_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.439     2.128    genblk1.fir_block/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_block/y_reg[31]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.fir_block/y_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.355ns  (logic 8.590ns (75.646%)  route 2.765ns (24.354%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    genblk1.fir_block/data_Do_IBUF[16]
                                                                      r  genblk1.fir_block/y1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.fir_block/y1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.fir_block/y1__0_n_106
                                                                      r  genblk1.fir_block/y1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.fir_block/y1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.fir_block/y1__1_n_105
                                                                      r  genblk1.fir_block/y[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.fir_block/y[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.fir_block/y[16]_i_13_n_0
                                                                      r  genblk1.fir_block/y_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.fir_block/y_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.fir_block/y_reg[16]_i_10_n_0
                                                                      r  genblk1.fir_block/y_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.fir_block/y_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.fir_block/y_reg[20]_i_10_n_0
                                                                      r  genblk1.fir_block/y_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.fir_block/y_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.923    genblk1.fir_block/y_reg[24]_i_10_n_4
                                                                      r  genblk1.fir_block/y[24]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    10.230 r  genblk1.fir_block/y[24]_i_2/O
                         net (fo=1, unplaced)         0.473    10.703    genblk1.fir_block/y[24]_i_2_n_0
                                                                      r  genblk1.fir_block/y_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.099 r  genblk1.fir_block/y_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.099    genblk1.fir_block/y_reg[24]_i_1_n_0
                                                                      r  genblk1.fir_block/y_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.355 r  genblk1.fir_block/y_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    11.355    genblk1.fir_block/y_reg[28]_i_1_n_5
                         FDCE                                         r  genblk1.fir_block/y_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.439     2.128    genblk1.fir_block/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_block/y_reg[30]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.fir_block/y_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.331ns  (logic 8.566ns (75.594%)  route 2.765ns (24.406%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    genblk1.fir_block/data_Do_IBUF[16]
                                                                      r  genblk1.fir_block/y1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.fir_block/y1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.fir_block/y1__0_n_106
                                                                      r  genblk1.fir_block/y1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.fir_block/y1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.fir_block/y1__1_n_105
                                                                      r  genblk1.fir_block/y[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.fir_block/y[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.fir_block/y[16]_i_13_n_0
                                                                      r  genblk1.fir_block/y_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.fir_block/y_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.fir_block/y_reg[16]_i_10_n_0
                                                                      r  genblk1.fir_block/y_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.fir_block/y_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.fir_block/y_reg[20]_i_10_n_0
                                                                      r  genblk1.fir_block/y_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.fir_block/y_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.923    genblk1.fir_block/y_reg[24]_i_10_n_4
                                                                      r  genblk1.fir_block/y[24]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    10.230 r  genblk1.fir_block/y[24]_i_2/O
                         net (fo=1, unplaced)         0.473    10.703    genblk1.fir_block/y[24]_i_2_n_0
                                                                      r  genblk1.fir_block/y_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.099 r  genblk1.fir_block/y_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.099    genblk1.fir_block/y_reg[24]_i_1_n_0
                                                                      r  genblk1.fir_block/y_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.331 r  genblk1.fir_block/y_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    11.331    genblk1.fir_block/y_reg[28]_i_1_n_7
                         FDCE                                         r  genblk1.fir_block/y_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.439     2.128    genblk1.fir_block/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_block/y_reg[28]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.fir_block/y_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.319ns  (logic 8.554ns (75.568%)  route 2.765ns (24.432%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    genblk1.fir_block/data_Do_IBUF[16]
                                                                      r  genblk1.fir_block/y1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.fir_block/y1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.fir_block/y1__0_n_106
                                                                      r  genblk1.fir_block/y1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.fir_block/y1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.fir_block/y1__1_n_105
                                                                      r  genblk1.fir_block/y[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.fir_block/y[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.fir_block/y[16]_i_13_n_0
                                                                      r  genblk1.fir_block/y_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.fir_block/y_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.fir_block/y_reg[16]_i_10_n_0
                                                                      r  genblk1.fir_block/y_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.fir_block/y_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.806    genblk1.fir_block/y_reg[20]_i_10_n_4
                                                                      r  genblk1.fir_block/y[20]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    10.113 r  genblk1.fir_block/y[20]_i_2/O
                         net (fo=1, unplaced)         0.473    10.586    genblk1.fir_block/y[20]_i_2_n_0
                                                                      r  genblk1.fir_block/y_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.982 r  genblk1.fir_block/y_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.982    genblk1.fir_block/y_reg[20]_i_1_n_0
                                                                      r  genblk1.fir_block/y_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.319 r  genblk1.fir_block/y_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.319    genblk1.fir_block/y_reg[24]_i_1_n_6
                         FDCE                                         r  genblk1.fir_block/y_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.439     2.128    genblk1.fir_block/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_block/y_reg[25]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.fir_block/y_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.313ns  (logic 8.548ns (75.556%)  route 2.765ns (24.444%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    genblk1.fir_block/data_Do_IBUF[16]
                                                                      r  genblk1.fir_block/y1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.fir_block/y1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.fir_block/y1__0_n_106
                                                                      r  genblk1.fir_block/y1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.fir_block/y1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.fir_block/y1__1_n_105
                                                                      r  genblk1.fir_block/y[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.fir_block/y[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.fir_block/y[16]_i_13_n_0
                                                                      r  genblk1.fir_block/y_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.fir_block/y_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.fir_block/y_reg[16]_i_10_n_0
                                                                      r  genblk1.fir_block/y_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.fir_block/y_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.806    genblk1.fir_block/y_reg[20]_i_10_n_4
                                                                      r  genblk1.fir_block/y[20]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    10.113 r  genblk1.fir_block/y[20]_i_2/O
                         net (fo=1, unplaced)         0.473    10.586    genblk1.fir_block/y[20]_i_2_n_0
                                                                      r  genblk1.fir_block/y_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.982 r  genblk1.fir_block/y_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.982    genblk1.fir_block/y_reg[20]_i_1_n_0
                                                                      r  genblk1.fir_block/y_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.313 r  genblk1.fir_block/y_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.313    genblk1.fir_block/y_reg[24]_i_1_n_4
                         FDCE                                         r  genblk1.fir_block/y_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.439     2.128    genblk1.fir_block/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_block/y_reg[27]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.fir_block/y_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.238ns  (logic 8.473ns (75.392%)  route 2.765ns (24.608%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    genblk1.fir_block/data_Do_IBUF[16]
                                                                      r  genblk1.fir_block/y1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.fir_block/y1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.fir_block/y1__0_n_106
                                                                      r  genblk1.fir_block/y1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.fir_block/y1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.fir_block/y1__1_n_105
                                                                      r  genblk1.fir_block/y[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.fir_block/y[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.fir_block/y[16]_i_13_n_0
                                                                      r  genblk1.fir_block/y_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.fir_block/y_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.fir_block/y_reg[16]_i_10_n_0
                                                                      r  genblk1.fir_block/y_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.fir_block/y_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.806    genblk1.fir_block/y_reg[20]_i_10_n_4
                                                                      r  genblk1.fir_block/y[20]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    10.113 r  genblk1.fir_block/y[20]_i_2/O
                         net (fo=1, unplaced)         0.473    10.586    genblk1.fir_block/y[20]_i_2_n_0
                                                                      r  genblk1.fir_block/y_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.982 r  genblk1.fir_block/y_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.982    genblk1.fir_block/y_reg[20]_i_1_n_0
                                                                      r  genblk1.fir_block/y_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.238 r  genblk1.fir_block/y_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    11.238    genblk1.fir_block/y_reg[24]_i_1_n_5
                         FDCE                                         r  genblk1.fir_block/y_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.439     2.128    genblk1.fir_block/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_block/y_reg[26]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.fir_block/y_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.214ns  (logic 8.449ns (75.340%)  route 2.765ns (24.660%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    genblk1.fir_block/data_Do_IBUF[16]
                                                                      r  genblk1.fir_block/y1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.fir_block/y1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.fir_block/y1__0_n_106
                                                                      r  genblk1.fir_block/y1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.fir_block/y1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.fir_block/y1__1_n_105
                                                                      r  genblk1.fir_block/y[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.fir_block/y[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.fir_block/y[16]_i_13_n_0
                                                                      r  genblk1.fir_block/y_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.fir_block/y_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.fir_block/y_reg[16]_i_10_n_0
                                                                      r  genblk1.fir_block/y_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.fir_block/y_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.806    genblk1.fir_block/y_reg[20]_i_10_n_4
                                                                      r  genblk1.fir_block/y[20]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    10.113 r  genblk1.fir_block/y[20]_i_2/O
                         net (fo=1, unplaced)         0.473    10.586    genblk1.fir_block/y[20]_i_2_n_0
                                                                      r  genblk1.fir_block/y_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.982 r  genblk1.fir_block/y_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.982    genblk1.fir_block/y_reg[20]_i_1_n_0
                                                                      r  genblk1.fir_block/y_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.214 r  genblk1.fir_block/y_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    11.214    genblk1.fir_block/y_reg[24]_i_1_n_7
                         FDCE                                         r  genblk1.fir_block/y_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.439     2.128    genblk1.fir_block/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_block/y_reg[24]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.fir_block/y_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.089ns  (logic 8.333ns (75.143%)  route 2.756ns (24.857%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    genblk1.fir_block/data_Do_IBUF[16]
                                                                      r  genblk1.fir_block/y1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.fir_block/y1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.fir_block/y1__0_n_106
                                                                      r  genblk1.fir_block/y1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.fir_block/y1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.fir_block/y1__1_n_105
                                                                      r  genblk1.fir_block/y[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.fir_block/y[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.fir_block/y[16]_i_13_n_0
                                                                      r  genblk1.fir_block/y_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  genblk1.fir_block/y_reg[16]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.576    genblk1.fir_block/y_reg[16]_i_10_n_4
                                                                      r  genblk1.fir_block/y[16]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.307     9.883 r  genblk1.fir_block/y[16]_i_2/O
                         net (fo=1, unplaced)         0.473    10.356    genblk1.fir_block/y[16]_i_2_n_0
                                                                      r  genblk1.fir_block/y_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.752 r  genblk1.fir_block/y_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.752    genblk1.fir_block/y_reg[16]_i_1_n_0
                                                                      r  genblk1.fir_block/y_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.089 r  genblk1.fir_block/y_reg[20]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.089    genblk1.fir_block/y_reg[20]_i_1_n_6
                         FDCE                                         r  genblk1.fir_block/y_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.439     2.128    genblk1.fir_block/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_block/y_reg[21]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.fir_block/y_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.083ns  (logic 8.327ns (75.129%)  route 2.756ns (24.871%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    genblk1.fir_block/data_Do_IBUF[16]
                                                                      r  genblk1.fir_block/y1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.fir_block/y1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.fir_block/y1__0_n_106
                                                                      r  genblk1.fir_block/y1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.fir_block/y1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.fir_block/y1__1_n_105
                                                                      r  genblk1.fir_block/y[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.fir_block/y[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.fir_block/y[16]_i_13_n_0
                                                                      r  genblk1.fir_block/y_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  genblk1.fir_block/y_reg[16]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.576    genblk1.fir_block/y_reg[16]_i_10_n_4
                                                                      r  genblk1.fir_block/y[16]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.307     9.883 r  genblk1.fir_block/y[16]_i_2/O
                         net (fo=1, unplaced)         0.473    10.356    genblk1.fir_block/y[16]_i_2_n_0
                                                                      r  genblk1.fir_block/y_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.752 r  genblk1.fir_block/y_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.752    genblk1.fir_block/y_reg[16]_i_1_n_0
                                                                      r  genblk1.fir_block/y_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.083 r  genblk1.fir_block/y_reg[20]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.083    genblk1.fir_block/y_reg[20]_i_1_n_4
                         FDCE                                         r  genblk1.fir_block/y_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.439     2.128    genblk1.fir_block/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_block/y_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.fir_ns_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.fir_cs_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.161ns (47.987%)  route 0.175ns (52.013%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.fir_ns_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  genblk1.fir_ns_reg[0]/Q
                         net (fo=47, unplaced)        0.175     0.336    genblk1.fir_ns[0]
                         FDCE                                         r  genblk1.fir_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_cs_reg[0]/C

Slack:                    inf
  Source:                 genblk1.fir_ns_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.fir_cs_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.161ns (47.987%)  route 0.175ns (52.013%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.fir_ns_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  genblk1.fir_ns_reg[1]/Q
                         net (fo=47, unplaced)        0.175     0.336    genblk1.fir_ns[1]
                         FDCE                                         r  genblk1.fir_cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.fir_cs_reg[1]/C

Slack:                    inf
  Source:                 genblk1.fir_ns_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.data_EN_r_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.206ns (49.429%)  route 0.211ns (50.571%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.fir_ns_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  genblk1.fir_ns_reg[0]/Q
                         net (fo=47, unplaced)        0.211     0.372    genblk1.fir_ns[0]
                                                                      r  genblk1.data_WE_r[3]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.417 r  genblk1.data_WE_r[3]_i_1/O
                         net (fo=3, unplaced)         0.000     0.417    genblk1.data_EN_r0
                         FDCE                                         r  genblk1.data_EN_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_EN_r_reg/C

Slack:                    inf
  Source:                 genblk1.fir_ns_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.data_WE_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.206ns (49.429%)  route 0.211ns (50.571%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.fir_ns_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  genblk1.fir_ns_reg[0]/Q
                         net (fo=47, unplaced)        0.211     0.372    genblk1.fir_ns[0]
                                                                      r  genblk1.data_WE_r[3]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.417 r  genblk1.data_WE_r[3]_i_1/O
                         net (fo=3, unplaced)         0.000     0.417    genblk1.data_EN_r0
                         FDCE                                         r  genblk1.data_WE_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_WE_r_reg[3]/C

Slack:                    inf
  Source:                 genblk1.fir_ns_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.data_Di_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.206ns (47.973%)  route 0.223ns (52.027%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.fir_ns_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  genblk1.fir_ns_reg[0]/Q
                         net (fo=47, unplaced)        0.223     0.384    genblk1.fir_ns[0]
                                                                      r  genblk1.data_Di_r[0]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.429 r  genblk1.data_Di_r[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.429    genblk1.data_Di_r[0]_i_1_n_0
                         FDCE                                         r  genblk1.data_Di_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_Di_r_reg[0]/C

Slack:                    inf
  Source:                 genblk1.fir_ns_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.data_Di_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.206ns (47.973%)  route 0.223ns (52.027%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.fir_ns_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  genblk1.fir_ns_reg[0]/Q
                         net (fo=47, unplaced)        0.223     0.384    genblk1.fir_ns[0]
                                                                      r  genblk1.data_Di_r[10]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.429 r  genblk1.data_Di_r[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.429    genblk1.data_Di_r[10]_i_1_n_0
                         FDCE                                         r  genblk1.data_Di_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_Di_r_reg[10]/C

Slack:                    inf
  Source:                 genblk1.fir_ns_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.data_Di_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.206ns (47.973%)  route 0.223ns (52.027%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.fir_ns_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  genblk1.fir_ns_reg[0]/Q
                         net (fo=47, unplaced)        0.223     0.384    genblk1.fir_ns[0]
                                                                      r  genblk1.data_Di_r[12]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.429 r  genblk1.data_Di_r[12]_i_1/O
                         net (fo=1, unplaced)         0.000     0.429    genblk1.data_Di_r[12]_i_1_n_0
                         FDCE                                         r  genblk1.data_Di_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_Di_r_reg[12]/C

Slack:                    inf
  Source:                 genblk1.fir_ns_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.data_Di_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.206ns (47.973%)  route 0.223ns (52.027%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.fir_ns_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  genblk1.fir_ns_reg[0]/Q
                         net (fo=47, unplaced)        0.223     0.384    genblk1.fir_ns[0]
                                                                      r  genblk1.data_Di_r[14]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.429 r  genblk1.data_Di_r[14]_i_1/O
                         net (fo=1, unplaced)         0.000     0.429    genblk1.data_Di_r[14]_i_1_n_0
                         FDCE                                         r  genblk1.data_Di_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_Di_r_reg[14]/C

Slack:                    inf
  Source:                 genblk1.fir_ns_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.data_Di_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.206ns (47.973%)  route 0.223ns (52.027%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.fir_ns_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  genblk1.fir_ns_reg[0]/Q
                         net (fo=47, unplaced)        0.223     0.384    genblk1.fir_ns[0]
                                                                      r  genblk1.data_Di_r[16]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.429 r  genblk1.data_Di_r[16]_i_1/O
                         net (fo=1, unplaced)         0.000     0.429    genblk1.data_Di_r[16]_i_1_n_0
                         FDCE                                         r  genblk1.data_Di_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_Di_r_reg[16]/C

Slack:                    inf
  Source:                 genblk1.fir_ns_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.data_Di_r_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.206ns (47.973%)  route 0.223ns (52.027%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.fir_ns_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  genblk1.fir_ns_reg[0]/Q
                         net (fo=47, unplaced)        0.223     0.384    genblk1.fir_ns[0]
                                                                      r  genblk1.data_Di_r[18]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.429 r  genblk1.data_Di_r[18]_i_1/O
                         net (fo=1, unplaced)         0.000     0.429    genblk1.data_Di_r[18]_i_1_n_0
                         FDCE                                         r  genblk1.data_Di_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=1235, unplaced)      0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_Di_r_reg[18]/C





