//Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
//--------------------------------------------------------------------------------
//Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
//Date        : Mon Jan 11 17:06:04 2021
//Host        : DESKTOP-CUAMMK2 running 64-bit major release  (build 9200)
//Command     : generate_target design_1.bd
//Design      : design_1
//Purpose     : IP block netlist
//--------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CORE_GENERATION_INFO = "design_1,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=design_1,x_ipVersion=1.00.a,x_ipLanguage=VERILOG,numBlks=27,numReposBlks=26,numNonXlnxBlks=0,numHierBlks=1,maxHierDepth=1,numSysgenBlks=0,numHlsBlks=0,numHdlrefBlks=6,numPkgbdBlks=0,bdsource=USER,da_axi4_cnt=18,da_ps7_cnt=1,synth_mode=OOC_per_IP}" *) (* HW_HANDOFF = "design_1.hwdef" *) 
module design_1
   (DDR_addr,
    DDR_ba,
    DDR_cas_n,
    DDR_ck_n,
    DDR_ck_p,
    DDR_cke,
    DDR_cs_n,
    DDR_dm,
    DDR_dq,
    DDR_dqs_n,
    DDR_dqs_p,
    DDR_odt,
    DDR_ras_n,
    DDR_reset_n,
    DDR_we_n,
    FIXED_IO_ddr_vrn,
    FIXED_IO_ddr_vrp,
    FIXED_IO_mio,
    FIXED_IO_ps_clk,
    FIXED_IO_ps_porb,
    FIXED_IO_ps_srstb,
    link0_data_in,
    link0_data_out);
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR ADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME DDR, AXI_ARBITRATION_SCHEME TDM, BURST_LENGTH 8, CAN_DEBUG false, CAS_LATENCY 11, CAS_WRITE_LATENCY 11, CS_ENABLED true, DATA_MASK_ENABLED true, DATA_WIDTH 8, MEMORY_TYPE COMPONENTS, MEM_ADDR_MAP ROW_COLUMN_BANK, SLOT Single, TIMEPERIOD_PS 1250" *) inout [14:0]DDR_addr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR BA" *) inout [2:0]DDR_ba;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CAS_N" *) inout DDR_cas_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CK_N" *) inout DDR_ck_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CK_P" *) inout DDR_ck_p;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CKE" *) inout DDR_cke;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR CS_N" *) inout DDR_cs_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DM" *) inout [3:0]DDR_dm;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQ" *) inout [31:0]DDR_dq;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQS_N" *) inout [3:0]DDR_dqs_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR DQS_P" *) inout [3:0]DDR_dqs_p;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR ODT" *) inout DDR_odt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR RAS_N" *) inout DDR_ras_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR RESET_N" *) inout DDR_reset_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR WE_N" *) inout DDR_we_n;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRN" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME FIXED_IO, CAN_DEBUG false" *) inout FIXED_IO_ddr_vrn;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRP" *) inout FIXED_IO_ddr_vrp;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO MIO" *) inout [53:0]FIXED_IO_mio;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_CLK" *) inout FIXED_IO_ps_clk;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_PORB" *) inout FIXED_IO_ps_porb;
  (* X_INTERFACE_INFO = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_SRSTB" *) inout FIXED_IO_ps_srstb;
  input link0_data_in;
  output [0:0]link0_data_out;

  (* CONN_BUS_INFO = "axi_dma_0_M_AXIS_MM2S1 xilinx.com:interface:axis:1.0 None TDATA" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [31:0]axi_dma_0_M_AXIS_MM2S1_TDATA;
  (* CONN_BUS_INFO = "axi_dma_0_M_AXIS_MM2S1 xilinx.com:interface:axis:1.0 None TKEEP" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [3:0]axi_dma_0_M_AXIS_MM2S1_TKEEP;
  (* CONN_BUS_INFO = "axi_dma_0_M_AXIS_MM2S1 xilinx.com:interface:axis:1.0 None TLAST" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_dma_0_M_AXIS_MM2S1_TLAST;
  (* CONN_BUS_INFO = "axi_dma_0_M_AXIS_MM2S1 xilinx.com:interface:axis:1.0 None TREADY" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_dma_0_M_AXIS_MM2S1_TREADY;
  (* CONN_BUS_INFO = "axi_dma_0_M_AXIS_MM2S1 xilinx.com:interface:axis:1.0 None TVALID" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_dma_0_M_AXIS_MM2S1_TVALID;
  (* CONN_BUS_INFO = "axi_dma_0_M_AXIS_MM2S xilinx.com:interface:axis:1.0 None TDATA" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [31:0]axi_dma_0_M_AXIS_MM2S_TDATA;
  (* CONN_BUS_INFO = "axi_dma_0_M_AXIS_MM2S xilinx.com:interface:axis:1.0 None TLAST" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_dma_0_M_AXIS_MM2S_TLAST;
  (* CONN_BUS_INFO = "axi_dma_0_M_AXIS_MM2S xilinx.com:interface:axis:1.0 None TREADY" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_dma_0_M_AXIS_MM2S_TREADY;
  (* CONN_BUS_INFO = "axi_dma_0_M_AXIS_MM2S xilinx.com:interface:axis:1.0 None TVALID" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_dma_0_M_AXIS_MM2S_TVALID;
  wire [31:0]axi_dma_0_M_AXI_MM2S_ARADDR;
  wire [1:0]axi_dma_0_M_AXI_MM2S_ARBURST;
  wire [3:0]axi_dma_0_M_AXI_MM2S_ARCACHE;
  wire [7:0]axi_dma_0_M_AXI_MM2S_ARLEN;
  wire [2:0]axi_dma_0_M_AXI_MM2S_ARPROT;
  wire axi_dma_0_M_AXI_MM2S_ARREADY;
  wire [2:0]axi_dma_0_M_AXI_MM2S_ARSIZE;
  wire axi_dma_0_M_AXI_MM2S_ARVALID;
  wire [31:0]axi_dma_0_M_AXI_MM2S_RDATA;
  wire axi_dma_0_M_AXI_MM2S_RLAST;
  wire axi_dma_0_M_AXI_MM2S_RREADY;
  wire [1:0]axi_dma_0_M_AXI_MM2S_RRESP;
  wire axi_dma_0_M_AXI_MM2S_RVALID;
  wire [31:0]axi_dma_0_M_AXI_S2MM_AWADDR;
  wire [1:0]axi_dma_0_M_AXI_S2MM_AWBURST;
  wire [3:0]axi_dma_0_M_AXI_S2MM_AWCACHE;
  wire [7:0]axi_dma_0_M_AXI_S2MM_AWLEN;
  wire [2:0]axi_dma_0_M_AXI_S2MM_AWPROT;
  wire axi_dma_0_M_AXI_S2MM_AWREADY;
  wire [2:0]axi_dma_0_M_AXI_S2MM_AWSIZE;
  wire axi_dma_0_M_AXI_S2MM_AWVALID;
  wire axi_dma_0_M_AXI_S2MM_BREADY;
  wire [1:0]axi_dma_0_M_AXI_S2MM_BRESP;
  wire axi_dma_0_M_AXI_S2MM_BVALID;
  wire [31:0]axi_dma_0_M_AXI_S2MM_WDATA;
  wire axi_dma_0_M_AXI_S2MM_WLAST;
  wire axi_dma_0_M_AXI_S2MM_WREADY;
  wire [3:0]axi_dma_0_M_AXI_S2MM_WSTRB;
  wire axi_dma_0_M_AXI_S2MM_WVALID;
  wire axi_dma_0_mm2s_introut;
  wire axi_dma_0_s2mm_introut;
  (* CONN_BUS_INFO = "axi_dma_1_M_AXIS_MM2S xilinx.com:interface:axis:1.0 None TDATA" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [31:0]axi_dma_1_M_AXIS_MM2S_TDATA;
  (* CONN_BUS_INFO = "axi_dma_1_M_AXIS_MM2S xilinx.com:interface:axis:1.0 None TKEEP" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [3:0]axi_dma_1_M_AXIS_MM2S_TKEEP;
  (* CONN_BUS_INFO = "axi_dma_1_M_AXIS_MM2S xilinx.com:interface:axis:1.0 None TLAST" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_dma_1_M_AXIS_MM2S_TLAST;
  (* CONN_BUS_INFO = "axi_dma_1_M_AXIS_MM2S xilinx.com:interface:axis:1.0 None TREADY" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_dma_1_M_AXIS_MM2S_TREADY;
  (* CONN_BUS_INFO = "axi_dma_1_M_AXIS_MM2S xilinx.com:interface:axis:1.0 None TVALID" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_dma_1_M_AXIS_MM2S_TVALID;
  wire [31:0]axi_dma_1_M_AXI_MM2S_ARADDR;
  wire [1:0]axi_dma_1_M_AXI_MM2S_ARBURST;
  wire [3:0]axi_dma_1_M_AXI_MM2S_ARCACHE;
  wire [7:0]axi_dma_1_M_AXI_MM2S_ARLEN;
  wire [2:0]axi_dma_1_M_AXI_MM2S_ARPROT;
  wire axi_dma_1_M_AXI_MM2S_ARREADY;
  wire [2:0]axi_dma_1_M_AXI_MM2S_ARSIZE;
  wire axi_dma_1_M_AXI_MM2S_ARVALID;
  wire [31:0]axi_dma_1_M_AXI_MM2S_RDATA;
  wire axi_dma_1_M_AXI_MM2S_RLAST;
  wire axi_dma_1_M_AXI_MM2S_RREADY;
  wire [1:0]axi_dma_1_M_AXI_MM2S_RRESP;
  wire axi_dma_1_M_AXI_MM2S_RVALID;
  wire [31:0]axi_dma_1_M_AXI_S2MM_AWADDR;
  wire [1:0]axi_dma_1_M_AXI_S2MM_AWBURST;
  wire [3:0]axi_dma_1_M_AXI_S2MM_AWCACHE;
  wire [7:0]axi_dma_1_M_AXI_S2MM_AWLEN;
  wire [2:0]axi_dma_1_M_AXI_S2MM_AWPROT;
  wire axi_dma_1_M_AXI_S2MM_AWREADY;
  wire [2:0]axi_dma_1_M_AXI_S2MM_AWSIZE;
  wire axi_dma_1_M_AXI_S2MM_AWVALID;
  wire axi_dma_1_M_AXI_S2MM_BREADY;
  wire [1:0]axi_dma_1_M_AXI_S2MM_BRESP;
  wire axi_dma_1_M_AXI_S2MM_BVALID;
  wire [31:0]axi_dma_1_M_AXI_S2MM_WDATA;
  wire axi_dma_1_M_AXI_S2MM_WLAST;
  wire axi_dma_1_M_AXI_S2MM_WREADY;
  wire [3:0]axi_dma_1_M_AXI_S2MM_WSTRB;
  wire axi_dma_1_M_AXI_S2MM_WVALID;
  wire axi_dma_1_mm2s_introut;
  wire axi_dma_1_s2mm_introut;
  (* CONN_BUS_INFO = "axi_dma_2_M_AXIS_MM2S xilinx.com:interface:axis:1.0 None TDATA" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [31:0]axi_dma_2_M_AXIS_MM2S_TDATA;
  (* CONN_BUS_INFO = "axi_dma_2_M_AXIS_MM2S xilinx.com:interface:axis:1.0 None TKEEP" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [3:0]axi_dma_2_M_AXIS_MM2S_TKEEP;
  (* CONN_BUS_INFO = "axi_dma_2_M_AXIS_MM2S xilinx.com:interface:axis:1.0 None TLAST" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_dma_2_M_AXIS_MM2S_TLAST;
  (* CONN_BUS_INFO = "axi_dma_2_M_AXIS_MM2S xilinx.com:interface:axis:1.0 None TREADY" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_dma_2_M_AXIS_MM2S_TREADY;
  (* CONN_BUS_INFO = "axi_dma_2_M_AXIS_MM2S xilinx.com:interface:axis:1.0 None TVALID" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_dma_2_M_AXIS_MM2S_TVALID;
  wire [31:0]axi_dma_2_M_AXI_MM2S_ARADDR;
  wire [1:0]axi_dma_2_M_AXI_MM2S_ARBURST;
  wire [3:0]axi_dma_2_M_AXI_MM2S_ARCACHE;
  wire [7:0]axi_dma_2_M_AXI_MM2S_ARLEN;
  wire [2:0]axi_dma_2_M_AXI_MM2S_ARPROT;
  wire axi_dma_2_M_AXI_MM2S_ARREADY;
  wire [2:0]axi_dma_2_M_AXI_MM2S_ARSIZE;
  wire axi_dma_2_M_AXI_MM2S_ARVALID;
  wire [31:0]axi_dma_2_M_AXI_MM2S_RDATA;
  wire axi_dma_2_M_AXI_MM2S_RLAST;
  wire axi_dma_2_M_AXI_MM2S_RREADY;
  wire [1:0]axi_dma_2_M_AXI_MM2S_RRESP;
  wire axi_dma_2_M_AXI_MM2S_RVALID;
  wire [31:0]axi_dma_2_M_AXI_S2MM_AWADDR;
  wire [1:0]axi_dma_2_M_AXI_S2MM_AWBURST;
  wire [3:0]axi_dma_2_M_AXI_S2MM_AWCACHE;
  wire [7:0]axi_dma_2_M_AXI_S2MM_AWLEN;
  wire [2:0]axi_dma_2_M_AXI_S2MM_AWPROT;
  wire axi_dma_2_M_AXI_S2MM_AWREADY;
  wire [2:0]axi_dma_2_M_AXI_S2MM_AWSIZE;
  wire axi_dma_2_M_AXI_S2MM_AWVALID;
  wire axi_dma_2_M_AXI_S2MM_BREADY;
  wire [1:0]axi_dma_2_M_AXI_S2MM_BRESP;
  wire axi_dma_2_M_AXI_S2MM_BVALID;
  wire [31:0]axi_dma_2_M_AXI_S2MM_WDATA;
  wire axi_dma_2_M_AXI_S2MM_WLAST;
  wire axi_dma_2_M_AXI_S2MM_WREADY;
  wire [3:0]axi_dma_2_M_AXI_S2MM_WSTRB;
  wire axi_dma_2_M_AXI_S2MM_WVALID;
  wire axi_dma_2_mm2s_introut;
  wire axi_dma_2_s2mm_introut;
  (* CONN_BUS_INFO = "axi_dma_3_M_AXIS_MM2S xilinx.com:interface:axis:1.0 None TDATA" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [31:0]axi_dma_3_M_AXIS_MM2S_TDATA;
  (* CONN_BUS_INFO = "axi_dma_3_M_AXIS_MM2S xilinx.com:interface:axis:1.0 None TKEEP" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [3:0]axi_dma_3_M_AXIS_MM2S_TKEEP;
  (* CONN_BUS_INFO = "axi_dma_3_M_AXIS_MM2S xilinx.com:interface:axis:1.0 None TLAST" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_dma_3_M_AXIS_MM2S_TLAST;
  (* CONN_BUS_INFO = "axi_dma_3_M_AXIS_MM2S xilinx.com:interface:axis:1.0 None TREADY" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_dma_3_M_AXIS_MM2S_TREADY;
  (* CONN_BUS_INFO = "axi_dma_3_M_AXIS_MM2S xilinx.com:interface:axis:1.0 None TVALID" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire axi_dma_3_M_AXIS_MM2S_TVALID;
  wire [31:0]axi_dma_3_M_AXI_MM2S_ARADDR;
  wire [1:0]axi_dma_3_M_AXI_MM2S_ARBURST;
  wire [3:0]axi_dma_3_M_AXI_MM2S_ARCACHE;
  wire [7:0]axi_dma_3_M_AXI_MM2S_ARLEN;
  wire [2:0]axi_dma_3_M_AXI_MM2S_ARPROT;
  wire axi_dma_3_M_AXI_MM2S_ARREADY;
  wire [2:0]axi_dma_3_M_AXI_MM2S_ARSIZE;
  wire axi_dma_3_M_AXI_MM2S_ARVALID;
  wire [31:0]axi_dma_3_M_AXI_MM2S_RDATA;
  wire axi_dma_3_M_AXI_MM2S_RLAST;
  wire axi_dma_3_M_AXI_MM2S_RREADY;
  wire [1:0]axi_dma_3_M_AXI_MM2S_RRESP;
  wire axi_dma_3_M_AXI_MM2S_RVALID;
  wire [31:0]axi_dma_3_M_AXI_S2MM_AWADDR;
  wire [1:0]axi_dma_3_M_AXI_S2MM_AWBURST;
  wire [3:0]axi_dma_3_M_AXI_S2MM_AWCACHE;
  wire [7:0]axi_dma_3_M_AXI_S2MM_AWLEN;
  wire [2:0]axi_dma_3_M_AXI_S2MM_AWPROT;
  wire axi_dma_3_M_AXI_S2MM_AWREADY;
  wire [2:0]axi_dma_3_M_AXI_S2MM_AWSIZE;
  wire axi_dma_3_M_AXI_S2MM_AWVALID;
  wire axi_dma_3_M_AXI_S2MM_BREADY;
  wire [1:0]axi_dma_3_M_AXI_S2MM_BRESP;
  wire axi_dma_3_M_AXI_S2MM_BVALID;
  wire [31:0]axi_dma_3_M_AXI_S2MM_WDATA;
  wire axi_dma_3_M_AXI_S2MM_WLAST;
  wire axi_dma_3_M_AXI_S2MM_WREADY;
  wire [3:0]axi_dma_3_M_AXI_S2MM_WSTRB;
  wire axi_dma_3_M_AXI_S2MM_WVALID;
  wire axi_dma_3_mm2s_introut;
  wire axi_dma_3_s2mm_introut;
  wire [31:0]axi_smc_M00_AXI_ARADDR;
  wire [1:0]axi_smc_M00_AXI_ARBURST;
  wire [3:0]axi_smc_M00_AXI_ARCACHE;
  wire [3:0]axi_smc_M00_AXI_ARLEN;
  wire [1:0]axi_smc_M00_AXI_ARLOCK;
  wire [2:0]axi_smc_M00_AXI_ARPROT;
  wire [3:0]axi_smc_M00_AXI_ARQOS;
  wire axi_smc_M00_AXI_ARREADY;
  wire [2:0]axi_smc_M00_AXI_ARSIZE;
  wire axi_smc_M00_AXI_ARVALID;
  wire [31:0]axi_smc_M00_AXI_AWADDR;
  wire [1:0]axi_smc_M00_AXI_AWBURST;
  wire [3:0]axi_smc_M00_AXI_AWCACHE;
  wire [3:0]axi_smc_M00_AXI_AWLEN;
  wire [1:0]axi_smc_M00_AXI_AWLOCK;
  wire [2:0]axi_smc_M00_AXI_AWPROT;
  wire [3:0]axi_smc_M00_AXI_AWQOS;
  wire axi_smc_M00_AXI_AWREADY;
  wire [2:0]axi_smc_M00_AXI_AWSIZE;
  wire axi_smc_M00_AXI_AWVALID;
  wire axi_smc_M00_AXI_BREADY;
  wire [1:0]axi_smc_M00_AXI_BRESP;
  wire axi_smc_M00_AXI_BVALID;
  wire [63:0]axi_smc_M00_AXI_RDATA;
  wire axi_smc_M00_AXI_RLAST;
  wire axi_smc_M00_AXI_RREADY;
  wire [1:0]axi_smc_M00_AXI_RRESP;
  wire axi_smc_M00_AXI_RVALID;
  wire [63:0]axi_smc_M00_AXI_WDATA;
  wire axi_smc_M00_AXI_WLAST;
  wire axi_smc_M00_AXI_WREADY;
  wire [7:0]axi_smc_M00_AXI_WSTRB;
  wire axi_smc_M00_AXI_WVALID;
  (* CONN_BUS_INFO = "axis_data_fifo_0_M_AXIS xilinx.com:interface:axis:1.0 None TDATA" *) (* DONT_TOUCH *) wire [31:0]axis_data_fifo_0_M_AXIS_TDATA;
  (* CONN_BUS_INFO = "axis_data_fifo_0_M_AXIS xilinx.com:interface:axis:1.0 None TLAST" *) (* DONT_TOUCH *) wire axis_data_fifo_0_M_AXIS_TLAST;
  (* CONN_BUS_INFO = "axis_data_fifo_0_M_AXIS xilinx.com:interface:axis:1.0 None TREADY" *) (* DONT_TOUCH *) wire axis_data_fifo_0_M_AXIS_TREADY;
  (* CONN_BUS_INFO = "axis_data_fifo_0_M_AXIS xilinx.com:interface:axis:1.0 None TVALID" *) (* DONT_TOUCH *) wire axis_data_fifo_0_M_AXIS_TVALID;
  wire data_in_1;
  wire [4:0]link0_channel;
  wire [0:0]link0_data_out1;
  wire [95:0]link0_data_out_1;
  wire link0_link_err;
  wire [14:0]processing_system7_0_DDR_ADDR;
  wire [2:0]processing_system7_0_DDR_BA;
  wire processing_system7_0_DDR_CAS_N;
  wire processing_system7_0_DDR_CKE;
  wire processing_system7_0_DDR_CK_N;
  wire processing_system7_0_DDR_CK_P;
  wire processing_system7_0_DDR_CS_N;
  wire [3:0]processing_system7_0_DDR_DM;
  wire [31:0]processing_system7_0_DDR_DQ;
  wire [3:0]processing_system7_0_DDR_DQS_N;
  wire [3:0]processing_system7_0_DDR_DQS_P;
  wire processing_system7_0_DDR_ODT;
  wire processing_system7_0_DDR_RAS_N;
  wire processing_system7_0_DDR_RESET_N;
  wire processing_system7_0_DDR_WE_N;
  wire processing_system7_0_FCLK_CLK0;
  wire [0:0]processing_system7_0_FCLK_RESET0_N;
  wire processing_system7_0_FCLK_RESET0_N1;
  wire processing_system7_0_FIXED_IO_DDR_VRN;
  wire processing_system7_0_FIXED_IO_DDR_VRP;
  wire [53:0]processing_system7_0_FIXED_IO_MIO;
  wire processing_system7_0_FIXED_IO_PS_CLK;
  wire processing_system7_0_FIXED_IO_PS_PORB;
  wire processing_system7_0_FIXED_IO_PS_SRSTB;
  wire [31:0]processing_system7_0_M_AXI_GP0_ARADDR;
  wire [1:0]processing_system7_0_M_AXI_GP0_ARBURST;
  wire [3:0]processing_system7_0_M_AXI_GP0_ARCACHE;
  wire [11:0]processing_system7_0_M_AXI_GP0_ARID;
  wire [3:0]processing_system7_0_M_AXI_GP0_ARLEN;
  wire [1:0]processing_system7_0_M_AXI_GP0_ARLOCK;
  wire [2:0]processing_system7_0_M_AXI_GP0_ARPROT;
  wire [3:0]processing_system7_0_M_AXI_GP0_ARQOS;
  wire processing_system7_0_M_AXI_GP0_ARREADY;
  wire [2:0]processing_system7_0_M_AXI_GP0_ARSIZE;
  wire processing_system7_0_M_AXI_GP0_ARVALID;
  wire [31:0]processing_system7_0_M_AXI_GP0_AWADDR;
  wire [1:0]processing_system7_0_M_AXI_GP0_AWBURST;
  wire [3:0]processing_system7_0_M_AXI_GP0_AWCACHE;
  wire [11:0]processing_system7_0_M_AXI_GP0_AWID;
  wire [3:0]processing_system7_0_M_AXI_GP0_AWLEN;
  wire [1:0]processing_system7_0_M_AXI_GP0_AWLOCK;
  wire [2:0]processing_system7_0_M_AXI_GP0_AWPROT;
  wire [3:0]processing_system7_0_M_AXI_GP0_AWQOS;
  wire processing_system7_0_M_AXI_GP0_AWREADY;
  wire [2:0]processing_system7_0_M_AXI_GP0_AWSIZE;
  wire processing_system7_0_M_AXI_GP0_AWVALID;
  wire [11:0]processing_system7_0_M_AXI_GP0_BID;
  wire processing_system7_0_M_AXI_GP0_BREADY;
  wire [1:0]processing_system7_0_M_AXI_GP0_BRESP;
  wire processing_system7_0_M_AXI_GP0_BVALID;
  wire [31:0]processing_system7_0_M_AXI_GP0_RDATA;
  wire [11:0]processing_system7_0_M_AXI_GP0_RID;
  wire processing_system7_0_M_AXI_GP0_RLAST;
  wire processing_system7_0_M_AXI_GP0_RREADY;
  wire [1:0]processing_system7_0_M_AXI_GP0_RRESP;
  wire processing_system7_0_M_AXI_GP0_RVALID;
  wire [31:0]processing_system7_0_M_AXI_GP0_WDATA;
  wire [11:0]processing_system7_0_M_AXI_GP0_WID;
  wire processing_system7_0_M_AXI_GP0_WLAST;
  wire processing_system7_0_M_AXI_GP0_WREADY;
  wire [3:0]processing_system7_0_M_AXI_GP0_WSTRB;
  wire processing_system7_0_M_AXI_GP0_WVALID;
  wire [9:0]smartconnect_0_M00_AXI_ARADDR;
  wire smartconnect_0_M00_AXI_ARREADY;
  wire smartconnect_0_M00_AXI_ARVALID;
  wire [9:0]smartconnect_0_M00_AXI_AWADDR;
  wire smartconnect_0_M00_AXI_AWREADY;
  wire smartconnect_0_M00_AXI_AWVALID;
  wire smartconnect_0_M00_AXI_BREADY;
  wire [1:0]smartconnect_0_M00_AXI_BRESP;
  wire smartconnect_0_M00_AXI_BVALID;
  wire [31:0]smartconnect_0_M00_AXI_RDATA;
  wire smartconnect_0_M00_AXI_RREADY;
  wire [1:0]smartconnect_0_M00_AXI_RRESP;
  wire smartconnect_0_M00_AXI_RVALID;
  wire [31:0]smartconnect_0_M00_AXI_WDATA;
  wire smartconnect_0_M00_AXI_WREADY;
  wire smartconnect_0_M00_AXI_WVALID;
  wire [9:0]smartconnect_0_M01_AXI_ARADDR;
  wire smartconnect_0_M01_AXI_ARREADY;
  wire smartconnect_0_M01_AXI_ARVALID;
  wire [9:0]smartconnect_0_M01_AXI_AWADDR;
  wire smartconnect_0_M01_AXI_AWREADY;
  wire smartconnect_0_M01_AXI_AWVALID;
  wire smartconnect_0_M01_AXI_BREADY;
  wire [1:0]smartconnect_0_M01_AXI_BRESP;
  wire smartconnect_0_M01_AXI_BVALID;
  wire [31:0]smartconnect_0_M01_AXI_RDATA;
  wire smartconnect_0_M01_AXI_RREADY;
  wire [1:0]smartconnect_0_M01_AXI_RRESP;
  wire smartconnect_0_M01_AXI_RVALID;
  wire [31:0]smartconnect_0_M01_AXI_WDATA;
  wire smartconnect_0_M01_AXI_WREADY;
  wire smartconnect_0_M01_AXI_WVALID;
  wire [9:0]smartconnect_0_M02_AXI_ARADDR;
  wire smartconnect_0_M02_AXI_ARREADY;
  wire smartconnect_0_M02_AXI_ARVALID;
  wire [9:0]smartconnect_0_M02_AXI_AWADDR;
  wire smartconnect_0_M02_AXI_AWREADY;
  wire smartconnect_0_M02_AXI_AWVALID;
  wire smartconnect_0_M02_AXI_BREADY;
  wire [1:0]smartconnect_0_M02_AXI_BRESP;
  wire smartconnect_0_M02_AXI_BVALID;
  wire [31:0]smartconnect_0_M02_AXI_RDATA;
  wire smartconnect_0_M02_AXI_RREADY;
  wire [1:0]smartconnect_0_M02_AXI_RRESP;
  wire smartconnect_0_M02_AXI_RVALID;
  wire [31:0]smartconnect_0_M02_AXI_WDATA;
  wire smartconnect_0_M02_AXI_WREADY;
  wire smartconnect_0_M02_AXI_WVALID;
  wire [9:0]smartconnect_0_M03_AXI_ARADDR;
  wire smartconnect_0_M03_AXI_ARREADY;
  wire smartconnect_0_M03_AXI_ARVALID;
  wire [9:0]smartconnect_0_M03_AXI_AWADDR;
  wire smartconnect_0_M03_AXI_AWREADY;
  wire smartconnect_0_M03_AXI_AWVALID;
  wire smartconnect_0_M03_AXI_BREADY;
  wire [1:0]smartconnect_0_M03_AXI_BRESP;
  wire smartconnect_0_M03_AXI_BVALID;
  wire [31:0]smartconnect_0_M03_AXI_RDATA;
  wire smartconnect_0_M03_AXI_RREADY;
  wire [1:0]smartconnect_0_M03_AXI_RRESP;
  wire smartconnect_0_M03_AXI_RVALID;
  wire [31:0]smartconnect_0_M03_AXI_WDATA;
  wire smartconnect_0_M03_AXI_WREADY;
  wire smartconnect_0_M03_AXI_WVALID;
  wire [8:0]smartconnect_0_M04_AXI_ARADDR;
  wire smartconnect_0_M04_AXI_ARREADY;
  wire smartconnect_0_M04_AXI_ARVALID;
  wire [8:0]smartconnect_0_M04_AXI_AWADDR;
  wire smartconnect_0_M04_AXI_AWREADY;
  wire smartconnect_0_M04_AXI_AWVALID;
  wire smartconnect_0_M04_AXI_BREADY;
  wire [1:0]smartconnect_0_M04_AXI_BRESP;
  wire smartconnect_0_M04_AXI_BVALID;
  wire [31:0]smartconnect_0_M04_AXI_RDATA;
  wire smartconnect_0_M04_AXI_RREADY;
  wire [1:0]smartconnect_0_M04_AXI_RRESP;
  wire smartconnect_0_M04_AXI_RVALID;
  wire [31:0]smartconnect_0_M04_AXI_WDATA;
  wire smartconnect_0_M04_AXI_WREADY;
  wire [3:0]smartconnect_0_M04_AXI_WSTRB;
  wire smartconnect_0_M04_AXI_WVALID;
  wire [3:0]total_link_ctrl_0_link7;
  wire [15:0]total_link_ctrl_0_link_err;
  (* CONN_BUS_INFO = "total_link_ctrl_0_m01_axis xilinx.com:interface:axis:1.0 None TDATA" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [31:0]total_link_ctrl_0_m01_axis_TDATA;
  (* CONN_BUS_INFO = "total_link_ctrl_0_m01_axis xilinx.com:interface:axis:1.0 None TLAST" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire total_link_ctrl_0_m01_axis_TLAST;
  (* CONN_BUS_INFO = "total_link_ctrl_0_m01_axis xilinx.com:interface:axis:1.0 None TREADY" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire total_link_ctrl_0_m01_axis_TREADY;
  (* CONN_BUS_INFO = "total_link_ctrl_0_m01_axis xilinx.com:interface:axis:1.0 None TVALID" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire total_link_ctrl_0_m01_axis_TVALID;
  (* CONN_BUS_INFO = "total_link_ctrl_0_m02_axis xilinx.com:interface:axis:1.0 None TDATA" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [31:0]total_link_ctrl_0_m02_axis_TDATA;
  (* CONN_BUS_INFO = "total_link_ctrl_0_m02_axis xilinx.com:interface:axis:1.0 None TLAST" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire total_link_ctrl_0_m02_axis_TLAST;
  (* CONN_BUS_INFO = "total_link_ctrl_0_m02_axis xilinx.com:interface:axis:1.0 None TREADY" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire total_link_ctrl_0_m02_axis_TREADY;
  (* CONN_BUS_INFO = "total_link_ctrl_0_m02_axis xilinx.com:interface:axis:1.0 None TVALID" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire total_link_ctrl_0_m02_axis_TVALID;
  (* CONN_BUS_INFO = "total_link_ctrl_0_m03_axis xilinx.com:interface:axis:1.0 None TDATA" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire [31:0]total_link_ctrl_0_m03_axis_TDATA;
  (* CONN_BUS_INFO = "total_link_ctrl_0_m03_axis xilinx.com:interface:axis:1.0 None TLAST" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire total_link_ctrl_0_m03_axis_TLAST;
  (* CONN_BUS_INFO = "total_link_ctrl_0_m03_axis xilinx.com:interface:axis:1.0 None TREADY" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire total_link_ctrl_0_m03_axis_TREADY;
  (* CONN_BUS_INFO = "total_link_ctrl_0_m03_axis xilinx.com:interface:axis:1.0 None TVALID" *) (* DEBUG = "true" *) (* MARK_DEBUG *) wire total_link_ctrl_0_m03_axis_TVALID;
  wire [7:0]xlconcat_0_dout;

  assign data_in_1 = link0_data_in;
  assign link0_data_out[0] = link0_data_out1;
  design_1_axi_dma_0_0 axi_dma_0
       (.axi_resetn(processing_system7_0_FCLK_RESET0_N),
        .m_axi_mm2s_aclk(processing_system7_0_FCLK_CLK0),
        .m_axi_mm2s_araddr(axi_dma_0_M_AXI_MM2S_ARADDR),
        .m_axi_mm2s_arburst(axi_dma_0_M_AXI_MM2S_ARBURST),
        .m_axi_mm2s_arcache(axi_dma_0_M_AXI_MM2S_ARCACHE),
        .m_axi_mm2s_arlen(axi_dma_0_M_AXI_MM2S_ARLEN),
        .m_axi_mm2s_arprot(axi_dma_0_M_AXI_MM2S_ARPROT),
        .m_axi_mm2s_arready(axi_dma_0_M_AXI_MM2S_ARREADY),
        .m_axi_mm2s_arsize(axi_dma_0_M_AXI_MM2S_ARSIZE),
        .m_axi_mm2s_arvalid(axi_dma_0_M_AXI_MM2S_ARVALID),
        .m_axi_mm2s_rdata(axi_dma_0_M_AXI_MM2S_RDATA),
        .m_axi_mm2s_rlast(axi_dma_0_M_AXI_MM2S_RLAST),
        .m_axi_mm2s_rready(axi_dma_0_M_AXI_MM2S_RREADY),
        .m_axi_mm2s_rresp(axi_dma_0_M_AXI_MM2S_RRESP),
        .m_axi_mm2s_rvalid(axi_dma_0_M_AXI_MM2S_RVALID),
        .m_axi_s2mm_aclk(processing_system7_0_FCLK_CLK0),
        .m_axi_s2mm_awaddr(axi_dma_0_M_AXI_S2MM_AWADDR),
        .m_axi_s2mm_awburst(axi_dma_0_M_AXI_S2MM_AWBURST),
        .m_axi_s2mm_awcache(axi_dma_0_M_AXI_S2MM_AWCACHE),
        .m_axi_s2mm_awlen(axi_dma_0_M_AXI_S2MM_AWLEN),
        .m_axi_s2mm_awprot(axi_dma_0_M_AXI_S2MM_AWPROT),
        .m_axi_s2mm_awready(axi_dma_0_M_AXI_S2MM_AWREADY),
        .m_axi_s2mm_awsize(axi_dma_0_M_AXI_S2MM_AWSIZE),
        .m_axi_s2mm_awvalid(axi_dma_0_M_AXI_S2MM_AWVALID),
        .m_axi_s2mm_bready(axi_dma_0_M_AXI_S2MM_BREADY),
        .m_axi_s2mm_bresp(axi_dma_0_M_AXI_S2MM_BRESP),
        .m_axi_s2mm_bvalid(axi_dma_0_M_AXI_S2MM_BVALID),
        .m_axi_s2mm_wdata(axi_dma_0_M_AXI_S2MM_WDATA),
        .m_axi_s2mm_wlast(axi_dma_0_M_AXI_S2MM_WLAST),
        .m_axi_s2mm_wready(axi_dma_0_M_AXI_S2MM_WREADY),
        .m_axi_s2mm_wstrb(axi_dma_0_M_AXI_S2MM_WSTRB),
        .m_axi_s2mm_wvalid(axi_dma_0_M_AXI_S2MM_WVALID),
        .m_axis_mm2s_tdata(axi_dma_0_M_AXIS_MM2S1_TDATA),
        .m_axis_mm2s_tkeep(axi_dma_0_M_AXIS_MM2S1_TKEEP),
        .m_axis_mm2s_tlast(axi_dma_0_M_AXIS_MM2S1_TLAST),
        .m_axis_mm2s_tready(axi_dma_0_M_AXIS_MM2S1_TREADY),
        .m_axis_mm2s_tvalid(axi_dma_0_M_AXIS_MM2S1_TVALID),
        .mm2s_introut(axi_dma_0_mm2s_introut),
        .s2mm_introut(axi_dma_0_s2mm_introut),
        .s_axi_lite_aclk(processing_system7_0_FCLK_CLK0),
        .s_axi_lite_araddr(smartconnect_0_M00_AXI_ARADDR),
        .s_axi_lite_arready(smartconnect_0_M00_AXI_ARREADY),
        .s_axi_lite_arvalid(smartconnect_0_M00_AXI_ARVALID),
        .s_axi_lite_awaddr(smartconnect_0_M00_AXI_AWADDR),
        .s_axi_lite_awready(smartconnect_0_M00_AXI_AWREADY),
        .s_axi_lite_awvalid(smartconnect_0_M00_AXI_AWVALID),
        .s_axi_lite_bready(smartconnect_0_M00_AXI_BREADY),
        .s_axi_lite_bresp(smartconnect_0_M00_AXI_BRESP),
        .s_axi_lite_bvalid(smartconnect_0_M00_AXI_BVALID),
        .s_axi_lite_rdata(smartconnect_0_M00_AXI_RDATA),
        .s_axi_lite_rready(smartconnect_0_M00_AXI_RREADY),
        .s_axi_lite_rresp(smartconnect_0_M00_AXI_RRESP),
        .s_axi_lite_rvalid(smartconnect_0_M00_AXI_RVALID),
        .s_axi_lite_wdata(smartconnect_0_M00_AXI_WDATA),
        .s_axi_lite_wready(smartconnect_0_M00_AXI_WREADY),
        .s_axi_lite_wvalid(smartconnect_0_M00_AXI_WVALID),
        .s_axis_s2mm_tdata(axis_data_fifo_0_M_AXIS_TDATA),
        .s_axis_s2mm_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .s_axis_s2mm_tlast(axis_data_fifo_0_M_AXIS_TLAST),
        .s_axis_s2mm_tready(axis_data_fifo_0_M_AXIS_TREADY),
        .s_axis_s2mm_tvalid(axis_data_fifo_0_M_AXIS_TVALID));
  design_1_axi_dma_0_1 axi_dma_1
       (.axi_resetn(processing_system7_0_FCLK_RESET0_N),
        .m_axi_mm2s_aclk(processing_system7_0_FCLK_CLK0),
        .m_axi_mm2s_araddr(axi_dma_1_M_AXI_MM2S_ARADDR),
        .m_axi_mm2s_arburst(axi_dma_1_M_AXI_MM2S_ARBURST),
        .m_axi_mm2s_arcache(axi_dma_1_M_AXI_MM2S_ARCACHE),
        .m_axi_mm2s_arlen(axi_dma_1_M_AXI_MM2S_ARLEN),
        .m_axi_mm2s_arprot(axi_dma_1_M_AXI_MM2S_ARPROT),
        .m_axi_mm2s_arready(axi_dma_1_M_AXI_MM2S_ARREADY),
        .m_axi_mm2s_arsize(axi_dma_1_M_AXI_MM2S_ARSIZE),
        .m_axi_mm2s_arvalid(axi_dma_1_M_AXI_MM2S_ARVALID),
        .m_axi_mm2s_rdata(axi_dma_1_M_AXI_MM2S_RDATA),
        .m_axi_mm2s_rlast(axi_dma_1_M_AXI_MM2S_RLAST),
        .m_axi_mm2s_rready(axi_dma_1_M_AXI_MM2S_RREADY),
        .m_axi_mm2s_rresp(axi_dma_1_M_AXI_MM2S_RRESP),
        .m_axi_mm2s_rvalid(axi_dma_1_M_AXI_MM2S_RVALID),
        .m_axi_s2mm_aclk(processing_system7_0_FCLK_CLK0),
        .m_axi_s2mm_awaddr(axi_dma_1_M_AXI_S2MM_AWADDR),
        .m_axi_s2mm_awburst(axi_dma_1_M_AXI_S2MM_AWBURST),
        .m_axi_s2mm_awcache(axi_dma_1_M_AXI_S2MM_AWCACHE),
        .m_axi_s2mm_awlen(axi_dma_1_M_AXI_S2MM_AWLEN),
        .m_axi_s2mm_awprot(axi_dma_1_M_AXI_S2MM_AWPROT),
        .m_axi_s2mm_awready(axi_dma_1_M_AXI_S2MM_AWREADY),
        .m_axi_s2mm_awsize(axi_dma_1_M_AXI_S2MM_AWSIZE),
        .m_axi_s2mm_awvalid(axi_dma_1_M_AXI_S2MM_AWVALID),
        .m_axi_s2mm_bready(axi_dma_1_M_AXI_S2MM_BREADY),
        .m_axi_s2mm_bresp(axi_dma_1_M_AXI_S2MM_BRESP),
        .m_axi_s2mm_bvalid(axi_dma_1_M_AXI_S2MM_BVALID),
        .m_axi_s2mm_wdata(axi_dma_1_M_AXI_S2MM_WDATA),
        .m_axi_s2mm_wlast(axi_dma_1_M_AXI_S2MM_WLAST),
        .m_axi_s2mm_wready(axi_dma_1_M_AXI_S2MM_WREADY),
        .m_axi_s2mm_wstrb(axi_dma_1_M_AXI_S2MM_WSTRB),
        .m_axi_s2mm_wvalid(axi_dma_1_M_AXI_S2MM_WVALID),
        .m_axis_mm2s_tdata(axi_dma_1_M_AXIS_MM2S_TDATA),
        .m_axis_mm2s_tkeep(axi_dma_1_M_AXIS_MM2S_TKEEP),
        .m_axis_mm2s_tlast(axi_dma_1_M_AXIS_MM2S_TLAST),
        .m_axis_mm2s_tready(axi_dma_1_M_AXIS_MM2S_TREADY),
        .m_axis_mm2s_tvalid(axi_dma_1_M_AXIS_MM2S_TVALID),
        .mm2s_introut(axi_dma_1_mm2s_introut),
        .s2mm_introut(axi_dma_1_s2mm_introut),
        .s_axi_lite_aclk(processing_system7_0_FCLK_CLK0),
        .s_axi_lite_araddr(smartconnect_0_M01_AXI_ARADDR),
        .s_axi_lite_arready(smartconnect_0_M01_AXI_ARREADY),
        .s_axi_lite_arvalid(smartconnect_0_M01_AXI_ARVALID),
        .s_axi_lite_awaddr(smartconnect_0_M01_AXI_AWADDR),
        .s_axi_lite_awready(smartconnect_0_M01_AXI_AWREADY),
        .s_axi_lite_awvalid(smartconnect_0_M01_AXI_AWVALID),
        .s_axi_lite_bready(smartconnect_0_M01_AXI_BREADY),
        .s_axi_lite_bresp(smartconnect_0_M01_AXI_BRESP),
        .s_axi_lite_bvalid(smartconnect_0_M01_AXI_BVALID),
        .s_axi_lite_rdata(smartconnect_0_M01_AXI_RDATA),
        .s_axi_lite_rready(smartconnect_0_M01_AXI_RREADY),
        .s_axi_lite_rresp(smartconnect_0_M01_AXI_RRESP),
        .s_axi_lite_rvalid(smartconnect_0_M01_AXI_RVALID),
        .s_axi_lite_wdata(smartconnect_0_M01_AXI_WDATA),
        .s_axi_lite_wready(smartconnect_0_M01_AXI_WREADY),
        .s_axi_lite_wvalid(smartconnect_0_M01_AXI_WVALID),
        .s_axis_s2mm_tdata(total_link_ctrl_0_m01_axis_TDATA),
        .s_axis_s2mm_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .s_axis_s2mm_tlast(total_link_ctrl_0_m01_axis_TLAST),
        .s_axis_s2mm_tready(total_link_ctrl_0_m01_axis_TREADY),
        .s_axis_s2mm_tvalid(total_link_ctrl_0_m01_axis_TVALID));
  design_1_axi_dma_1_0 axi_dma_2
       (.axi_resetn(processing_system7_0_FCLK_RESET0_N),
        .m_axi_mm2s_aclk(processing_system7_0_FCLK_CLK0),
        .m_axi_mm2s_araddr(axi_dma_2_M_AXI_MM2S_ARADDR),
        .m_axi_mm2s_arburst(axi_dma_2_M_AXI_MM2S_ARBURST),
        .m_axi_mm2s_arcache(axi_dma_2_M_AXI_MM2S_ARCACHE),
        .m_axi_mm2s_arlen(axi_dma_2_M_AXI_MM2S_ARLEN),
        .m_axi_mm2s_arprot(axi_dma_2_M_AXI_MM2S_ARPROT),
        .m_axi_mm2s_arready(axi_dma_2_M_AXI_MM2S_ARREADY),
        .m_axi_mm2s_arsize(axi_dma_2_M_AXI_MM2S_ARSIZE),
        .m_axi_mm2s_arvalid(axi_dma_2_M_AXI_MM2S_ARVALID),
        .m_axi_mm2s_rdata(axi_dma_2_M_AXI_MM2S_RDATA),
        .m_axi_mm2s_rlast(axi_dma_2_M_AXI_MM2S_RLAST),
        .m_axi_mm2s_rready(axi_dma_2_M_AXI_MM2S_RREADY),
        .m_axi_mm2s_rresp(axi_dma_2_M_AXI_MM2S_RRESP),
        .m_axi_mm2s_rvalid(axi_dma_2_M_AXI_MM2S_RVALID),
        .m_axi_s2mm_aclk(processing_system7_0_FCLK_CLK0),
        .m_axi_s2mm_awaddr(axi_dma_2_M_AXI_S2MM_AWADDR),
        .m_axi_s2mm_awburst(axi_dma_2_M_AXI_S2MM_AWBURST),
        .m_axi_s2mm_awcache(axi_dma_2_M_AXI_S2MM_AWCACHE),
        .m_axi_s2mm_awlen(axi_dma_2_M_AXI_S2MM_AWLEN),
        .m_axi_s2mm_awprot(axi_dma_2_M_AXI_S2MM_AWPROT),
        .m_axi_s2mm_awready(axi_dma_2_M_AXI_S2MM_AWREADY),
        .m_axi_s2mm_awsize(axi_dma_2_M_AXI_S2MM_AWSIZE),
        .m_axi_s2mm_awvalid(axi_dma_2_M_AXI_S2MM_AWVALID),
        .m_axi_s2mm_bready(axi_dma_2_M_AXI_S2MM_BREADY),
        .m_axi_s2mm_bresp(axi_dma_2_M_AXI_S2MM_BRESP),
        .m_axi_s2mm_bvalid(axi_dma_2_M_AXI_S2MM_BVALID),
        .m_axi_s2mm_wdata(axi_dma_2_M_AXI_S2MM_WDATA),
        .m_axi_s2mm_wlast(axi_dma_2_M_AXI_S2MM_WLAST),
        .m_axi_s2mm_wready(axi_dma_2_M_AXI_S2MM_WREADY),
        .m_axi_s2mm_wstrb(axi_dma_2_M_AXI_S2MM_WSTRB),
        .m_axi_s2mm_wvalid(axi_dma_2_M_AXI_S2MM_WVALID),
        .m_axis_mm2s_tdata(axi_dma_2_M_AXIS_MM2S_TDATA),
        .m_axis_mm2s_tkeep(axi_dma_2_M_AXIS_MM2S_TKEEP),
        .m_axis_mm2s_tlast(axi_dma_2_M_AXIS_MM2S_TLAST),
        .m_axis_mm2s_tready(axi_dma_2_M_AXIS_MM2S_TREADY),
        .m_axis_mm2s_tvalid(axi_dma_2_M_AXIS_MM2S_TVALID),
        .mm2s_introut(axi_dma_2_mm2s_introut),
        .s2mm_introut(axi_dma_2_s2mm_introut),
        .s_axi_lite_aclk(processing_system7_0_FCLK_CLK0),
        .s_axi_lite_araddr(smartconnect_0_M02_AXI_ARADDR),
        .s_axi_lite_arready(smartconnect_0_M02_AXI_ARREADY),
        .s_axi_lite_arvalid(smartconnect_0_M02_AXI_ARVALID),
        .s_axi_lite_awaddr(smartconnect_0_M02_AXI_AWADDR),
        .s_axi_lite_awready(smartconnect_0_M02_AXI_AWREADY),
        .s_axi_lite_awvalid(smartconnect_0_M02_AXI_AWVALID),
        .s_axi_lite_bready(smartconnect_0_M02_AXI_BREADY),
        .s_axi_lite_bresp(smartconnect_0_M02_AXI_BRESP),
        .s_axi_lite_bvalid(smartconnect_0_M02_AXI_BVALID),
        .s_axi_lite_rdata(smartconnect_0_M02_AXI_RDATA),
        .s_axi_lite_rready(smartconnect_0_M02_AXI_RREADY),
        .s_axi_lite_rresp(smartconnect_0_M02_AXI_RRESP),
        .s_axi_lite_rvalid(smartconnect_0_M02_AXI_RVALID),
        .s_axi_lite_wdata(smartconnect_0_M02_AXI_WDATA),
        .s_axi_lite_wready(smartconnect_0_M02_AXI_WREADY),
        .s_axi_lite_wvalid(smartconnect_0_M02_AXI_WVALID),
        .s_axis_s2mm_tdata(total_link_ctrl_0_m02_axis_TDATA),
        .s_axis_s2mm_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .s_axis_s2mm_tlast(total_link_ctrl_0_m02_axis_TLAST),
        .s_axis_s2mm_tready(total_link_ctrl_0_m02_axis_TREADY),
        .s_axis_s2mm_tvalid(total_link_ctrl_0_m02_axis_TVALID));
  design_1_axi_dma_2_0 axi_dma_3
       (.axi_resetn(processing_system7_0_FCLK_RESET0_N),
        .m_axi_mm2s_aclk(processing_system7_0_FCLK_CLK0),
        .m_axi_mm2s_araddr(axi_dma_3_M_AXI_MM2S_ARADDR),
        .m_axi_mm2s_arburst(axi_dma_3_M_AXI_MM2S_ARBURST),
        .m_axi_mm2s_arcache(axi_dma_3_M_AXI_MM2S_ARCACHE),
        .m_axi_mm2s_arlen(axi_dma_3_M_AXI_MM2S_ARLEN),
        .m_axi_mm2s_arprot(axi_dma_3_M_AXI_MM2S_ARPROT),
        .m_axi_mm2s_arready(axi_dma_3_M_AXI_MM2S_ARREADY),
        .m_axi_mm2s_arsize(axi_dma_3_M_AXI_MM2S_ARSIZE),
        .m_axi_mm2s_arvalid(axi_dma_3_M_AXI_MM2S_ARVALID),
        .m_axi_mm2s_rdata(axi_dma_3_M_AXI_MM2S_RDATA),
        .m_axi_mm2s_rlast(axi_dma_3_M_AXI_MM2S_RLAST),
        .m_axi_mm2s_rready(axi_dma_3_M_AXI_MM2S_RREADY),
        .m_axi_mm2s_rresp(axi_dma_3_M_AXI_MM2S_RRESP),
        .m_axi_mm2s_rvalid(axi_dma_3_M_AXI_MM2S_RVALID),
        .m_axi_s2mm_aclk(processing_system7_0_FCLK_CLK0),
        .m_axi_s2mm_awaddr(axi_dma_3_M_AXI_S2MM_AWADDR),
        .m_axi_s2mm_awburst(axi_dma_3_M_AXI_S2MM_AWBURST),
        .m_axi_s2mm_awcache(axi_dma_3_M_AXI_S2MM_AWCACHE),
        .m_axi_s2mm_awlen(axi_dma_3_M_AXI_S2MM_AWLEN),
        .m_axi_s2mm_awprot(axi_dma_3_M_AXI_S2MM_AWPROT),
        .m_axi_s2mm_awready(axi_dma_3_M_AXI_S2MM_AWREADY),
        .m_axi_s2mm_awsize(axi_dma_3_M_AXI_S2MM_AWSIZE),
        .m_axi_s2mm_awvalid(axi_dma_3_M_AXI_S2MM_AWVALID),
        .m_axi_s2mm_bready(axi_dma_3_M_AXI_S2MM_BREADY),
        .m_axi_s2mm_bresp(axi_dma_3_M_AXI_S2MM_BRESP),
        .m_axi_s2mm_bvalid(axi_dma_3_M_AXI_S2MM_BVALID),
        .m_axi_s2mm_wdata(axi_dma_3_M_AXI_S2MM_WDATA),
        .m_axi_s2mm_wlast(axi_dma_3_M_AXI_S2MM_WLAST),
        .m_axi_s2mm_wready(axi_dma_3_M_AXI_S2MM_WREADY),
        .m_axi_s2mm_wstrb(axi_dma_3_M_AXI_S2MM_WSTRB),
        .m_axi_s2mm_wvalid(axi_dma_3_M_AXI_S2MM_WVALID),
        .m_axis_mm2s_tdata(axi_dma_3_M_AXIS_MM2S_TDATA),
        .m_axis_mm2s_tkeep(axi_dma_3_M_AXIS_MM2S_TKEEP),
        .m_axis_mm2s_tlast(axi_dma_3_M_AXIS_MM2S_TLAST),
        .m_axis_mm2s_tready(axi_dma_3_M_AXIS_MM2S_TREADY),
        .m_axis_mm2s_tvalid(axi_dma_3_M_AXIS_MM2S_TVALID),
        .mm2s_introut(axi_dma_3_mm2s_introut),
        .s2mm_introut(axi_dma_3_s2mm_introut),
        .s_axi_lite_aclk(processing_system7_0_FCLK_CLK0),
        .s_axi_lite_araddr(smartconnect_0_M03_AXI_ARADDR),
        .s_axi_lite_arready(smartconnect_0_M03_AXI_ARREADY),
        .s_axi_lite_arvalid(smartconnect_0_M03_AXI_ARVALID),
        .s_axi_lite_awaddr(smartconnect_0_M03_AXI_AWADDR),
        .s_axi_lite_awready(smartconnect_0_M03_AXI_AWREADY),
        .s_axi_lite_awvalid(smartconnect_0_M03_AXI_AWVALID),
        .s_axi_lite_bready(smartconnect_0_M03_AXI_BREADY),
        .s_axi_lite_bresp(smartconnect_0_M03_AXI_BRESP),
        .s_axi_lite_bvalid(smartconnect_0_M03_AXI_BVALID),
        .s_axi_lite_rdata(smartconnect_0_M03_AXI_RDATA),
        .s_axi_lite_rready(smartconnect_0_M03_AXI_RREADY),
        .s_axi_lite_rresp(smartconnect_0_M03_AXI_RRESP),
        .s_axi_lite_rvalid(smartconnect_0_M03_AXI_RVALID),
        .s_axi_lite_wdata(smartconnect_0_M03_AXI_WDATA),
        .s_axi_lite_wready(smartconnect_0_M03_AXI_WREADY),
        .s_axi_lite_wvalid(smartconnect_0_M03_AXI_WVALID),
        .s_axis_s2mm_tdata(total_link_ctrl_0_m03_axis_TDATA),
        .s_axis_s2mm_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .s_axis_s2mm_tlast(total_link_ctrl_0_m03_axis_TLAST),
        .s_axis_s2mm_tready(total_link_ctrl_0_m03_axis_TREADY),
        .s_axis_s2mm_tvalid(total_link_ctrl_0_m03_axis_TVALID));
  design_1_axi_smc_0 axi_smc
       (.M00_AXI_araddr(axi_smc_M00_AXI_ARADDR),
        .M00_AXI_arburst(axi_smc_M00_AXI_ARBURST),
        .M00_AXI_arcache(axi_smc_M00_AXI_ARCACHE),
        .M00_AXI_arlen(axi_smc_M00_AXI_ARLEN),
        .M00_AXI_arlock(axi_smc_M00_AXI_ARLOCK),
        .M00_AXI_arprot(axi_smc_M00_AXI_ARPROT),
        .M00_AXI_arqos(axi_smc_M00_AXI_ARQOS),
        .M00_AXI_arready(axi_smc_M00_AXI_ARREADY),
        .M00_AXI_arsize(axi_smc_M00_AXI_ARSIZE),
        .M00_AXI_arvalid(axi_smc_M00_AXI_ARVALID),
        .M00_AXI_awaddr(axi_smc_M00_AXI_AWADDR),
        .M00_AXI_awburst(axi_smc_M00_AXI_AWBURST),
        .M00_AXI_awcache(axi_smc_M00_AXI_AWCACHE),
        .M00_AXI_awlen(axi_smc_M00_AXI_AWLEN),
        .M00_AXI_awlock(axi_smc_M00_AXI_AWLOCK),
        .M00_AXI_awprot(axi_smc_M00_AXI_AWPROT),
        .M00_AXI_awqos(axi_smc_M00_AXI_AWQOS),
        .M00_AXI_awready(axi_smc_M00_AXI_AWREADY),
        .M00_AXI_awsize(axi_smc_M00_AXI_AWSIZE),
        .M00_AXI_awvalid(axi_smc_M00_AXI_AWVALID),
        .M00_AXI_bready(axi_smc_M00_AXI_BREADY),
        .M00_AXI_bresp(axi_smc_M00_AXI_BRESP),
        .M00_AXI_bvalid(axi_smc_M00_AXI_BVALID),
        .M00_AXI_rdata(axi_smc_M00_AXI_RDATA),
        .M00_AXI_rlast(axi_smc_M00_AXI_RLAST),
        .M00_AXI_rready(axi_smc_M00_AXI_RREADY),
        .M00_AXI_rresp(axi_smc_M00_AXI_RRESP),
        .M00_AXI_rvalid(axi_smc_M00_AXI_RVALID),
        .M00_AXI_wdata(axi_smc_M00_AXI_WDATA),
        .M00_AXI_wlast(axi_smc_M00_AXI_WLAST),
        .M00_AXI_wready(axi_smc_M00_AXI_WREADY),
        .M00_AXI_wstrb(axi_smc_M00_AXI_WSTRB),
        .M00_AXI_wvalid(axi_smc_M00_AXI_WVALID),
        .S00_AXI_araddr(axi_dma_0_M_AXI_MM2S_ARADDR),
        .S00_AXI_arburst(axi_dma_0_M_AXI_MM2S_ARBURST),
        .S00_AXI_arcache(axi_dma_0_M_AXI_MM2S_ARCACHE),
        .S00_AXI_arlen(axi_dma_0_M_AXI_MM2S_ARLEN),
        .S00_AXI_arlock(1'b0),
        .S00_AXI_arprot(axi_dma_0_M_AXI_MM2S_ARPROT),
        .S00_AXI_arqos({1'b0,1'b0,1'b0,1'b0}),
        .S00_AXI_arready(axi_dma_0_M_AXI_MM2S_ARREADY),
        .S00_AXI_arsize(axi_dma_0_M_AXI_MM2S_ARSIZE),
        .S00_AXI_arvalid(axi_dma_0_M_AXI_MM2S_ARVALID),
        .S00_AXI_rdata(axi_dma_0_M_AXI_MM2S_RDATA),
        .S00_AXI_rlast(axi_dma_0_M_AXI_MM2S_RLAST),
        .S00_AXI_rready(axi_dma_0_M_AXI_MM2S_RREADY),
        .S00_AXI_rresp(axi_dma_0_M_AXI_MM2S_RRESP),
        .S00_AXI_rvalid(axi_dma_0_M_AXI_MM2S_RVALID),
        .S01_AXI_awaddr(axi_dma_0_M_AXI_S2MM_AWADDR),
        .S01_AXI_awburst(axi_dma_0_M_AXI_S2MM_AWBURST),
        .S01_AXI_awcache(axi_dma_0_M_AXI_S2MM_AWCACHE),
        .S01_AXI_awlen(axi_dma_0_M_AXI_S2MM_AWLEN),
        .S01_AXI_awlock(1'b0),
        .S01_AXI_awprot(axi_dma_0_M_AXI_S2MM_AWPROT),
        .S01_AXI_awqos({1'b0,1'b0,1'b0,1'b0}),
        .S01_AXI_awready(axi_dma_0_M_AXI_S2MM_AWREADY),
        .S01_AXI_awsize(axi_dma_0_M_AXI_S2MM_AWSIZE),
        .S01_AXI_awvalid(axi_dma_0_M_AXI_S2MM_AWVALID),
        .S01_AXI_bready(axi_dma_0_M_AXI_S2MM_BREADY),
        .S01_AXI_bresp(axi_dma_0_M_AXI_S2MM_BRESP),
        .S01_AXI_bvalid(axi_dma_0_M_AXI_S2MM_BVALID),
        .S01_AXI_wdata(axi_dma_0_M_AXI_S2MM_WDATA),
        .S01_AXI_wlast(axi_dma_0_M_AXI_S2MM_WLAST),
        .S01_AXI_wready(axi_dma_0_M_AXI_S2MM_WREADY),
        .S01_AXI_wstrb(axi_dma_0_M_AXI_S2MM_WSTRB),
        .S01_AXI_wvalid(axi_dma_0_M_AXI_S2MM_WVALID),
        .S02_AXI_araddr(axi_dma_1_M_AXI_MM2S_ARADDR),
        .S02_AXI_arburst(axi_dma_1_M_AXI_MM2S_ARBURST),
        .S02_AXI_arcache(axi_dma_1_M_AXI_MM2S_ARCACHE),
        .S02_AXI_arlen(axi_dma_1_M_AXI_MM2S_ARLEN),
        .S02_AXI_arlock(1'b0),
        .S02_AXI_arprot(axi_dma_1_M_AXI_MM2S_ARPROT),
        .S02_AXI_arqos({1'b0,1'b0,1'b0,1'b0}),
        .S02_AXI_arready(axi_dma_1_M_AXI_MM2S_ARREADY),
        .S02_AXI_arsize(axi_dma_1_M_AXI_MM2S_ARSIZE),
        .S02_AXI_arvalid(axi_dma_1_M_AXI_MM2S_ARVALID),
        .S02_AXI_rdata(axi_dma_1_M_AXI_MM2S_RDATA),
        .S02_AXI_rlast(axi_dma_1_M_AXI_MM2S_RLAST),
        .S02_AXI_rready(axi_dma_1_M_AXI_MM2S_RREADY),
        .S02_AXI_rresp(axi_dma_1_M_AXI_MM2S_RRESP),
        .S02_AXI_rvalid(axi_dma_1_M_AXI_MM2S_RVALID),
        .S03_AXI_awaddr(axi_dma_1_M_AXI_S2MM_AWADDR),
        .S03_AXI_awburst(axi_dma_1_M_AXI_S2MM_AWBURST),
        .S03_AXI_awcache(axi_dma_1_M_AXI_S2MM_AWCACHE),
        .S03_AXI_awlen(axi_dma_1_M_AXI_S2MM_AWLEN),
        .S03_AXI_awlock(1'b0),
        .S03_AXI_awprot(axi_dma_1_M_AXI_S2MM_AWPROT),
        .S03_AXI_awqos({1'b0,1'b0,1'b0,1'b0}),
        .S03_AXI_awready(axi_dma_1_M_AXI_S2MM_AWREADY),
        .S03_AXI_awsize(axi_dma_1_M_AXI_S2MM_AWSIZE),
        .S03_AXI_awvalid(axi_dma_1_M_AXI_S2MM_AWVALID),
        .S03_AXI_bready(axi_dma_1_M_AXI_S2MM_BREADY),
        .S03_AXI_bresp(axi_dma_1_M_AXI_S2MM_BRESP),
        .S03_AXI_bvalid(axi_dma_1_M_AXI_S2MM_BVALID),
        .S03_AXI_wdata(axi_dma_1_M_AXI_S2MM_WDATA),
        .S03_AXI_wlast(axi_dma_1_M_AXI_S2MM_WLAST),
        .S03_AXI_wready(axi_dma_1_M_AXI_S2MM_WREADY),
        .S03_AXI_wstrb(axi_dma_1_M_AXI_S2MM_WSTRB),
        .S03_AXI_wvalid(axi_dma_1_M_AXI_S2MM_WVALID),
        .S04_AXI_araddr(axi_dma_2_M_AXI_MM2S_ARADDR),
        .S04_AXI_arburst(axi_dma_2_M_AXI_MM2S_ARBURST),
        .S04_AXI_arcache(axi_dma_2_M_AXI_MM2S_ARCACHE),
        .S04_AXI_arlen(axi_dma_2_M_AXI_MM2S_ARLEN),
        .S04_AXI_arlock(1'b0),
        .S04_AXI_arprot(axi_dma_2_M_AXI_MM2S_ARPROT),
        .S04_AXI_arqos({1'b0,1'b0,1'b0,1'b0}),
        .S04_AXI_arready(axi_dma_2_M_AXI_MM2S_ARREADY),
        .S04_AXI_arsize(axi_dma_2_M_AXI_MM2S_ARSIZE),
        .S04_AXI_arvalid(axi_dma_2_M_AXI_MM2S_ARVALID),
        .S04_AXI_rdata(axi_dma_2_M_AXI_MM2S_RDATA),
        .S04_AXI_rlast(axi_dma_2_M_AXI_MM2S_RLAST),
        .S04_AXI_rready(axi_dma_2_M_AXI_MM2S_RREADY),
        .S04_AXI_rresp(axi_dma_2_M_AXI_MM2S_RRESP),
        .S04_AXI_rvalid(axi_dma_2_M_AXI_MM2S_RVALID),
        .S05_AXI_awaddr(axi_dma_2_M_AXI_S2MM_AWADDR),
        .S05_AXI_awburst(axi_dma_2_M_AXI_S2MM_AWBURST),
        .S05_AXI_awcache(axi_dma_2_M_AXI_S2MM_AWCACHE),
        .S05_AXI_awlen(axi_dma_2_M_AXI_S2MM_AWLEN),
        .S05_AXI_awlock(1'b0),
        .S05_AXI_awprot(axi_dma_2_M_AXI_S2MM_AWPROT),
        .S05_AXI_awqos({1'b0,1'b0,1'b0,1'b0}),
        .S05_AXI_awready(axi_dma_2_M_AXI_S2MM_AWREADY),
        .S05_AXI_awsize(axi_dma_2_M_AXI_S2MM_AWSIZE),
        .S05_AXI_awvalid(axi_dma_2_M_AXI_S2MM_AWVALID),
        .S05_AXI_bready(axi_dma_2_M_AXI_S2MM_BREADY),
        .S05_AXI_bresp(axi_dma_2_M_AXI_S2MM_BRESP),
        .S05_AXI_bvalid(axi_dma_2_M_AXI_S2MM_BVALID),
        .S05_AXI_wdata(axi_dma_2_M_AXI_S2MM_WDATA),
        .S05_AXI_wlast(axi_dma_2_M_AXI_S2MM_WLAST),
        .S05_AXI_wready(axi_dma_2_M_AXI_S2MM_WREADY),
        .S05_AXI_wstrb(axi_dma_2_M_AXI_S2MM_WSTRB),
        .S05_AXI_wvalid(axi_dma_2_M_AXI_S2MM_WVALID),
        .S06_AXI_araddr(axi_dma_3_M_AXI_MM2S_ARADDR),
        .S06_AXI_arburst(axi_dma_3_M_AXI_MM2S_ARBURST),
        .S06_AXI_arcache(axi_dma_3_M_AXI_MM2S_ARCACHE),
        .S06_AXI_arlen(axi_dma_3_M_AXI_MM2S_ARLEN),
        .S06_AXI_arlock(1'b0),
        .S06_AXI_arprot(axi_dma_3_M_AXI_MM2S_ARPROT),
        .S06_AXI_arqos({1'b0,1'b0,1'b0,1'b0}),
        .S06_AXI_arready(axi_dma_3_M_AXI_MM2S_ARREADY),
        .S06_AXI_arsize(axi_dma_3_M_AXI_MM2S_ARSIZE),
        .S06_AXI_arvalid(axi_dma_3_M_AXI_MM2S_ARVALID),
        .S06_AXI_rdata(axi_dma_3_M_AXI_MM2S_RDATA),
        .S06_AXI_rlast(axi_dma_3_M_AXI_MM2S_RLAST),
        .S06_AXI_rready(axi_dma_3_M_AXI_MM2S_RREADY),
        .S06_AXI_rresp(axi_dma_3_M_AXI_MM2S_RRESP),
        .S06_AXI_rvalid(axi_dma_3_M_AXI_MM2S_RVALID),
        .S07_AXI_awaddr(axi_dma_3_M_AXI_S2MM_AWADDR),
        .S07_AXI_awburst(axi_dma_3_M_AXI_S2MM_AWBURST),
        .S07_AXI_awcache(axi_dma_3_M_AXI_S2MM_AWCACHE),
        .S07_AXI_awlen(axi_dma_3_M_AXI_S2MM_AWLEN),
        .S07_AXI_awlock(1'b0),
        .S07_AXI_awprot(axi_dma_3_M_AXI_S2MM_AWPROT),
        .S07_AXI_awqos({1'b0,1'b0,1'b0,1'b0}),
        .S07_AXI_awready(axi_dma_3_M_AXI_S2MM_AWREADY),
        .S07_AXI_awsize(axi_dma_3_M_AXI_S2MM_AWSIZE),
        .S07_AXI_awvalid(axi_dma_3_M_AXI_S2MM_AWVALID),
        .S07_AXI_bready(axi_dma_3_M_AXI_S2MM_BREADY),
        .S07_AXI_bresp(axi_dma_3_M_AXI_S2MM_BRESP),
        .S07_AXI_bvalid(axi_dma_3_M_AXI_S2MM_BVALID),
        .S07_AXI_wdata(axi_dma_3_M_AXI_S2MM_WDATA),
        .S07_AXI_wlast(axi_dma_3_M_AXI_S2MM_WLAST),
        .S07_AXI_wready(axi_dma_3_M_AXI_S2MM_WREADY),
        .S07_AXI_wstrb(axi_dma_3_M_AXI_S2MM_WSTRB),
        .S07_AXI_wvalid(axi_dma_3_M_AXI_S2MM_WVALID),
        .aclk(processing_system7_0_FCLK_CLK0),
        .aresetn(processing_system7_0_FCLK_RESET0_N));
  design_1_axis_data_fifo_0_0 axis_data_fifo_0
       (.m_axis_tdata(axis_data_fifo_0_M_AXIS_TDATA),
        .m_axis_tlast(axis_data_fifo_0_M_AXIS_TLAST),
        .m_axis_tready(axis_data_fifo_0_M_AXIS_TREADY),
        .m_axis_tvalid(axis_data_fifo_0_M_AXIS_TVALID),
        .s_axis_aclk(processing_system7_0_FCLK_CLK0),
        .s_axis_aresetn(processing_system7_0_FCLK_RESET0_N),
        .s_axis_tdata(axi_dma_0_M_AXIS_MM2S_TDATA),
        .s_axis_tlast(axi_dma_0_M_AXIS_MM2S_TLAST),
        .s_axis_tready(axi_dma_0_M_AXIS_MM2S_TREADY),
        .s_axis_tvalid(axi_dma_0_M_AXIS_MM2S_TVALID));
  link7_imp_6D7VH2 link7
       (.channel(link0_channel),
        .clk_100M(processing_system7_0_FCLK_CLK0),
        .data_in(data_in_1),
        .data_out(link0_data_out1),
        .data_out_1(link0_data_out_1),
        .link(total_link_ctrl_0_link7),
        .link_err(link0_link_err),
        .reset_n(processing_system7_0_FCLK_RESET0_N1));
  design_1_axi_gpio_8_0 link_err
       (.gpio_io_i(total_link_ctrl_0_link_err),
        .s_axi_aclk(processing_system7_0_FCLK_CLK0),
        .s_axi_araddr(smartconnect_0_M04_AXI_ARADDR),
        .s_axi_aresetn(processing_system7_0_FCLK_RESET0_N),
        .s_axi_arready(smartconnect_0_M04_AXI_ARREADY),
        .s_axi_arvalid(smartconnect_0_M04_AXI_ARVALID),
        .s_axi_awaddr(smartconnect_0_M04_AXI_AWADDR),
        .s_axi_awready(smartconnect_0_M04_AXI_AWREADY),
        .s_axi_awvalid(smartconnect_0_M04_AXI_AWVALID),
        .s_axi_bready(smartconnect_0_M04_AXI_BREADY),
        .s_axi_bresp(smartconnect_0_M04_AXI_BRESP),
        .s_axi_bvalid(smartconnect_0_M04_AXI_BVALID),
        .s_axi_rdata(smartconnect_0_M04_AXI_RDATA),
        .s_axi_rready(smartconnect_0_M04_AXI_RREADY),
        .s_axi_rresp(smartconnect_0_M04_AXI_RRESP),
        .s_axi_rvalid(smartconnect_0_M04_AXI_RVALID),
        .s_axi_wdata(smartconnect_0_M04_AXI_WDATA),
        .s_axi_wready(smartconnect_0_M04_AXI_WREADY),
        .s_axi_wstrb(smartconnect_0_M04_AXI_WSTRB),
        .s_axi_wvalid(smartconnect_0_M04_AXI_WVALID));
  design_1_proc_sys_reset_0_0 proc_sys_reset_0
       (.aux_reset_in(1'b1),
        .dcm_locked(1'b1),
        .ext_reset_in(processing_system7_0_FCLK_RESET0_N1),
        .mb_debug_sys_rst(1'b0),
        .peripheral_aresetn(processing_system7_0_FCLK_RESET0_N),
        .slowest_sync_clk(processing_system7_0_FCLK_CLK0));
  (* BMM_INFO_PROCESSOR = "arm > design_1 axi_bram_ctrl_index_0 design_1 axi_bram_ctrl_index_1 design_1 axi_bram_ctrl_index_2 design_1 axi_bram_ctrl_index_3 design_1 axi_bram_ctrl_result_0 design_1 axi_bram_ctrl_result_1 design_1 axi_bram_ctrl_result_2 design_1 axi_bram_ctrl_result_3" *) 
  (* KEEP_HIERARCHY = "yes" *) 
  design_1_processing_system7_0_0 processing_system7_0
       (.DDR_Addr(DDR_addr[14:0]),
        .DDR_BankAddr(DDR_ba[2:0]),
        .DDR_CAS_n(DDR_cas_n),
        .DDR_CKE(DDR_cke),
        .DDR_CS_n(DDR_cs_n),
        .DDR_Clk(DDR_ck_p),
        .DDR_Clk_n(DDR_ck_n),
        .DDR_DM(DDR_dm[3:0]),
        .DDR_DQ(DDR_dq[31:0]),
        .DDR_DQS(DDR_dqs_p[3:0]),
        .DDR_DQS_n(DDR_dqs_n[3:0]),
        .DDR_DRSTB(DDR_reset_n),
        .DDR_ODT(DDR_odt),
        .DDR_RAS_n(DDR_ras_n),
        .DDR_VRN(FIXED_IO_ddr_vrn),
        .DDR_VRP(FIXED_IO_ddr_vrp),
        .DDR_WEB(DDR_we_n),
        .FCLK_CLK0(processing_system7_0_FCLK_CLK0),
        .FCLK_RESET0_N(processing_system7_0_FCLK_RESET0_N1),
        .IRQ_F2P(xlconcat_0_dout),
        .MIO(FIXED_IO_mio[53:0]),
        .M_AXI_GP0_ACLK(processing_system7_0_FCLK_CLK0),
        .M_AXI_GP0_ARADDR(processing_system7_0_M_AXI_GP0_ARADDR),
        .M_AXI_GP0_ARBURST(processing_system7_0_M_AXI_GP0_ARBURST),
        .M_AXI_GP0_ARCACHE(processing_system7_0_M_AXI_GP0_ARCACHE),
        .M_AXI_GP0_ARID(processing_system7_0_M_AXI_GP0_ARID),
        .M_AXI_GP0_ARLEN(processing_system7_0_M_AXI_GP0_ARLEN),
        .M_AXI_GP0_ARLOCK(processing_system7_0_M_AXI_GP0_ARLOCK),
        .M_AXI_GP0_ARPROT(processing_system7_0_M_AXI_GP0_ARPROT),
        .M_AXI_GP0_ARQOS(processing_system7_0_M_AXI_GP0_ARQOS),
        .M_AXI_GP0_ARREADY(processing_system7_0_M_AXI_GP0_ARREADY),
        .M_AXI_GP0_ARSIZE(processing_system7_0_M_AXI_GP0_ARSIZE),
        .M_AXI_GP0_ARVALID(processing_system7_0_M_AXI_GP0_ARVALID),
        .M_AXI_GP0_AWADDR(processing_system7_0_M_AXI_GP0_AWADDR),
        .M_AXI_GP0_AWBURST(processing_system7_0_M_AXI_GP0_AWBURST),
        .M_AXI_GP0_AWCACHE(processing_system7_0_M_AXI_GP0_AWCACHE),
        .M_AXI_GP0_AWID(processing_system7_0_M_AXI_GP0_AWID),
        .M_AXI_GP0_AWLEN(processing_system7_0_M_AXI_GP0_AWLEN),
        .M_AXI_GP0_AWLOCK(processing_system7_0_M_AXI_GP0_AWLOCK),
        .M_AXI_GP0_AWPROT(processing_system7_0_M_AXI_GP0_AWPROT),
        .M_AXI_GP0_AWQOS(processing_system7_0_M_AXI_GP0_AWQOS),
        .M_AXI_GP0_AWREADY(processing_system7_0_M_AXI_GP0_AWREADY),
        .M_AXI_GP0_AWSIZE(processing_system7_0_M_AXI_GP0_AWSIZE),
        .M_AXI_GP0_AWVALID(processing_system7_0_M_AXI_GP0_AWVALID),
        .M_AXI_GP0_BID(processing_system7_0_M_AXI_GP0_BID),
        .M_AXI_GP0_BREADY(processing_system7_0_M_AXI_GP0_BREADY),
        .M_AXI_GP0_BRESP(processing_system7_0_M_AXI_GP0_BRESP),
        .M_AXI_GP0_BVALID(processing_system7_0_M_AXI_GP0_BVALID),
        .M_AXI_GP0_RDATA(processing_system7_0_M_AXI_GP0_RDATA),
        .M_AXI_GP0_RID(processing_system7_0_M_AXI_GP0_RID),
        .M_AXI_GP0_RLAST(processing_system7_0_M_AXI_GP0_RLAST),
        .M_AXI_GP0_RREADY(processing_system7_0_M_AXI_GP0_RREADY),
        .M_AXI_GP0_RRESP(processing_system7_0_M_AXI_GP0_RRESP),
        .M_AXI_GP0_RVALID(processing_system7_0_M_AXI_GP0_RVALID),
        .M_AXI_GP0_WDATA(processing_system7_0_M_AXI_GP0_WDATA),
        .M_AXI_GP0_WID(processing_system7_0_M_AXI_GP0_WID),
        .M_AXI_GP0_WLAST(processing_system7_0_M_AXI_GP0_WLAST),
        .M_AXI_GP0_WREADY(processing_system7_0_M_AXI_GP0_WREADY),
        .M_AXI_GP0_WSTRB(processing_system7_0_M_AXI_GP0_WSTRB),
        .M_AXI_GP0_WVALID(processing_system7_0_M_AXI_GP0_WVALID),
        .PS_CLK(FIXED_IO_ps_clk),
        .PS_PORB(FIXED_IO_ps_porb),
        .PS_SRSTB(FIXED_IO_ps_srstb),
        .S_AXI_HP0_ACLK(processing_system7_0_FCLK_CLK0),
        .S_AXI_HP0_ARADDR(axi_smc_M00_AXI_ARADDR),
        .S_AXI_HP0_ARBURST(axi_smc_M00_AXI_ARBURST),
        .S_AXI_HP0_ARCACHE(axi_smc_M00_AXI_ARCACHE),
        .S_AXI_HP0_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARLEN(axi_smc_M00_AXI_ARLEN),
        .S_AXI_HP0_ARLOCK(axi_smc_M00_AXI_ARLOCK),
        .S_AXI_HP0_ARPROT(axi_smc_M00_AXI_ARPROT),
        .S_AXI_HP0_ARQOS(axi_smc_M00_AXI_ARQOS),
        .S_AXI_HP0_ARREADY(axi_smc_M00_AXI_ARREADY),
        .S_AXI_HP0_ARSIZE(axi_smc_M00_AXI_ARSIZE),
        .S_AXI_HP0_ARVALID(axi_smc_M00_AXI_ARVALID),
        .S_AXI_HP0_AWADDR(axi_smc_M00_AXI_AWADDR),
        .S_AXI_HP0_AWBURST(axi_smc_M00_AXI_AWBURST),
        .S_AXI_HP0_AWCACHE(axi_smc_M00_AXI_AWCACHE),
        .S_AXI_HP0_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWLEN(axi_smc_M00_AXI_AWLEN),
        .S_AXI_HP0_AWLOCK(axi_smc_M00_AXI_AWLOCK),
        .S_AXI_HP0_AWPROT(axi_smc_M00_AXI_AWPROT),
        .S_AXI_HP0_AWQOS(axi_smc_M00_AXI_AWQOS),
        .S_AXI_HP0_AWREADY(axi_smc_M00_AXI_AWREADY),
        .S_AXI_HP0_AWSIZE(axi_smc_M00_AXI_AWSIZE),
        .S_AXI_HP0_AWVALID(axi_smc_M00_AXI_AWVALID),
        .S_AXI_HP0_BREADY(axi_smc_M00_AXI_BREADY),
        .S_AXI_HP0_BRESP(axi_smc_M00_AXI_BRESP),
        .S_AXI_HP0_BVALID(axi_smc_M00_AXI_BVALID),
        .S_AXI_HP0_RDATA(axi_smc_M00_AXI_RDATA),
        .S_AXI_HP0_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP0_RLAST(axi_smc_M00_AXI_RLAST),
        .S_AXI_HP0_RREADY(axi_smc_M00_AXI_RREADY),
        .S_AXI_HP0_RRESP(axi_smc_M00_AXI_RRESP),
        .S_AXI_HP0_RVALID(axi_smc_M00_AXI_RVALID),
        .S_AXI_HP0_WDATA(axi_smc_M00_AXI_WDATA),
        .S_AXI_HP0_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_WLAST(axi_smc_M00_AXI_WLAST),
        .S_AXI_HP0_WREADY(axi_smc_M00_AXI_WREADY),
        .S_AXI_HP0_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP0_WSTRB(axi_smc_M00_AXI_WSTRB),
        .S_AXI_HP0_WVALID(axi_smc_M00_AXI_WVALID),
        .USB0_VBUS_PWRFAULT(1'b0));
  design_1_smartconnect_0_0 smartconnect_0
       (.M00_AXI_araddr(smartconnect_0_M00_AXI_ARADDR),
        .M00_AXI_arready(smartconnect_0_M00_AXI_ARREADY),
        .M00_AXI_arvalid(smartconnect_0_M00_AXI_ARVALID),
        .M00_AXI_awaddr(smartconnect_0_M00_AXI_AWADDR),
        .M00_AXI_awready(smartconnect_0_M00_AXI_AWREADY),
        .M00_AXI_awvalid(smartconnect_0_M00_AXI_AWVALID),
        .M00_AXI_bready(smartconnect_0_M00_AXI_BREADY),
        .M00_AXI_bresp(smartconnect_0_M00_AXI_BRESP),
        .M00_AXI_bvalid(smartconnect_0_M00_AXI_BVALID),
        .M00_AXI_rdata(smartconnect_0_M00_AXI_RDATA),
        .M00_AXI_rready(smartconnect_0_M00_AXI_RREADY),
        .M00_AXI_rresp(smartconnect_0_M00_AXI_RRESP),
        .M00_AXI_rvalid(smartconnect_0_M00_AXI_RVALID),
        .M00_AXI_wdata(smartconnect_0_M00_AXI_WDATA),
        .M00_AXI_wready(smartconnect_0_M00_AXI_WREADY),
        .M00_AXI_wvalid(smartconnect_0_M00_AXI_WVALID),
        .M01_AXI_araddr(smartconnect_0_M01_AXI_ARADDR),
        .M01_AXI_arready(smartconnect_0_M01_AXI_ARREADY),
        .M01_AXI_arvalid(smartconnect_0_M01_AXI_ARVALID),
        .M01_AXI_awaddr(smartconnect_0_M01_AXI_AWADDR),
        .M01_AXI_awready(smartconnect_0_M01_AXI_AWREADY),
        .M01_AXI_awvalid(smartconnect_0_M01_AXI_AWVALID),
        .M01_AXI_bready(smartconnect_0_M01_AXI_BREADY),
        .M01_AXI_bresp(smartconnect_0_M01_AXI_BRESP),
        .M01_AXI_bvalid(smartconnect_0_M01_AXI_BVALID),
        .M01_AXI_rdata(smartconnect_0_M01_AXI_RDATA),
        .M01_AXI_rready(smartconnect_0_M01_AXI_RREADY),
        .M01_AXI_rresp(smartconnect_0_M01_AXI_RRESP),
        .M01_AXI_rvalid(smartconnect_0_M01_AXI_RVALID),
        .M01_AXI_wdata(smartconnect_0_M01_AXI_WDATA),
        .M01_AXI_wready(smartconnect_0_M01_AXI_WREADY),
        .M01_AXI_wvalid(smartconnect_0_M01_AXI_WVALID),
        .M02_AXI_araddr(smartconnect_0_M02_AXI_ARADDR),
        .M02_AXI_arready(smartconnect_0_M02_AXI_ARREADY),
        .M02_AXI_arvalid(smartconnect_0_M02_AXI_ARVALID),
        .M02_AXI_awaddr(smartconnect_0_M02_AXI_AWADDR),
        .M02_AXI_awready(smartconnect_0_M02_AXI_AWREADY),
        .M02_AXI_awvalid(smartconnect_0_M02_AXI_AWVALID),
        .M02_AXI_bready(smartconnect_0_M02_AXI_BREADY),
        .M02_AXI_bresp(smartconnect_0_M02_AXI_BRESP),
        .M02_AXI_bvalid(smartconnect_0_M02_AXI_BVALID),
        .M02_AXI_rdata(smartconnect_0_M02_AXI_RDATA),
        .M02_AXI_rready(smartconnect_0_M02_AXI_RREADY),
        .M02_AXI_rresp(smartconnect_0_M02_AXI_RRESP),
        .M02_AXI_rvalid(smartconnect_0_M02_AXI_RVALID),
        .M02_AXI_wdata(smartconnect_0_M02_AXI_WDATA),
        .M02_AXI_wready(smartconnect_0_M02_AXI_WREADY),
        .M02_AXI_wvalid(smartconnect_0_M02_AXI_WVALID),
        .M03_AXI_araddr(smartconnect_0_M03_AXI_ARADDR),
        .M03_AXI_arready(smartconnect_0_M03_AXI_ARREADY),
        .M03_AXI_arvalid(smartconnect_0_M03_AXI_ARVALID),
        .M03_AXI_awaddr(smartconnect_0_M03_AXI_AWADDR),
        .M03_AXI_awready(smartconnect_0_M03_AXI_AWREADY),
        .M03_AXI_awvalid(smartconnect_0_M03_AXI_AWVALID),
        .M03_AXI_bready(smartconnect_0_M03_AXI_BREADY),
        .M03_AXI_bresp(smartconnect_0_M03_AXI_BRESP),
        .M03_AXI_bvalid(smartconnect_0_M03_AXI_BVALID),
        .M03_AXI_rdata(smartconnect_0_M03_AXI_RDATA),
        .M03_AXI_rready(smartconnect_0_M03_AXI_RREADY),
        .M03_AXI_rresp(smartconnect_0_M03_AXI_RRESP),
        .M03_AXI_rvalid(smartconnect_0_M03_AXI_RVALID),
        .M03_AXI_wdata(smartconnect_0_M03_AXI_WDATA),
        .M03_AXI_wready(smartconnect_0_M03_AXI_WREADY),
        .M03_AXI_wvalid(smartconnect_0_M03_AXI_WVALID),
        .M04_AXI_araddr(smartconnect_0_M04_AXI_ARADDR),
        .M04_AXI_arready(smartconnect_0_M04_AXI_ARREADY),
        .M04_AXI_arvalid(smartconnect_0_M04_AXI_ARVALID),
        .M04_AXI_awaddr(smartconnect_0_M04_AXI_AWADDR),
        .M04_AXI_awready(smartconnect_0_M04_AXI_AWREADY),
        .M04_AXI_awvalid(smartconnect_0_M04_AXI_AWVALID),
        .M04_AXI_bready(smartconnect_0_M04_AXI_BREADY),
        .M04_AXI_bresp(smartconnect_0_M04_AXI_BRESP),
        .M04_AXI_bvalid(smartconnect_0_M04_AXI_BVALID),
        .M04_AXI_rdata(smartconnect_0_M04_AXI_RDATA),
        .M04_AXI_rready(smartconnect_0_M04_AXI_RREADY),
        .M04_AXI_rresp(smartconnect_0_M04_AXI_RRESP),
        .M04_AXI_rvalid(smartconnect_0_M04_AXI_RVALID),
        .M04_AXI_wdata(smartconnect_0_M04_AXI_WDATA),
        .M04_AXI_wready(smartconnect_0_M04_AXI_WREADY),
        .M04_AXI_wstrb(smartconnect_0_M04_AXI_WSTRB),
        .M04_AXI_wvalid(smartconnect_0_M04_AXI_WVALID),
        .S00_AXI_araddr(processing_system7_0_M_AXI_GP0_ARADDR),
        .S00_AXI_arburst(processing_system7_0_M_AXI_GP0_ARBURST),
        .S00_AXI_arcache(processing_system7_0_M_AXI_GP0_ARCACHE),
        .S00_AXI_arid(processing_system7_0_M_AXI_GP0_ARID),
        .S00_AXI_arlen(processing_system7_0_M_AXI_GP0_ARLEN),
        .S00_AXI_arlock(processing_system7_0_M_AXI_GP0_ARLOCK),
        .S00_AXI_arprot(processing_system7_0_M_AXI_GP0_ARPROT),
        .S00_AXI_arqos(processing_system7_0_M_AXI_GP0_ARQOS),
        .S00_AXI_arready(processing_system7_0_M_AXI_GP0_ARREADY),
        .S00_AXI_arsize(processing_system7_0_M_AXI_GP0_ARSIZE),
        .S00_AXI_arvalid(processing_system7_0_M_AXI_GP0_ARVALID),
        .S00_AXI_awaddr(processing_system7_0_M_AXI_GP0_AWADDR),
        .S00_AXI_awburst(processing_system7_0_M_AXI_GP0_AWBURST),
        .S00_AXI_awcache(processing_system7_0_M_AXI_GP0_AWCACHE),
        .S00_AXI_awid(processing_system7_0_M_AXI_GP0_AWID),
        .S00_AXI_awlen(processing_system7_0_M_AXI_GP0_AWLEN),
        .S00_AXI_awlock(processing_system7_0_M_AXI_GP0_AWLOCK),
        .S00_AXI_awprot(processing_system7_0_M_AXI_GP0_AWPROT),
        .S00_AXI_awqos(processing_system7_0_M_AXI_GP0_AWQOS),
        .S00_AXI_awready(processing_system7_0_M_AXI_GP0_AWREADY),
        .S00_AXI_awsize(processing_system7_0_M_AXI_GP0_AWSIZE),
        .S00_AXI_awvalid(processing_system7_0_M_AXI_GP0_AWVALID),
        .S00_AXI_bid(processing_system7_0_M_AXI_GP0_BID),
        .S00_AXI_bready(processing_system7_0_M_AXI_GP0_BREADY),
        .S00_AXI_bresp(processing_system7_0_M_AXI_GP0_BRESP),
        .S00_AXI_bvalid(processing_system7_0_M_AXI_GP0_BVALID),
        .S00_AXI_rdata(processing_system7_0_M_AXI_GP0_RDATA),
        .S00_AXI_rid(processing_system7_0_M_AXI_GP0_RID),
        .S00_AXI_rlast(processing_system7_0_M_AXI_GP0_RLAST),
        .S00_AXI_rready(processing_system7_0_M_AXI_GP0_RREADY),
        .S00_AXI_rresp(processing_system7_0_M_AXI_GP0_RRESP),
        .S00_AXI_rvalid(processing_system7_0_M_AXI_GP0_RVALID),
        .S00_AXI_wdata(processing_system7_0_M_AXI_GP0_WDATA),
        .S00_AXI_wid(processing_system7_0_M_AXI_GP0_WID),
        .S00_AXI_wlast(processing_system7_0_M_AXI_GP0_WLAST),
        .S00_AXI_wready(processing_system7_0_M_AXI_GP0_WREADY),
        .S00_AXI_wstrb(processing_system7_0_M_AXI_GP0_WSTRB),
        .S00_AXI_wvalid(processing_system7_0_M_AXI_GP0_WVALID),
        .aclk(processing_system7_0_FCLK_CLK0),
        .aresetn(processing_system7_0_FCLK_RESET0_N));
  design_1_system_ila_0_0 system_ila_0
       (.SLOT_0_AXIS_tdata(axi_dma_2_M_AXIS_MM2S_TDATA),
        .SLOT_0_AXIS_tkeep(axi_dma_2_M_AXIS_MM2S_TKEEP),
        .SLOT_0_AXIS_tlast(axi_dma_2_M_AXIS_MM2S_TLAST),
        .SLOT_0_AXIS_tready(axi_dma_2_M_AXIS_MM2S_TREADY),
        .SLOT_0_AXIS_tvalid(axi_dma_2_M_AXIS_MM2S_TVALID),
        .SLOT_1_AXIS_tdata(axi_dma_0_M_AXIS_MM2S_TDATA),
        .SLOT_1_AXIS_tlast(axi_dma_0_M_AXIS_MM2S_TLAST),
        .SLOT_1_AXIS_tready(axi_dma_0_M_AXIS_MM2S_TREADY),
        .SLOT_1_AXIS_tvalid(axi_dma_0_M_AXIS_MM2S_TVALID),
        .SLOT_2_AXIS_tdata(axi_dma_1_M_AXIS_MM2S_TDATA),
        .SLOT_2_AXIS_tkeep(axi_dma_1_M_AXIS_MM2S_TKEEP),
        .SLOT_2_AXIS_tlast(axi_dma_1_M_AXIS_MM2S_TLAST),
        .SLOT_2_AXIS_tready(axi_dma_1_M_AXIS_MM2S_TREADY),
        .SLOT_2_AXIS_tvalid(axi_dma_1_M_AXIS_MM2S_TVALID),
        .SLOT_3_AXIS_tdata(axis_data_fifo_0_M_AXIS_TDATA),
        .SLOT_3_AXIS_tlast(axis_data_fifo_0_M_AXIS_TLAST),
        .SLOT_3_AXIS_tready(axis_data_fifo_0_M_AXIS_TREADY),
        .SLOT_3_AXIS_tvalid(axis_data_fifo_0_M_AXIS_TVALID),
        .SLOT_4_AXIS_tdata(total_link_ctrl_0_m01_axis_TDATA),
        .SLOT_4_AXIS_tlast(total_link_ctrl_0_m01_axis_TLAST),
        .SLOT_4_AXIS_tready(total_link_ctrl_0_m01_axis_TREADY),
        .SLOT_4_AXIS_tvalid(total_link_ctrl_0_m01_axis_TVALID),
        .SLOT_5_AXIS_tdata(total_link_ctrl_0_m02_axis_TDATA),
        .SLOT_5_AXIS_tlast(total_link_ctrl_0_m02_axis_TLAST),
        .SLOT_5_AXIS_tready(total_link_ctrl_0_m02_axis_TREADY),
        .SLOT_5_AXIS_tvalid(total_link_ctrl_0_m02_axis_TVALID),
        .SLOT_6_AXIS_tdata(total_link_ctrl_0_m03_axis_TDATA),
        .SLOT_6_AXIS_tlast(total_link_ctrl_0_m03_axis_TLAST),
        .SLOT_6_AXIS_tready(total_link_ctrl_0_m03_axis_TREADY),
        .SLOT_6_AXIS_tvalid(total_link_ctrl_0_m03_axis_TVALID),
        .SLOT_7_AXIS_tdata(axi_dma_3_M_AXIS_MM2S_TDATA),
        .SLOT_7_AXIS_tkeep(axi_dma_3_M_AXIS_MM2S_TKEEP),
        .SLOT_7_AXIS_tlast(axi_dma_3_M_AXIS_MM2S_TLAST),
        .SLOT_7_AXIS_tready(axi_dma_3_M_AXIS_MM2S_TREADY),
        .SLOT_7_AXIS_tvalid(axi_dma_3_M_AXIS_MM2S_TVALID),
        .SLOT_8_AXIS_tdata(axi_dma_0_M_AXIS_MM2S1_TDATA),
        .SLOT_8_AXIS_tkeep(axi_dma_0_M_AXIS_MM2S1_TKEEP),
        .SLOT_8_AXIS_tlast(axi_dma_0_M_AXIS_MM2S1_TLAST),
        .SLOT_8_AXIS_tready(axi_dma_0_M_AXIS_MM2S1_TREADY),
        .SLOT_8_AXIS_tvalid(axi_dma_0_M_AXIS_MM2S1_TVALID),
        .clk(processing_system7_0_FCLK_CLK0),
        .resetn(processing_system7_0_FCLK_RESET0_N));
  design_1_total_link_ctrl_0_0 total_link_ctrl_0
       (.clk(processing_system7_0_FCLK_CLK0),
        .link7(total_link_ctrl_0_link7),
        .link7_channel(link0_channel),
        .link7_data(link0_data_out_1),
        .link7_err(link0_link_err),
        .link_err(total_link_ctrl_0_link_err),
        .m00_axis_tdata(axi_dma_0_M_AXIS_MM2S_TDATA),
        .m00_axis_tlast(axi_dma_0_M_AXIS_MM2S_TLAST),
        .m00_axis_tready(axi_dma_0_M_AXIS_MM2S_TREADY),
        .m00_axis_tvalid(axi_dma_0_M_AXIS_MM2S_TVALID),
        .m01_axis_tdata(total_link_ctrl_0_m01_axis_TDATA),
        .m01_axis_tlast(total_link_ctrl_0_m01_axis_TLAST),
        .m01_axis_tready(total_link_ctrl_0_m01_axis_TREADY),
        .m01_axis_tvalid(total_link_ctrl_0_m01_axis_TVALID),
        .m02_axis_tdata(total_link_ctrl_0_m02_axis_TDATA),
        .m02_axis_tlast(total_link_ctrl_0_m02_axis_TLAST),
        .m02_axis_tready(total_link_ctrl_0_m02_axis_TREADY),
        .m02_axis_tvalid(total_link_ctrl_0_m02_axis_TVALID),
        .m03_axis_tdata(total_link_ctrl_0_m03_axis_TDATA),
        .m03_axis_tlast(total_link_ctrl_0_m03_axis_TLAST),
        .m03_axis_tready(total_link_ctrl_0_m03_axis_TREADY),
        .m03_axis_tvalid(total_link_ctrl_0_m03_axis_TVALID),
        .rstn(processing_system7_0_FCLK_RESET0_N),
        .s00_axis_tdata(axi_dma_0_M_AXIS_MM2S1_TDATA),
        .s00_axis_tlast(axi_dma_0_M_AXIS_MM2S1_TLAST),
        .s00_axis_tready(axi_dma_0_M_AXIS_MM2S1_TREADY),
        .s00_axis_tvalid(axi_dma_0_M_AXIS_MM2S1_TVALID),
        .s01_axis_tdata(axi_dma_1_M_AXIS_MM2S_TDATA),
        .s01_axis_tlast(axi_dma_1_M_AXIS_MM2S_TLAST),
        .s01_axis_tready(axi_dma_1_M_AXIS_MM2S_TREADY),
        .s01_axis_tvalid(axi_dma_1_M_AXIS_MM2S_TVALID),
        .s02_axis_tdata(axi_dma_2_M_AXIS_MM2S_TDATA),
        .s02_axis_tlast(axi_dma_2_M_AXIS_MM2S_TLAST),
        .s02_axis_tready(axi_dma_2_M_AXIS_MM2S_TREADY),
        .s02_axis_tvalid(axi_dma_2_M_AXIS_MM2S_TVALID),
        .s03_axis_tdata(axi_dma_3_M_AXIS_MM2S_TDATA),
        .s03_axis_tlast(axi_dma_3_M_AXIS_MM2S_TLAST),
        .s03_axis_tready(axi_dma_3_M_AXIS_MM2S_TREADY),
        .s03_axis_tvalid(axi_dma_3_M_AXIS_MM2S_TVALID));
  design_1_xlconcat_0_0 xlconcat_0
       (.In0(axi_dma_0_mm2s_introut),
        .In1(axi_dma_0_s2mm_introut),
        .In2(axi_dma_1_mm2s_introut),
        .In3(axi_dma_1_s2mm_introut),
        .In4(axi_dma_2_mm2s_introut),
        .In5(axi_dma_2_s2mm_introut),
        .In6(axi_dma_3_mm2s_introut),
        .In7(axi_dma_3_s2mm_introut),
        .dout(xlconcat_0_dout));
endmodule

module link7_imp_6D7VH2
   (channel,
    clk_100M,
    data_in,
    data_out,
    data_out_1,
    link,
    link_err,
    reset_n);
  output [4:0]channel;
  input clk_100M;
  input data_in;
  output [0:0]data_out;
  output [95:0]data_out_1;
  input [3:0]link;
  output link_err;
  input reset_n;

  wire Counter_4bit_0_out3;
  wire D_flip_flops_4_0_Q1;
  wire D_flip_flops_4_0_Q1B;
  wire D_flip_flops_4_0_Q2B;
  wire D_flip_flops_4_0_Q3;
  wire D_flip_flops_4_0_Q3B;
  wire clk_100M_1;
  wire clk_wiz_0_clk_out1;
  wire data_in_1;
  wire div16_0_clk_div;
  wire [3:0]link_1;
  wire [0:0]proc_sys_reset_16M_peripheral_aresetn;
  wire [0:0]reset_n_1;
  wire reset_n_2;
  wire [4:0]s2p_0_channel;
  wire [95:0]s2p_0_data_out;
  wire s2p_0_link_err;
  wire serial_shift_0_Q4;
  wire serial_shift_0_Q5;
  wire [0:0]util_vector_logic_0_Res;
  wire [0:0]util_vector_logic_1_Res;
  wire [0:0]util_vector_logic_2_Res;
  wire [0:0]util_vector_logic_3_Res;
  wire [3:0]xlconstant_0_dout;

  assign channel[4:0] = s2p_0_channel;
  assign clk_100M_1 = clk_100M;
  assign data_in_1 = data_in;
  assign data_out[0] = util_vector_logic_3_Res;
  assign data_out_1[95:0] = s2p_0_data_out;
  assign link_1 = link[3:0];
  assign link_err = s2p_0_link_err;
  assign reset_n_2 = reset_n;
  design_1_Counter_4bit_0_0 Counter_4bit_0
       (.clk(clk_wiz_0_clk_out1),
        .enp(data_in_1),
        .ent(D_flip_flops_4_0_Q3B),
        .loadn(util_vector_logic_1_Res),
        .out3(Counter_4bit_0_out3),
        .rstn(reset_n_1),
        .value(xlconstant_0_dout));
  design_1_D_flip_flops_4_0_0 D_flip_flops_4_0
       (.D1(data_in_1),
        .D2(D_flip_flops_4_0_Q1),
        .D3(Counter_4bit_0_out3),
        .D4(D_flip_flops_4_0_Q3),
        .Q1(D_flip_flops_4_0_Q1),
        .Q1B(D_flip_flops_4_0_Q1B),
        .Q2B(D_flip_flops_4_0_Q2B),
        .Q3(D_flip_flops_4_0_Q3),
        .Q3B(D_flip_flops_4_0_Q3B),
        .clk(clk_wiz_0_clk_out1),
        .rstn(reset_n_1));
  design_1_clk_wiz_0_0 clk_wiz_0
       (.clk_in1(clk_100M_1),
        .clk_out1(clk_wiz_0_clk_out1));
  design_1_div16_0_0 div16_0
       (.clk(clk_wiz_0_clk_out1),
        .clk_div(div16_0_clk_div),
        .rstn(proc_sys_reset_16M_peripheral_aresetn));
  design_1_proc_sys_reset_0_1 proc_sys_reset_16M
       (.aux_reset_in(1'b1),
        .dcm_locked(1'b1),
        .ext_reset_in(reset_n_2),
        .mb_debug_sys_rst(1'b0),
        .peripheral_aresetn(proc_sys_reset_16M_peripheral_aresetn),
        .slowest_sync_clk(clk_wiz_0_clk_out1));
  design_1_proc_sys_reset_0_2 proc_sys_reset_1M
       (.aux_reset_in(1'b1),
        .dcm_locked(1'b1),
        .ext_reset_in(reset_n_2),
        .mb_debug_sys_rst(1'b0),
        .peripheral_aresetn(reset_n_1),
        .slowest_sync_clk(div16_0_clk_div));
  design_1_s2p_0_0 s2p_0
       (.channel(s2p_0_channel),
        .clk(div16_0_clk_div),
        .clk_100M(clk_100M_1),
        .data_in(util_vector_logic_3_Res),
        .data_out(s2p_0_data_out),
        .link(link_1),
        .link_err(s2p_0_link_err),
        .rstn(reset_n_1),
        .rstn_100M(reset_n_2));
  design_1_serial_shift_0_0 serial_shift_0
       (.Q4(serial_shift_0_Q4),
        .Q5(serial_shift_0_Q5),
        .clk(div16_0_clk_div),
        .data_in(data_in_1),
        .rstn(reset_n_1));
  design_1_util_vector_logic_0_0 util_vector_logic_0
       (.Op1(D_flip_flops_4_0_Q1B),
        .Op2(D_flip_flops_4_0_Q2B),
        .Res(util_vector_logic_0_Res));
  design_1_util_vector_logic_1_0 util_vector_logic_1
       (.Op1(util_vector_logic_0_Res),
        .Res(util_vector_logic_1_Res));
  design_1_util_vector_logic_2_0 util_vector_logic_2
       (.Op1(serial_shift_0_Q4),
        .Op2(serial_shift_0_Q5),
        .Res(util_vector_logic_2_Res));
  design_1_util_vector_logic_2_1 util_vector_logic_3
       (.Op1(data_in_1),
        .Op2(util_vector_logic_2_Res),
        .Res(util_vector_logic_3_Res));
  design_1_xlconstant_0_1 xlconstant_0
       (.dout(xlconstant_0_dout));
endmodule
