##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for JOYSTICK_ADC_XY_IntClock
		4.3::Critical Path Report for PWM_Clock
		4.4::Critical Path Report for TFT_SPI_IntClock
		4.5::Critical Path Report for UART_LOG_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. JOYSTICK_ADC_XY_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_LOG_IntClock:R)
		5.4::Critical Path Report for (TFT_SPI_IntClock:R vs. TFT_SPI_IntClock:R)
		5.5::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
		5.6::Critical Path Report for (JOYSTICK_ADC_XY_IntClock:R vs. CyBUS_CLK:R)
		5.7::Critical Path Report for (JOYSTICK_ADC_XY_IntClock:R vs. JOYSTICK_ADC_XY_IntClock:R)
		5.8::Critical Path Report for (UART_LOG_IntClock:R vs. UART_LOG_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: CLK_LED                           | N/A                   | Target: 0.01 MHz   | 
Clock: CLK_LED(fixed-function)           | N/A                   | Target: 0.01 MHz   | 
Clock: CyBUS_CLK                         | Frequency: 72.14 MHz  | Target: 72.00 MHz  | 
Clock: CyILO                             | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                             | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                      | N/A                   | Target: 72.00 MHz  | 
Clock: CyPLL_OUT                         | N/A                   | Target: 72.00 MHz  | 
Clock: JOYSTICK_ADC_XY_IntClock          | Frequency: 21.68 MHz  | Target: 1.60 MHz   | 
Clock: JOYSTICK_ADC_XY_IntClock(routed)  | N/A                   | Target: 1.60 MHz   | 
Clock: PWM_Clock                         | Frequency: 63.93 MHz  | Target: 8.00 MHz   | 
Clock: TFT_SPI_IntClock                  | Frequency: 61.04 MHz  | Target: 72.00 MHz  | 
Clock: UART_LOG_IntClock                 | Frequency: 54.81 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock              Capture Clock             Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------------  ------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK                 CyBUS_CLK                 13888.9          3546        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                 JOYSTICK_ADC_XY_IntClock  13888.9          5747        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                 UART_LOG_IntClock         13888.9          27          N/A              N/A         N/A              N/A         N/A              N/A         
JOYSTICK_ADC_XY_IntClock  CyBUS_CLK                 13888.9          4961        N/A              N/A         N/A              N/A         N/A              N/A         
JOYSTICK_ADC_XY_IntClock  JOYSTICK_ADC_XY_IntClock  625000           578867      N/A              N/A         N/A              N/A         N/A              N/A         
PWM_Clock                 PWM_Clock                 125000           109358      N/A              N/A         N/A              N/A         N/A              N/A         
TFT_SPI_IntClock          TFT_SPI_IntClock          13888.9          -2494       N/A              N/A         N/A              N/A         N/A              N/A         
UART_LOG_IntClock         UART_LOG_IntClock         1.08333e+006     1065090     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name           Clock to Out  Clock Name:Phase           
------------------  ------------  -------------------------  
LED_green(0)_PAD    22964         PWM_Clock:R                
LED_red(0)_PAD      22972         PWM_Clock:R                
LED_yellow(0)_PAD   24703         PWM_Clock:R                
SEVEN_A(0)_PAD      24609         CyBUS_CLK:R                
SEVEN_B(0)_PAD      24290         CyBUS_CLK:R                
SEVEN_C(0)_PAD      23751         CyBUS_CLK:R                
SEVEN_D(0)_PAD      24875         CyBUS_CLK:R                
SEVEN_DP(0)_PAD     23849         CyBUS_CLK:R                
SEVEN_E(0)_PAD      23544         CyBUS_CLK:R                
SEVEN_F(0)_PAD      23907         CyBUS_CLK:R                
SEVEN_G(0)_PAD      24216         CyBUS_CLK:R                
TFT_LED(0)_PAD      20365         CLK_LED(fixed-function):R  
TFT_SCL(0)_PAD      25539         TFT_SPI_IntClock:R         
TFT_SDA(0)_PAD      25676         TFT_SPI_IntClock:R         
UART_LOG_TX(0)_PAD  35380         UART_LOG_IntClock:R        


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 72.14 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_LOG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 27p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10419

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10392
-------------------------------------   ----- 
End-of-path arrival time (ps)           10392
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_LOG_RX(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
UART_LOG_RX(0)_SYNC/out                     synccell        1020   1020     27  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_2         macrocell8      3705   4725     27  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell8      3350   8075     27  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2317  10392     27  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for JOYSTICK_ADC_XY_IntClock
******************************************************
Clock: JOYSTICK_ADC_XY_IntClock
Frequency: 21.68 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 578867p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42623
-------------------------------------   ----- 
End-of-path arrival time (ps)           42623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell66  17295  42623  578867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell66         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for PWM_Clock
***************************************
Clock: PWM_Clock
Frequency: 63.93 MHz | Target: 8.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 109358p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11412
-------------------------------------   ----- 
End-of-path arrival time (ps)           11412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  109358  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  109358  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  109358  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2782   6282  109358  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   5130  11412  109358  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  11412  109358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell9       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for TFT_SPI_IntClock
**********************************************
Clock: TFT_SPI_IntClock
Frequency: 61.04 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \TFT_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : -2494p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   11039

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13533
-------------------------------------   ----- 
End-of-path arrival time (ps)           13533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0   count7cell       1940   1940  -2494  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/main_4  macrocell13      3714   5654  -2494  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/q       macrocell13      3350   9004  -2494  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/f1_load    datapathcell10   4529  13533  -2494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_LOG_IntClock
***********************************************
Clock: UART_LOG_IntClock
Frequency: 54.81 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065090p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12884
-------------------------------------   ----- 
End-of-path arrival time (ps)           12884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q            macrocell26   1250   1250  1065090  RISE       1
\UART_LOG:BUART:rx_counter_load\/main_2  macrocell7    5341   6591  1065090  RISE       1
\UART_LOG:BUART:rx_counter_load\/q       macrocell7    3350   9941  1065090  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/load   count7cell    2943  12884  1065090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\/out
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 3546p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6833
-------------------------------------   ---- 
End-of-path arrival time (ps)           6833
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\/clock                synccell            0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\/out         synccell       1020   1020   3546  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell111   5813   6833   3546  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell111        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. JOYSTICK_ADC_XY_IntClock:R)
**************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4061/main_0
Capture Clock  : Net_4061/clock_0
Path slack     : 5747p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#45 vs. JOYSTICK_ADC_XY_IntClock:R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell111        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell111   1250   1250   5747  RISE       1
Net_4061/main_0                               macrocell110   3382   4632   5747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4061/clock_0                                           macrocell110        0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_LOG_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_LOG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 27p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10419

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10392
-------------------------------------   ----- 
End-of-path arrival time (ps)           10392
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_LOG_RX(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
UART_LOG_RX(0)_SYNC/out                     synccell        1020   1020     27  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_2         macrocell8      3705   4725     27  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell8      3350   8075     27  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2317  10392     27  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (TFT_SPI_IntClock:R vs. TFT_SPI_IntClock:R)
*************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \TFT_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : -2494p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   11039

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13533
-------------------------------------   ----- 
End-of-path arrival time (ps)           13533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0   count7cell       1940   1940  -2494  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/main_4  macrocell13      3714   5654  -2494  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/q       macrocell13      3350   9004  -2494  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/f1_load    datapathcell10   4529  13533  -2494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1


5.5::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 109358p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11412
-------------------------------------   ----- 
End-of-path arrival time (ps)           11412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  109358  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  109358  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  109358  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2782   6282  109358  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   5130  11412  109358  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  11412  109358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell9       0      0  RISE       1


5.6::Critical Path Report for (JOYSTICK_ADC_XY_IntClock:R vs. CyBUS_CLK:R)
**************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4061/q
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 4961p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4061/clock_0                                           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4061/q                                         macrocell110   1250   1250   4961  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell111   4168   5418   4961  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell111        0      0  RISE       1


5.7::Critical Path Report for (JOYSTICK_ADC_XY_IntClock:R vs. JOYSTICK_ADC_XY_IntClock:R)
*****************************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 578867p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42623
-------------------------------------   ----- 
End-of-path arrival time (ps)           42623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell66  17295  42623  578867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell66         0      0  RISE       1


5.8::Critical Path Report for (UART_LOG_IntClock:R vs. UART_LOG_IntClock:R)
***************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065090p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12884
-------------------------------------   ----- 
End-of-path arrival time (ps)           12884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q            macrocell26   1250   1250  1065090  RISE       1
\UART_LOG:BUART:rx_counter_load\/main_2  macrocell7    5341   6591  1065090  RISE       1
\UART_LOG:BUART:rx_counter_load\/q       macrocell7    3350   9941  1065090  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/load   count7cell    2943  12884  1065090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \TFT_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : -2494p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   11039

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13533
-------------------------------------   ----- 
End-of-path arrival time (ps)           13533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0   count7cell       1940   1940  -2494  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/main_4  macrocell13      3714   5654  -2494  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/q       macrocell13      3350   9004  -2494  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/f1_load    datapathcell10   4529  13533  -2494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:TxStsReg\/status_3
Capture Clock  : \TFT_SPI:BSPIM:TxStsReg\/clock
Path slack     : -111p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13500
-------------------------------------   ----- 
End-of-path arrival time (ps)           13500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0   count7cell     1940   1940  -2494  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/main_4  macrocell13    3714   5654  -2494  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/q       macrocell13    3350   9004  -2494  RISE       1
\TFT_SPI:BSPIM:TxStsReg\/status_3    statusicell3   4495  13500   -111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:TxStsReg\/clock                             statusicell3        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_LOG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 27p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10419

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10392
-------------------------------------   ----- 
End-of-path arrival time (ps)           10392
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_LOG_RX(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
UART_LOG_RX(0)_SYNC/out                     synccell        1020   1020     27  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_2         macrocell8      3705   4725     27  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell8      3350   8075     27  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2317  10392     27  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:RxStsReg\/status_6
Capture Clock  : \TFT_SPI:BSPIM:RxStsReg\/clock
Path slack     : 219p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13170
-------------------------------------   ----- 
End-of-path arrival time (ps)           13170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0  count7cell     1940   1940  -2494  RISE       1
\TFT_SPI:BSPIM:rx_status_6\/main_4  macrocell16    5558   7498    219  RISE       1
\TFT_SPI:BSPIM:rx_status_6\/q       macrocell16    3350  10848    219  RISE       1
\TFT_SPI:BSPIM:RxStsReg\/status_6   statusicell4   2321  13170    219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:RxStsReg\/clock                             statusicell4        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : Net_4070/main_2
Capture Clock  : Net_4070/clock_0
Path slack     : 1727p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8652
-------------------------------------   ---- 
End-of-path arrival time (ps)           8652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q  macrocell116   1250   1250   1727  RISE       1
Net_4070/main_2            macrocell117   7402   8652   1727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4070/clock_0                                           macrocell117        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:load_cond\/main_2
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 1733p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8646
-------------------------------------   ---- 
End-of-path arrival time (ps)           8646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q         macrocell116   1250   1250   1727  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_2  macrocell118   7396   8646   1733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : wTFT_SCL/main_2
Capture Clock  : wTFT_SCL/clock_0
Path slack     : 1733p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8646
-------------------------------------   ---- 
End-of-path arrival time (ps)           8646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q  macrocell116   1250   1250   1727  RISE       1
wTFT_SCL/main_2            macrocell121   7396   8646   1733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SCL/clock_0                                           macrocell121        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:cnt_enable\/main_2
Capture Clock  : \TFT_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 1872p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8507
-------------------------------------   ---- 
End-of-path arrival time (ps)           8507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q          macrocell116   1250   1250   1727  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/main_2  macrocell120   7257   8507   1872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell120        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/so_comb
Path End       : wTFT_SDA/main_4
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 2118p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8261
-------------------------------------   ---- 
End-of-path arrival time (ps)           8261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                           model name      delay     AT  slack  edge  Fanout
---------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/so_comb  datapathcell10   5360   5360   2118  RISE       1
wTFT_SDA/main_4                    macrocell113     2901   8261   2118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \TFT_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 2258p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5621
-------------------------------------   ---- 
End-of-path arrival time (ps)           5621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q            macrocell116     1250   1250   1727  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell10   4371   5621   2258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \TFT_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 2476p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5403
-------------------------------------   ---- 
End-of-path arrival time (ps)           5403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q            macrocell115     1250   1250   2476  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell10   4153   5403   2476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \TFT_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 2619p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5260
-------------------------------------   ---- 
End-of-path arrival time (ps)           5260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q            macrocell114     1250   1250   2619  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell10   4010   5260   2619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \TFT_SPI:BSPIM:state_2\/main_8
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 2816p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7563
-------------------------------------   ---- 
End-of-path arrival time (ps)           7563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell10   3580   3580   2816  RISE       1
\TFT_SPI:BSPIM:state_2\/main_8              macrocell114     3983   7563   2816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \TFT_SPI:BSPIM:state_1\/main_8
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 2816p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7563
-------------------------------------   ---- 
End-of-path arrival time (ps)           7563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell10   3580   3580   2816  RISE       1
\TFT_SPI:BSPIM:state_1\/main_8              macrocell115     3983   7563   2816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : wTFT_SDA/main_9
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 2835p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7544
-------------------------------------   ---- 
End-of-path arrival time (ps)           7544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0  count7cell     1940   1940  -2494  RISE       1
wTFT_SDA/main_9                     macrocell113   5604   7544   2835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:TxStsReg\/status_0
Capture Clock  : \TFT_SPI:BSPIM:TxStsReg\/clock
Path slack     : 2854p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10534
-------------------------------------   ----- 
End-of-path arrival time (ps)           10534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q           macrocell116   1250   1250   1727  RISE       1
\TFT_SPI:BSPIM:tx_status_0\/main_2  macrocell14    3611   4861   2854  RISE       1
\TFT_SPI:BSPIM:tx_status_0\/q       macrocell14    3350   8211   2854  RISE       1
\TFT_SPI:BSPIM:TxStsReg\/status_0   statusicell3   2323  10534   2854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:TxStsReg\/clock                             statusicell3        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \TFT_SPI:BSPIM:state_0\/main_3
Capture Clock  : \TFT_SPI:BSPIM:state_0\/clock_0
Path slack     : 3234p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7145
-------------------------------------   ---- 
End-of-path arrival time (ps)           7145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell10   3580   3580   2816  RISE       1
\TFT_SPI:BSPIM:state_0\/main_3              macrocell116     3565   7145   3234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:cnt_enable\/main_1
Capture Clock  : \TFT_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 3351p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7028
-------------------------------------   ---- 
End-of-path arrival time (ps)           7028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q          macrocell115   1250   1250   2476  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/main_1  macrocell120   5778   7028   3351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell120        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:cnt_enable\/main_0
Capture Clock  : \TFT_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 3479p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6900
-------------------------------------   ---- 
End-of-path arrival time (ps)           6900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q          macrocell114   1250   1250   2619  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/main_0  macrocell120   5650   6900   3479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell120        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\/out
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 3546p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6833
-------------------------------------   ---- 
End-of-path arrival time (ps)           6833
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\/clock                synccell            0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\/out         synccell       1020   1020   3546  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell111   5813   6833   3546  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell111        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : \TFT_SPI:BSPIM:state_2\/main_3
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 3547p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6832
-------------------------------------   ---- 
End-of-path arrival time (ps)           6832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4  count7cell     1940   1940  -2325  RISE       1
\TFT_SPI:BSPIM:state_2\/main_3      macrocell114   4892   6832   3547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : \TFT_SPI:BSPIM:state_1\/main_3
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 3547p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6832
-------------------------------------   ---- 
End-of-path arrival time (ps)           6832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4  count7cell     1940   1940  -2325  RISE       1
\TFT_SPI:BSPIM:state_1\/main_3      macrocell115   4892   6832   3547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_3
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 3547p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6832
-------------------------------------   ---- 
End-of-path arrival time (ps)           6832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4  count7cell     1940   1940  -2325  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_3     macrocell119   4892   6832   3547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:state_2\/main_7
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 3796p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6583
-------------------------------------   ---- 
End-of-path arrival time (ps)           6583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0  count7cell     1940   1940  -2494  RISE       1
\TFT_SPI:BSPIM:state_2\/main_7      macrocell114   4643   6583   3796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:state_1\/main_7
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 3796p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6583
-------------------------------------   ---- 
End-of-path arrival time (ps)           6583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0  count7cell     1940   1940  -2494  RISE       1
\TFT_SPI:BSPIM:state_1\/main_7      macrocell115   4643   6583   3796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_7
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 3796p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6583
-------------------------------------   ---- 
End-of-path arrival time (ps)           6583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0  count7cell     1940   1940  -2494  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_7     macrocell119   4643   6583   3796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_LOG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:rx_state_0\/main_10
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 4006p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6373
-------------------------------------   ---- 
End-of-path arrival time (ps)           6373
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_LOG_RX(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
UART_LOG_RX(0)_SYNC/out              synccell      1020   1020     27  RISE       1
\UART_LOG:BUART:rx_state_0\/main_10  macrocell24   5353   6373   4006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : wTFT_SDA/main_5
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 4249p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4  count7cell     1940   1940  -2325  RISE       1
wTFT_SDA/main_5                     macrocell113   4190   6130   4249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_3
Path End       : \TFT_SPI:BSPIM:state_2\/main_4
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 4412p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_3  count7cell     1940   1940  -1700  RISE       1
\TFT_SPI:BSPIM:state_2\/main_4      macrocell114   4026   5966   4412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_3
Path End       : \TFT_SPI:BSPIM:state_1\/main_4
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 4412p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_3  count7cell     1940   1940  -1700  RISE       1
\TFT_SPI:BSPIM:state_1\/main_4      macrocell115   4026   5966   4412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_3
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_4
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 4412p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_3  count7cell     1940   1940  -1700  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_4     macrocell119   4026   5966   4412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : \TFT_SPI:BSPIM:state_2\/main_6
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 4413p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1  count7cell     1940   1940  -1704  RISE       1
\TFT_SPI:BSPIM:state_2\/main_6      macrocell114   4026   5966   4413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : \TFT_SPI:BSPIM:state_1\/main_6
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 4413p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1  count7cell     1940   1940  -1704  RISE       1
\TFT_SPI:BSPIM:state_1\/main_6      macrocell115   4026   5966   4413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_6
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 4413p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1  count7cell     1940   1940  -1704  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_6     macrocell119   4026   5966   4413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : \TFT_SPI:BSPIM:state_2\/main_5
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 4415p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5964
-------------------------------------   ---- 
End-of-path arrival time (ps)           5964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2  count7cell     1940   1940  -1702  RISE       1
\TFT_SPI:BSPIM:state_2\/main_5      macrocell114   4024   5964   4415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : \TFT_SPI:BSPIM:state_1\/main_5
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 4415p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5964
-------------------------------------   ---- 
End-of-path arrival time (ps)           5964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2  count7cell     1940   1940  -1702  RISE       1
\TFT_SPI:BSPIM:state_1\/main_5      macrocell115   4024   5964   4415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_5
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 4415p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5964
-------------------------------------   ---- 
End-of-path arrival time (ps)           5964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2  count7cell     1940   1940  -1702  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_5     macrocell119   4024   5964   4415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : wTFT_SDA/main_8
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 4424p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5955
-------------------------------------   ---- 
End-of-path arrival time (ps)           5955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1  count7cell     1940   1940  -1704  RISE       1
wTFT_SDA/main_8                     macrocell113   4015   5955   4424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : wTFT_SDA/main_7
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 4427p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5952
-------------------------------------   ---- 
End-of-path arrival time (ps)           5952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2  count7cell     1940   1940  -1702  RISE       1
wTFT_SDA/main_7                     macrocell113   4012   5952   4427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_3
Path End       : wTFT_SDA/main_6
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 4429p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5950
-------------------------------------   ---- 
End-of-path arrival time (ps)           5950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_3  count7cell     1940   1940  -1700  RISE       1
wTFT_SDA/main_6                     macrocell113   4010   5950   4429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:load_cond\/main_7
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 4725p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5654
-------------------------------------   ---- 
End-of-path arrival time (ps)           5654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0  count7cell     1940   1940  -2494  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_7    macrocell118   3714   5654   4725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:load_cond\/main_1
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 4788p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5591
-------------------------------------   ---- 
End-of-path arrival time (ps)           5591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q         macrocell115   1250   1250   2476  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_1  macrocell118   4341   5591   4788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : wTFT_SCL/main_1
Capture Clock  : wTFT_SCL/clock_0
Path slack     : 4788p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5591
-------------------------------------   ---- 
End-of-path arrival time (ps)           5591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q  macrocell115   1250   1250   2476  RISE       1
wTFT_SCL/main_1            macrocell121   4341   5591   4788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SCL/clock_0                                           macrocell121        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : Net_4070/main_1
Capture Clock  : Net_4070/clock_0
Path slack     : 4803p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5576
-------------------------------------   ---- 
End-of-path arrival time (ps)           5576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q  macrocell115   1250   1250   2476  RISE       1
Net_4070/main_1            macrocell117   4326   5576   4803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4070/clock_0                                           macrocell117        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_LOG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:pollcount_1\/main_4
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 4816p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5563
-------------------------------------   ---- 
End-of-path arrival time (ps)           5563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_LOG_RX(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
UART_LOG_RX(0)_SYNC/out              synccell      1020   1020     27  RISE       1
\UART_LOG:BUART:pollcount_1\/main_4  macrocell30   4543   5563   4816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : \TFT_SPI:BSPIM:load_cond\/main_3
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 4894p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5485
-------------------------------------   ---- 
End-of-path arrival time (ps)           5485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4  count7cell     1940   1940  -2325  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_3    macrocell118   3545   5485   4894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4061/q
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 4961p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4061/clock_0                                           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4061/q                                         macrocell110   1250   1250   4961  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell111   4168   5418   4961  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell111        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:load_cond\/main_0
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 5081p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q         macrocell114   1250   1250   2619  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_0  macrocell118   4048   5298   5081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : wTFT_SCL/main_0
Capture Clock  : wTFT_SCL/clock_0
Path slack     : 5081p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q  macrocell114   1250   1250   2619  RISE       1
wTFT_SCL/main_0            macrocell121   4048   5298   5081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SCL/clock_0                                           macrocell121        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : Net_4070/main_0
Capture Clock  : Net_4070/clock_0
Path slack     : 5094p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5285
-------------------------------------   ---- 
End-of-path arrival time (ps)           5285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q  macrocell114   1250   1250   2619  RISE       1
Net_4070/main_0            macrocell117   4035   5285   5094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4070/clock_0                                           macrocell117        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : wTFT_SCL/q
Path End       : wTFT_SCL/main_3
Capture Clock  : wTFT_SCL/clock_0
Path slack     : 5321p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5058
-------------------------------------   ---- 
End-of-path arrival time (ps)           5058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SCL/clock_0                                           macrocell121        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
wTFT_SCL/q       macrocell121   1250   1250   5321  RISE       1
wTFT_SCL/main_3  macrocell121   3808   5058   5321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SCL/clock_0                                           macrocell121        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : wTFT_SDA/q
Path End       : wTFT_SDA/main_0
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 5339p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
wTFT_SDA/q       macrocell113   1250   1250   5339  RISE       1
wTFT_SDA/main_0  macrocell113   3790   5040   5339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_LOG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:rx_status_3\/main_7
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 5366p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_LOG_RX(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
UART_LOG_RX(0)_SYNC/out              synccell      1020   1020     27  RISE       1
\UART_LOG:BUART:rx_status_3\/main_7  macrocell32   3993   5013   5366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:state_2\/main_2
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 5392p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q       macrocell116   1250   1250   1727  RISE       1
\TFT_SPI:BSPIM:state_2\/main_2  macrocell114   3737   4987   5392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:state_1\/main_2
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 5392p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q       macrocell116   1250   1250   1727  RISE       1
\TFT_SPI:BSPIM:state_1\/main_2  macrocell115   3737   4987   5392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_2
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 5392p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q        macrocell116   1250   1250   1727  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_2  macrocell119   3737   4987   5392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:state_0\/main_2
Capture Clock  : \TFT_SPI:BSPIM:state_0\/clock_0
Path slack     : 5395p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4983
-------------------------------------   ---- 
End-of-path arrival time (ps)           4983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q       macrocell116   1250   1250   1727  RISE       1
\TFT_SPI:BSPIM:state_0\/main_2  macrocell116   3733   4983   5395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : \TFT_SPI:BSPIM:load_cond\/main_6
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 5515p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1  count7cell     1940   1940  -1704  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_6    macrocell118   2924   4864   5515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : \TFT_SPI:BSPIM:load_cond\/main_5
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 5517p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2  count7cell     1940   1940  -1702  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_5    macrocell118   2922   4862   5517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : wTFT_SDA/main_3
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 5518p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q  macrocell116   1250   1250   1727  RISE       1
wTFT_SDA/main_3            macrocell113   3611   4861   5518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_3
Path End       : \TFT_SPI:BSPIM:load_cond\/main_4
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 5518p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_3  count7cell     1940   1940  -1700  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_4    macrocell118   2920   4860   5518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_LOG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:rx_state_2\/main_9
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 5742p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_LOG_RX(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
UART_LOG_RX(0)_SYNC/out             synccell      1020   1020     27  RISE       1
\UART_LOG:BUART:rx_state_2\/main_9  macrocell27   3617   4637   5742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_LOG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:pollcount_0\/main_3
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 5744p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_LOG_RX(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
UART_LOG_RX(0)_SYNC/out              synccell      1020   1020     27  RISE       1
\UART_LOG:BUART:pollcount_0\/main_3  macrocell31   3615   4635   5744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4061/main_0
Capture Clock  : Net_4061/clock_0
Path slack     : 5747p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#45 vs. JOYSTICK_ADC_XY_IntClock:R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell111        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell111   1250   1250   5747  RISE       1
Net_4061/main_0                               macrocell110   3382   4632   5747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4061/clock_0                                           macrocell110        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 5747p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#45 vs. JOYSTICK_ADC_XY_IntClock:R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell111        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell111   1250   1250   5747  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/main_0     macrocell112   3382   4632   5747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_LOG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:rx_last\/main_0
Capture Clock  : \UART_LOG:BUART:rx_last\/clock_0
Path slack     : 5758p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_LOG_RX(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
UART_LOG_RX(0)_SYNC/out          synccell      1020   1020     27  RISE       1
\UART_LOG:BUART:rx_last\/main_0  macrocell33   3601   4621   5758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_last\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:state_0\/main_1
Capture Clock  : \TFT_SPI:BSPIM:state_0\/clock_0
Path slack     : 5861p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q       macrocell115   1250   1250   2476  RISE       1
\TFT_SPI:BSPIM:state_0\/main_1  macrocell116   3268   4518   5861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : wTFT_SDA/main_2
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 5866p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q  macrocell115   1250   1250   2476  RISE       1
wTFT_SDA/main_2            macrocell113   3263   4513   5866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:state_2\/main_1
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 5886p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q       macrocell115   1250   1250   2476  RISE       1
\TFT_SPI:BSPIM:state_2\/main_1  macrocell114   3243   4493   5886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:state_1\/main_1
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 5886p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q       macrocell115   1250   1250   2476  RISE       1
\TFT_SPI:BSPIM:state_1\/main_1  macrocell115   3243   4493   5886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_1
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 5886p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q        macrocell115   1250   1250   2476  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_1  macrocell119   3243   4493   5886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:cnt_enable\/q
Path End       : \TFT_SPI:BSPIM:BitCounter\/enable
Capture Clock  : \TFT_SPI:BSPIM:BitCounter\/clock
Path slack     : 5978p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -4060
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    9829

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell120        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:cnt_enable\/q       macrocell120   1250   1250   5978  RISE       1
\TFT_SPI:BSPIM:BitCounter\/enable  count7cell     2601   3851   5978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:state_0\/main_0
Capture Clock  : \TFT_SPI:BSPIM:state_0\/clock_0
Path slack     : 6021p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q       macrocell114   1250   1250   2619  RISE       1
\TFT_SPI:BSPIM:state_0\/main_0  macrocell116   3108   4358   6021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:state_2\/main_0
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 6028p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q       macrocell114   1250   1250   2619  RISE       1
\TFT_SPI:BSPIM:state_2\/main_0  macrocell114   3101   4351   6028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:state_1\/main_0
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 6028p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q       macrocell114   1250   1250   2619  RISE       1
\TFT_SPI:BSPIM:state_1\/main_0  macrocell115   3101   4351   6028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_0
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 6028p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q        macrocell114   1250   1250   2619  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_0  macrocell119   3101   4351   6028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : wTFT_SDA/main_1
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 6158p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q  macrocell114   1250   1250   2619  RISE       1
wTFT_SDA/main_1            macrocell113   2971   4221   6158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 6488p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3891
-------------------------------------   ---- 
End-of-path arrival time (ps)           3891
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell111   1250   1250   6488  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell111   2641   3891   6488  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell111        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:ld_ident\/q
Path End       : wTFT_SDA/main_10
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 6519p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:ld_ident\/q  macrocell119   1250   1250   6519  RISE       1
wTFT_SDA/main_10            macrocell113   2609   3859   6519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:ld_ident\/q
Path End       : \TFT_SPI:BSPIM:state_2\/main_9
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 6525p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:ld_ident\/q      macrocell119   1250   1250   6519  RISE       1
\TFT_SPI:BSPIM:state_2\/main_9  macrocell114   2604   3854   6525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:ld_ident\/q
Path End       : \TFT_SPI:BSPIM:state_1\/main_9
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 6525p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:ld_ident\/q      macrocell119   1250   1250   6519  RISE       1
\TFT_SPI:BSPIM:state_1\/main_9  macrocell115   2604   3854   6525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:ld_ident\/q
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_8
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 6525p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:ld_ident\/q       macrocell119   1250   1250   6519  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_8  macrocell119   2604   3854   6525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:cnt_enable\/q
Path End       : \TFT_SPI:BSPIM:cnt_enable\/main_3
Capture Clock  : \TFT_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 6548p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell120        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:cnt_enable\/q       macrocell120   1250   1250   5978  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/main_3  macrocell120   2581   3831   6548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell120        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:load_cond\/q
Path End       : \TFT_SPI:BSPIM:load_cond\/main_8
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 6821p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell118        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:load_cond\/q       macrocell118   1250   1250   6821  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_8  macrocell118   2308   3558   6821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4070/q
Path End       : Net_4070/main_3
Capture Clock  : Net_4070/clock_0
Path slack     : 6832p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4070/clock_0                                           macrocell117        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
Net_4070/q       macrocell117   1250   1250   6832  RISE       1
Net_4070/main_3  macrocell117   2297   3547   6832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4070/clock_0                                           macrocell117        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 109358p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11412
-------------------------------------   ----- 
End-of-path arrival time (ps)           11412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  109358  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  109358  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  109358  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2782   6282  109358  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   5130  11412  109358  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  11412  109358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell9       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 109364p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11406
-------------------------------------   ----- 
End-of-path arrival time (ps)           11406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  109364  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  109364  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  109364  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2776   6276  109364  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  11406  109364  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  11406  109364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 109545p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11225
-------------------------------------   ----- 
End-of-path arrival time (ps)           11225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  109545  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  109545  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  109545  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   2595   6095  109545  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell6   5130  11225  109545  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell7      0  11225  109545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell7       0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 112648p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6292
-------------------------------------   ---- 
End-of-path arrival time (ps)           6292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  109364  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  109364  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  109364  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell5   2792   6292  112648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 112658p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6282
-------------------------------------   ---- 
End-of-path arrival time (ps)           6282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  109358  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  109358  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  109358  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2782   6282  112658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 112664p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  109364  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  109364  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  109364  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2776   6276  112664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 112677p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6263
-------------------------------------   ---- 
End-of-path arrival time (ps)           6263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  109358  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  109358  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  109358  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell9   2763   6263  112677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell9       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 112811p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6129
-------------------------------------   ---- 
End-of-path arrival time (ps)           6129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:runmode_enable\/q         macrocell36     1250   1250  110055  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell7   4879   6129  112811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell7       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 112845p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6095
-------------------------------------   ---- 
End-of-path arrival time (ps)           6095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  109545  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  109545  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  109545  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   2595   6095  112845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 112847p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  109545  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  109545  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  109545  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell7   2593   6093  112847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell7       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 113355p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5585
-------------------------------------   ---- 
End-of-path arrival time (ps)           5585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:runmode_enable\/q         macrocell36     1250   1250  110055  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell6   4335   5585  113355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 114318p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:runmode_enable\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:runmode_enable\/q         macrocell34     1250   1250  111018  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell4   3372   4622  114318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 114321p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:runmode_enable\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:runmode_enable\/q         macrocell34     1250   1250  111018  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell5   3369   4619  114321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 114756p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:runmode_enable\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:runmode_enable\/q         macrocell38     1250   1250  111459  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell9   2934   4184  114756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell9       0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 114759p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:runmode_enable\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:runmode_enable\/q         macrocell38     1250   1250  111459  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell8   2931   4181  114759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1516/main_1
Capture Clock  : Net_1516/clock_0
Path slack     : 114825p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6665
-------------------------------------   ---- 
End-of-path arrival time (ps)           6665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  114825  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  114825  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  114825  RISE       1
Net_1516/main_1                                macrocell37     2915   6665  114825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1516/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_403/main_1
Capture Clock  : Net_403/clock_0
Path slack     : 114856p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6634
-------------------------------------   ---- 
End-of-path arrival time (ps)           6634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  114856  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  114856  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  114856  RISE       1
Net_403/main_1                               macrocell35     2884   6634  114856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_403/clock_0                                            macrocell35         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1518/main_1
Capture Clock  : Net_1518/clock_0
Path slack     : 115432p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6058
-------------------------------------   ---- 
End-of-path arrival time (ps)           6058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  115432  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  115432  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  115432  RISE       1
Net_1518/main_1                               macrocell39     2308   6058  115432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1518/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:runmode_enable\/q
Path End       : Net_1518/main_0
Capture Clock  : Net_1518/clock_0
Path slack     : 117317p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:runmode_enable\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:runmode_enable\/q  macrocell38   1250   1250  111459  RISE       1
Net_1518/main_0                         macrocell39   2923   4173  117317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1518/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \RGB_PWM_red:PWMUDB:runmode_enable\/main_0
Capture Clock  : \RGB_PWM_red:PWMUDB:runmode_enable\/clock_0
Path slack     : 117359p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\/clock                 controlcell2        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  117359  RISE       1
\RGB_PWM_red:PWMUDB:runmode_enable\/main_0      macrocell34    2921   4131  117359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:runmode_enable\/clock_0                macrocell34         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \RGB_PWM_blue:PWMUDB:runmode_enable\/main_0
Capture Clock  : \RGB_PWM_blue:PWMUDB:runmode_enable\/clock_0
Path slack     : 117363p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\/clock                controlcell4        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  117363  RISE       1
\RGB_PWM_blue:PWMUDB:runmode_enable\/main_0      macrocell38    2917   4127  117363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:runmode_enable\/clock_0               macrocell38         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:runmode_enable\/q
Path End       : Net_1516/main_0
Capture Clock  : Net_1516/clock_0
Path slack     : 117618p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:runmode_enable\/q  macrocell36   1250   1250  110055  RISE       1
Net_1516/main_0                          macrocell37   2622   3872  117618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1516/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:runmode_enable\/q
Path End       : Net_403/main_0
Capture Clock  : Net_403/clock_0
Path slack     : 117952p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:runmode_enable\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:runmode_enable\/q  macrocell34   1250   1250  111018  RISE       1
Net_403/main_0                         macrocell35   2288   3538  117952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_403/clock_0                                            macrocell35         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \RGB_PWM_green:PWMUDB:runmode_enable\/main_0
Capture Clock  : \RGB_PWM_green:PWMUDB:runmode_enable\/clock_0
Path slack     : 117957p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3533
-------------------------------------   ---- 
End-of-path arrival time (ps)           3533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\/clock               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  117957  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/main_0      macrocell36    2323   3533  117957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell36         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 578867p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42623
-------------------------------------   ----- 
End-of-path arrival time (ps)           42623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell66  17295  42623  578867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell66         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 578867p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42623
-------------------------------------   ----- 
End-of-path arrival time (ps)           42623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell74  17295  42623  578867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell74         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 578871p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42619
-------------------------------------   ----- 
End-of-path arrival time (ps)           42619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell84  17291  42619  578871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell84         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 578871p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42619
-------------------------------------   ----- 
End-of-path arrival time (ps)           42619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell88  17291  42619  578871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell88         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 579401p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42089
-------------------------------------   ----- 
End-of-path arrival time (ps)           42089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell83  16761  42089  579401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell83         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 579401p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42089
-------------------------------------   ----- 
End-of-path arrival time (ps)           42089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell89  16761  42089  579401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell89         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 579402p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42088
-------------------------------------   ----- 
End-of-path arrival time (ps)           42088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell48  16760  42088  579402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell48         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 579402p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42088
-------------------------------------   ----- 
End-of-path arrival time (ps)           42088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell49  16760  42088  579402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell49         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 579402p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42088
-------------------------------------   ----- 
End-of-path arrival time (ps)           42088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell51  16760  42088  579402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell51         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 579402p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42088
-------------------------------------   ----- 
End-of-path arrival time (ps)           42088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell95  16760  42088  579402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell95         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 579421p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42069
-------------------------------------   ----- 
End-of-path arrival time (ps)           42069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell46  16741  42069  579421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell46         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 579421p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42069
-------------------------------------   ----- 
End-of-path arrival time (ps)           42069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell60  16741  42069  579421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell60         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 579421p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42069
-------------------------------------   ----- 
End-of-path arrival time (ps)           42069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40    1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11    2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11    3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell100  16741  42069  579421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell100        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 580087p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41403
-------------------------------------   ----- 
End-of-path arrival time (ps)           41403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell80  16075  41403  580087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell80         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 580087p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41403
-------------------------------------   ----- 
End-of-path arrival time (ps)           41403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40    1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11    2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11    3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell105  16075  41403  580087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell105        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 580236p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41254
-------------------------------------   ----- 
End-of-path arrival time (ps)           41254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell55  15926  41254  580236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell55         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 580236p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41254
-------------------------------------   ----- 
End-of-path arrival time (ps)           41254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell62  15926  41254  580236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell62         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 580236p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41254
-------------------------------------   ----- 
End-of-path arrival time (ps)           41254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell68  15926  41254  580236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell68         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 580672p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40818
-------------------------------------   ----- 
End-of-path arrival time (ps)           40818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell47  15490  40818  580672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell47         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 580672p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40818
-------------------------------------   ----- 
End-of-path arrival time (ps)           40818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell91  15490  40818  580672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell91         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 582391p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39099
-------------------------------------   ----- 
End-of-path arrival time (ps)           39099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell76  13772  39099  582391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell76         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 582391p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39099
-------------------------------------   ----- 
End-of-path arrival time (ps)           39099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell99  13772  39099  582391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell99         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 583499p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37991
-------------------------------------   ----- 
End-of-path arrival time (ps)           37991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell79  12663  37991  583499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell79         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 583499p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37991
-------------------------------------   ----- 
End-of-path arrival time (ps)           37991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell87  12663  37991  583499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell87         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 583499p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37991
-------------------------------------   ----- 
End-of-path arrival time (ps)           37991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40    1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11    2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11    3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell103  12663  37991  583499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell103        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 583499p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37991
-------------------------------------   ----- 
End-of-path arrival time (ps)           37991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40    1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11    2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11    3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell106  12663  37991  583499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell106        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 584360p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37130
-------------------------------------   ----- 
End-of-path arrival time (ps)           37130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40    1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11    2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11    3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell104  11802  37130  584360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell104        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 584904p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36586
-------------------------------------   ----- 
End-of-path arrival time (ps)           36586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell97  11258  36586  584904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell97         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 584904p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36586
-------------------------------------   ----- 
End-of-path arrival time (ps)           36586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell98  11258  36586  584904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell98         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 585281p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36209
-------------------------------------   ----- 
End-of-path arrival time (ps)           36209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell75  10881  36209  585281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell75         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 585327p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36163
-------------------------------------   ----- 
End-of-path arrival time (ps)           36163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell64  10835  36163  585327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell64         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 585327p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36163
-------------------------------------   ----- 
End-of-path arrival time (ps)           36163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell93  10835  36163  585327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell93         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 585327p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36163
-------------------------------------   ----- 
End-of-path arrival time (ps)           36163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40    1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11    2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11    3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell101  10835  36163  585327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell101        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 585512p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35978
-------------------------------------   ----- 
End-of-path arrival time (ps)           35978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell92  10650  35978  585512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell92         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 585512p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35978
-------------------------------------   ----- 
End-of-path arrival time (ps)           35978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell94  10650  35978  585512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell94         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 585512p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35978
-------------------------------------   ----- 
End-of-path arrival time (ps)           35978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40    1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11    2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11    3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell107  10650  35978  585512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell107        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 586941p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34549
-------------------------------------   ----- 
End-of-path arrival time (ps)           34549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell52   9221  34549  586941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell52         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 586941p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34549
-------------------------------------   ----- 
End-of-path arrival time (ps)           34549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell65   9221  34549  586941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell65         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 586941p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34549
-------------------------------------   ----- 
End-of-path arrival time (ps)           34549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell82   9221  34549  586941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell82         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 587041p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34449
-------------------------------------   ----- 
End-of-path arrival time (ps)           34449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell58   9122  34449  587041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell58         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 587041p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34449
-------------------------------------   ----- 
End-of-path arrival time (ps)           34449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell71   9122  34449  587041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell71         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 587041p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34449
-------------------------------------   ----- 
End-of-path arrival time (ps)           34449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell90   9122  34449  587041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell90         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 587053p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34437
-------------------------------------   ----- 
End-of-path arrival time (ps)           34437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell56   9109  34437  587053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell56         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 587053p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34437
-------------------------------------   ----- 
End-of-path arrival time (ps)           34437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell57   9109  34437  587053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell57         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 587053p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34437
-------------------------------------   ----- 
End-of-path arrival time (ps)           34437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell72   9109  34437  587053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell72         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 587476p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34014
-------------------------------------   ----- 
End-of-path arrival time (ps)           34014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell70   8686  34014  587476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell70         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 587476p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34014
-------------------------------------   ----- 
End-of-path arrival time (ps)           34014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell77   8686  34014  587476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell77         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 587476p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34014
-------------------------------------   ----- 
End-of-path arrival time (ps)           34014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell78   8686  34014  587476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell78         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 587476p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34014
-------------------------------------   ----- 
End-of-path arrival time (ps)           34014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40    1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11    2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11    3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell108   8686  34014  587476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell108        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 587984p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33506
-------------------------------------   ----- 
End-of-path arrival time (ps)           33506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell59   8178  33506  587984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell59         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 587984p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33506
-------------------------------------   ----- 
End-of-path arrival time (ps)           33506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell63   8178  33506  587984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell63         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 587984p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33506
-------------------------------------   ----- 
End-of-path arrival time (ps)           33506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell96   8178  33506  587984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell96         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 588829p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32661
-------------------------------------   ----- 
End-of-path arrival time (ps)           32661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell69   7333  32661  588829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell69         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 588829p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32661
-------------------------------------   ----- 
End-of-path arrival time (ps)           32661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell86   7333  32661  588829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell86         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 588829p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32661
-------------------------------------   ----- 
End-of-path arrival time (ps)           32661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40    1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11    2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11    3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell102   7333  32661  588829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell102        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 590243p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31247
-------------------------------------   ----- 
End-of-path arrival time (ps)           31247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell67   5919  31247  590243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell67         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 590243p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31247
-------------------------------------   ----- 
End-of-path arrival time (ps)           31247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell81   5919  31247  590243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell81         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 590243p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31247
-------------------------------------   ----- 
End-of-path arrival time (ps)           31247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell85   5919  31247  590243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell85         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 590254p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31236
-------------------------------------   ----- 
End-of-path arrival time (ps)           31236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell61   5909  31236  590254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell61         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 590254p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31236
-------------------------------------   ----- 
End-of-path arrival time (ps)           31236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40    1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11    2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11    3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell109   5909  31236  590254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell109        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 591355p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30135
-------------------------------------   ----- 
End-of-path arrival time (ps)           30135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell50   4807  30135  591355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell50         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 591904p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29586
-------------------------------------   ----- 
End-of-path arrival time (ps)           29586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell53   4258  29586  591904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell53         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 591904p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29586
-------------------------------------   ----- 
End-of-path arrival time (ps)           29586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell54   4258  29586  591904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell54         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 591913p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29577
-------------------------------------   ----- 
End-of-path arrival time (ps)           29577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q              macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   15069  16319  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  19669  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell11   2309  21978  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell11   3350  25328  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell73   4249  29577  591913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell73         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 592925p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28565
-------------------------------------   ----- 
End-of-path arrival time (ps)           28565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell75  27315  28565  592925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell75         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 593223p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28267
-------------------------------------   ----- 
End-of-path arrival time (ps)           28267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell92  27017  28267  593223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell92         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 593223p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28267
-------------------------------------   ----- 
End-of-path arrival time (ps)           28267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell94  27017  28267  593223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell94         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 593223p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28267
-------------------------------------   ----- 
End-of-path arrival time (ps)           28267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40    1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell107  27017  28267  593223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell107        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 593447p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28043
-------------------------------------   ----- 
End-of-path arrival time (ps)           28043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell97  26793  28043  593447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell97         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 593447p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28043
-------------------------------------   ----- 
End-of-path arrival time (ps)           28043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell98  26793  28043  593447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell98         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 593863p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27627
-------------------------------------   ----- 
End-of-path arrival time (ps)           27627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell64  26377  27627  593863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell64         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 593863p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27627
-------------------------------------   ----- 
End-of-path arrival time (ps)           27627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell93  26377  27627  593863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell93         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 593863p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27627
-------------------------------------   ----- 
End-of-path arrival time (ps)           27627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40    1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell101  26377  27627  593863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell101        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 593864p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27626
-------------------------------------   ----- 
End-of-path arrival time (ps)           27626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40    1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell104  26376  27626  593864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell104        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 595557p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25933
-------------------------------------   ----- 
End-of-path arrival time (ps)           25933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell58  24683  25933  595557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell58         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 595557p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25933
-------------------------------------   ----- 
End-of-path arrival time (ps)           25933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell71  24683  25933  595557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell71         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 595557p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25933
-------------------------------------   ----- 
End-of-path arrival time (ps)           25933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell90  24683  25933  595557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell90         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 595582p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25908
-------------------------------------   ----- 
End-of-path arrival time (ps)           25908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell56  24658  25908  595582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell56         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 595582p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25908
-------------------------------------   ----- 
End-of-path arrival time (ps)           25908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell57  24658  25908  595582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell57         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 595582p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25908
-------------------------------------   ----- 
End-of-path arrival time (ps)           25908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell72  24658  25908  595582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell72         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 596064p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25426
-------------------------------------   ----- 
End-of-path arrival time (ps)           25426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell70  24176  25426  596064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell70         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 596064p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25426
-------------------------------------   ----- 
End-of-path arrival time (ps)           25426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell77  24176  25426  596064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell77         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 596064p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25426
-------------------------------------   ----- 
End-of-path arrival time (ps)           25426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell78  24176  25426  596064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell78         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 596064p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25426
-------------------------------------   ----- 
End-of-path arrival time (ps)           25426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40    1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell108  24176  25426  596064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell108        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 596072p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25418
-------------------------------------   ----- 
End-of-path arrival time (ps)           25418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell52  24168  25418  596072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell52         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 596072p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25418
-------------------------------------   ----- 
End-of-path arrival time (ps)           25418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell65  24168  25418  596072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell65         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 596072p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25418
-------------------------------------   ----- 
End-of-path arrival time (ps)           25418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell82  24168  25418  596072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell82         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 596732p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24758
-------------------------------------   ----- 
End-of-path arrival time (ps)           24758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell69  23508  24758  596732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell69         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 596732p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24758
-------------------------------------   ----- 
End-of-path arrival time (ps)           24758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell86  23508  24758  596732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell86         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 596732p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24758
-------------------------------------   ----- 
End-of-path arrival time (ps)           24758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40    1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell102  23508  24758  596732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell102        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 598795p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22695
-------------------------------------   ----- 
End-of-path arrival time (ps)           22695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell61  21445  22695  598795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell61         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 598795p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22695
-------------------------------------   ----- 
End-of-path arrival time (ps)           22695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40    1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell109  21445  22695  598795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell109        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 599581p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21909
-------------------------------------   ----- 
End-of-path arrival time (ps)           21909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell59  20659  21909  599581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell59         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 599581p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21909
-------------------------------------   ----- 
End-of-path arrival time (ps)           21909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell63  20659  21909  599581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell63         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 599581p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21909
-------------------------------------   ----- 
End-of-path arrival time (ps)           21909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell96  20659  21909  599581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell96         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 600913p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20577
-------------------------------------   ----- 
End-of-path arrival time (ps)           20577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell50  19327  20577  600913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell50         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 601191p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20299
-------------------------------------   ----- 
End-of-path arrival time (ps)           20299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell64  19049  20299  601191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell64         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 601191p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20299
-------------------------------------   ----- 
End-of-path arrival time (ps)           20299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell93  19049  20299  601191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell93         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 601191p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20299
-------------------------------------   ----- 
End-of-path arrival time (ps)           20299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41    1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell101  19049  20299  601191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell101        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 601213p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20277
-------------------------------------   ----- 
End-of-path arrival time (ps)           20277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell97  19027  20277  601213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell97         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 601213p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20277
-------------------------------------   ----- 
End-of-path arrival time (ps)           20277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell98  19027  20277  601213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell98         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 601613p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19877
-------------------------------------   ----- 
End-of-path arrival time (ps)           19877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell56  18627  19877  601613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell56         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 601613p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19877
-------------------------------------   ----- 
End-of-path arrival time (ps)           19877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell57  18627  19877  601613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell57         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 601613p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19877
-------------------------------------   ----- 
End-of-path arrival time (ps)           19877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell72  18627  19877  601613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell72         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 601626p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19864
-------------------------------------   ----- 
End-of-path arrival time (ps)           19864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell58  18614  19864  601626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell58         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 601626p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19864
-------------------------------------   ----- 
End-of-path arrival time (ps)           19864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell71  18614  19864  601626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell71         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 601626p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19864
-------------------------------------   ----- 
End-of-path arrival time (ps)           19864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell90  18614  19864  601626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell90         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 601719p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19771
-------------------------------------   ----- 
End-of-path arrival time (ps)           19771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell75  18521  19771  601719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell75         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 601741p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19749
-------------------------------------   ----- 
End-of-path arrival time (ps)           19749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41    1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell104  18499  19749  601741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell104        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 602211p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19279
-------------------------------------   ----- 
End-of-path arrival time (ps)           19279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell67  18029  19279  602211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell67         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 602211p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19279
-------------------------------------   ----- 
End-of-path arrival time (ps)           19279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell81  18029  19279  602211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell81         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 602211p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19279
-------------------------------------   ----- 
End-of-path arrival time (ps)           19279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell85  18029  19279  602211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell85         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 602687p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18803
-------------------------------------   ----- 
End-of-path arrival time (ps)           18803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell64  17553  18803  602687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell64         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 602687p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18803
-------------------------------------   ----- 
End-of-path arrival time (ps)           18803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell93  17553  18803  602687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell93         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 602687p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18803
-------------------------------------   ----- 
End-of-path arrival time (ps)           18803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44    1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell101  17553  18803  602687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell101        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 602690p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18800
-------------------------------------   ----- 
End-of-path arrival time (ps)           18800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44    1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell104  17550  18800  602690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell104        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 602708p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18782
-------------------------------------   ----- 
End-of-path arrival time (ps)           18782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell75  17532  18782  602708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell75         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 603184p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18306
-------------------------------------   ----- 
End-of-path arrival time (ps)           18306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell73  17056  18306  603184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell73         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 603238p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18252
-------------------------------------   ----- 
End-of-path arrival time (ps)           18252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell53  17002  18252  603238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell53         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 603238p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18252
-------------------------------------   ----- 
End-of-path arrival time (ps)           18252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell54  17002  18252  603238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell54         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 603522p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17968
-------------------------------------   ----- 
End-of-path arrival time (ps)           17968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell97  16718  17968  603522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell97         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 603522p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17968
-------------------------------------   ----- 
End-of-path arrival time (ps)           17968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell98  16718  17968  603522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell98         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 604581p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16909
-------------------------------------   ----- 
End-of-path arrival time (ps)           16909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell58  15659  16909  604581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell58         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 604581p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16909
-------------------------------------   ----- 
End-of-path arrival time (ps)           16909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell71  15659  16909  604581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell71         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 604581p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16909
-------------------------------------   ----- 
End-of-path arrival time (ps)           16909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell90  15659  16909  604581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell90         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 604644p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16846
-------------------------------------   ----- 
End-of-path arrival time (ps)           16846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell67  15596  16846  604644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell67         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 604644p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16846
-------------------------------------   ----- 
End-of-path arrival time (ps)           16846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell81  15596  16846  604644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell81         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 604644p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16846
-------------------------------------   ----- 
End-of-path arrival time (ps)           16846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell85  15596  16846  604644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell85         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 604877p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16613
-------------------------------------   ----- 
End-of-path arrival time (ps)           16613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell56  15363  16613  604877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell56         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 604877p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16613
-------------------------------------   ----- 
End-of-path arrival time (ps)           16613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell57  15363  16613  604877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell57         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 604877p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16613
-------------------------------------   ----- 
End-of-path arrival time (ps)           16613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell72  15363  16613  604877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell72         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 605408p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16082
-------------------------------------   ----- 
End-of-path arrival time (ps)           16082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell75  14832  16082  605408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell75         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 605535p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15955
-------------------------------------   ----- 
End-of-path arrival time (ps)           15955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell70  14705  15955  605535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell70         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 605535p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15955
-------------------------------------   ----- 
End-of-path arrival time (ps)           15955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell77  14705  15955  605535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell77         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 605535p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15955
-------------------------------------   ----- 
End-of-path arrival time (ps)           15955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell78  14705  15955  605535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell78         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 605535p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15955
-------------------------------------   ----- 
End-of-path arrival time (ps)           15955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44    1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell108  14705  15955  605535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell108        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 605922p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15568
-------------------------------------   ----- 
End-of-path arrival time (ps)           15568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell97  14318  15568  605922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell97         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 605922p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15568
-------------------------------------   ----- 
End-of-path arrival time (ps)           15568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell98  14318  15568  605922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell98         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 606063p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15427
-------------------------------------   ----- 
End-of-path arrival time (ps)           15427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell69  14177  15427  606063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell69         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 606063p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15427
-------------------------------------   ----- 
End-of-path arrival time (ps)           15427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell86  14177  15427  606063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell86         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 606063p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15427
-------------------------------------   ----- 
End-of-path arrival time (ps)           15427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44    1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell102  14177  15427  606063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell102        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 606319p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15171
-------------------------------------   ----- 
End-of-path arrival time (ps)           15171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell59  13921  15171  606319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell59         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 606319p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15171
-------------------------------------   ----- 
End-of-path arrival time (ps)           15171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell63  13921  15171  606319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell63         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 606319p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15171
-------------------------------------   ----- 
End-of-path arrival time (ps)           15171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell96  13921  15171  606319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell96         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 606326p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15164
-------------------------------------   ----- 
End-of-path arrival time (ps)           15164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell64  13914  15164  606326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell64         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 606326p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15164
-------------------------------------   ----- 
End-of-path arrival time (ps)           15164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell93  13914  15164  606326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell93         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 606326p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15164
-------------------------------------   ----- 
End-of-path arrival time (ps)           15164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42    1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell101  13914  15164  606326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell101        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 606334p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15156
-------------------------------------   ----- 
End-of-path arrival time (ps)           15156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42    1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell104  13906  15156  606334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell104        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 606463p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15027
-------------------------------------   ----- 
End-of-path arrival time (ps)           15027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell52  13777  15027  606463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell52         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 606463p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15027
-------------------------------------   ----- 
End-of-path arrival time (ps)           15027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell65  13777  15027  606463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell65         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 606463p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15027
-------------------------------------   ----- 
End-of-path arrival time (ps)           15027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell82  13777  15027  606463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell82         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 606478p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15012
-------------------------------------   ----- 
End-of-path arrival time (ps)           15012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell59  13762  15012  606478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell59         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 606478p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15012
-------------------------------------   ----- 
End-of-path arrival time (ps)           15012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell63  13762  15012  606478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell63         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 606478p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15012
-------------------------------------   ----- 
End-of-path arrival time (ps)           15012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell96  13762  15012  606478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell96         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 607349p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14141
-------------------------------------   ----- 
End-of-path arrival time (ps)           14141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell75  12891  14141  607349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell75         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 607352p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14138
-------------------------------------   ----- 
End-of-path arrival time (ps)           14138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell64  12888  14138  607352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell64         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 607352p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14138
-------------------------------------   ----- 
End-of-path arrival time (ps)           14138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell93  12888  14138  607352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell93         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 607352p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14138
-------------------------------------   ----- 
End-of-path arrival time (ps)           14138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43    1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell101  12888  14138  607352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell101        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 607727p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13763
-------------------------------------   ----- 
End-of-path arrival time (ps)           13763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell97  12513  13763  607727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell97         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 607727p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13763
-------------------------------------   ----- 
End-of-path arrival time (ps)           13763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell98  12513  13763  607727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell98         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 607727p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13763
-------------------------------------   ----- 
End-of-path arrival time (ps)           13763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell75  12513  13763  607727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell75         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 607734p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13756
-------------------------------------   ----- 
End-of-path arrival time (ps)           13756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell64  12506  13756  607734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell64         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 607734p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13756
-------------------------------------   ----- 
End-of-path arrival time (ps)           13756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell93  12506  13756  607734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell93         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 607734p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13756
-------------------------------------   ----- 
End-of-path arrival time (ps)           13756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45    1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell101  12506  13756  607734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell101        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 607744p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13746
-------------------------------------   ----- 
End-of-path arrival time (ps)           13746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45    1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell104  12496  13746  607744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell104        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 607888p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13602
-------------------------------------   ----- 
End-of-path arrival time (ps)           13602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43    1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell104  12352  13602  607888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell104        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 607926p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13564
-------------------------------------   ----- 
End-of-path arrival time (ps)           13564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell52  12314  13564  607926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell52         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 607926p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13564
-------------------------------------   ----- 
End-of-path arrival time (ps)           13564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell65  12314  13564  607926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell65         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 607926p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13564
-------------------------------------   ----- 
End-of-path arrival time (ps)           13564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell82  12314  13564  607926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell82         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 607985p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13505
-------------------------------------   ----- 
End-of-path arrival time (ps)           13505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell92  12255  13505  607985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell92         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 607985p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13505
-------------------------------------   ----- 
End-of-path arrival time (ps)           13505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell94  12255  13505  607985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell94         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 607985p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13505
-------------------------------------   ----- 
End-of-path arrival time (ps)           13505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41    1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell107  12255  13505  607985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell107        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 608009p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13481
-------------------------------------   ----- 
End-of-path arrival time (ps)           13481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell61  12231  13481  608009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell61         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 608009p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13481
-------------------------------------   ----- 
End-of-path arrival time (ps)           13481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44    1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell109  12231  13481  608009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell109        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 608051p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13439
-------------------------------------   ----- 
End-of-path arrival time (ps)           13439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell58  12189  13439  608051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell58         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 608051p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13439
-------------------------------------   ----- 
End-of-path arrival time (ps)           13439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell71  12189  13439  608051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell71         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 608051p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13439
-------------------------------------   ----- 
End-of-path arrival time (ps)           13439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell90  12189  13439  608051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell90         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 608071p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13419
-------------------------------------   ----- 
End-of-path arrival time (ps)           13419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell56  12169  13419  608071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell56         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 608071p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13419
-------------------------------------   ----- 
End-of-path arrival time (ps)           13419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell57  12169  13419  608071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell57         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 608071p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13419
-------------------------------------   ----- 
End-of-path arrival time (ps)           13419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell72  12169  13419  608071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell72         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 608445p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13045
-------------------------------------   ----- 
End-of-path arrival time (ps)           13045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell69  11795  13045  608445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell69         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 608445p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13045
-------------------------------------   ----- 
End-of-path arrival time (ps)           13045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell86  11795  13045  608445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell86         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 608445p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13045
-------------------------------------   ----- 
End-of-path arrival time (ps)           13045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41    1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell102  11795  13045  608445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell102        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 608608p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12882
-------------------------------------   ----- 
End-of-path arrival time (ps)           12882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell50  11632  12882  608608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell50         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 608638p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12852
-------------------------------------   ----- 
End-of-path arrival time (ps)           12852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell97  11602  12852  608638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell97         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 608638p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12852
-------------------------------------   ----- 
End-of-path arrival time (ps)           12852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell98  11602  12852  608638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell98         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 608823p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12667
-------------------------------------   ----- 
End-of-path arrival time (ps)           12667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell70  11417  12667  608823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell70         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 608823p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12667
-------------------------------------   ----- 
End-of-path arrival time (ps)           12667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell77  11417  12667  608823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell77         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 608823p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12667
-------------------------------------   ----- 
End-of-path arrival time (ps)           12667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell78  11417  12667  608823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell78         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 608823p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12667
-------------------------------------   ----- 
End-of-path arrival time (ps)           12667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41    1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell108  11417  12667  608823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell108        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 608918p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12572
-------------------------------------   ----- 
End-of-path arrival time (ps)           12572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell79  11322  12572  608918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell79         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 608918p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12572
-------------------------------------   ----- 
End-of-path arrival time (ps)           12572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell87  11322  12572  608918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell87         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 608918p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12572
-------------------------------------   ----- 
End-of-path arrival time (ps)           12572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43    1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell103  11322  12572  608918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell103        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 608918p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12572
-------------------------------------   ----- 
End-of-path arrival time (ps)           12572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43    1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell106  11322  12572  608918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell106        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 609141p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12349
-------------------------------------   ----- 
End-of-path arrival time (ps)           12349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell58  11099  12349  609141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell58         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 609141p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12349
-------------------------------------   ----- 
End-of-path arrival time (ps)           12349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell71  11099  12349  609141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell71         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 609141p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12349
-------------------------------------   ----- 
End-of-path arrival time (ps)           12349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell90  11099  12349  609141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell90         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 609151p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12339
-------------------------------------   ----- 
End-of-path arrival time (ps)           12339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell56  11089  12339  609151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell56         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 609151p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12339
-------------------------------------   ----- 
End-of-path arrival time (ps)           12339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell57  11089  12339  609151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell57         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 609151p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12339
-------------------------------------   ----- 
End-of-path arrival time (ps)           12339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell72  11089  12339  609151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell72         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609158p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12332
-------------------------------------   ----- 
End-of-path arrival time (ps)           12332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell73  11082  12332  609158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell73         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 609198p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12292
-------------------------------------   ----- 
End-of-path arrival time (ps)           12292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell55  11042  12292  609198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell55         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 609198p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12292
-------------------------------------   ----- 
End-of-path arrival time (ps)           12292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell62  11042  12292  609198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell62         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609198p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12292
-------------------------------------   ----- 
End-of-path arrival time (ps)           12292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell68  11042  12292  609198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell68         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 609341p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12149
-------------------------------------   ----- 
End-of-path arrival time (ps)           12149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell79  10899  12149  609341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell79         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 609341p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12149
-------------------------------------   ----- 
End-of-path arrival time (ps)           12149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell87  10899  12149  609341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell87         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 609341p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12149
-------------------------------------   ----- 
End-of-path arrival time (ps)           12149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41    1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell103  10899  12149  609341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell103        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609341p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12149
-------------------------------------   ----- 
End-of-path arrival time (ps)           12149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41    1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell106  10899  12149  609341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell106        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 609444p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12046
-------------------------------------   ----- 
End-of-path arrival time (ps)           12046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell52  10796  12046  609444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell52         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 609444p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12046
-------------------------------------   ----- 
End-of-path arrival time (ps)           12046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell65  10796  12046  609444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell65         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609444p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12046
-------------------------------------   ----- 
End-of-path arrival time (ps)           12046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell82  10796  12046  609444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell82         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 609553p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11937
-------------------------------------   ----- 
End-of-path arrival time (ps)           11937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell50  10687  11937  609553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell50         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609639p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11851
-------------------------------------   ----- 
End-of-path arrival time (ps)           11851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell53  10601  11851  609639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell53         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 609639p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11851
-------------------------------------   ----- 
End-of-path arrival time (ps)           11851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell54  10601  11851  609639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell54         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 609754p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11736
-------------------------------------   ----- 
End-of-path arrival time (ps)           11736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell46  10486  11736  609754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell46         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609754p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11736
-------------------------------------   ----- 
End-of-path arrival time (ps)           11736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell60  10486  11736  609754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell60         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 609754p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11736
-------------------------------------   ----- 
End-of-path arrival time (ps)           11736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40    1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell100  10486  11736  609754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell100        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 609850p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11640
-------------------------------------   ----- 
End-of-path arrival time (ps)           11640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell92  10390  11640  609850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell92         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609850p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11640
-------------------------------------   ----- 
End-of-path arrival time (ps)           11640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell94  10390  11640  609850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell94         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 609850p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11640
-------------------------------------   ----- 
End-of-path arrival time (ps)           11640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43    1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell107  10390  11640  609850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell107        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610027p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11463
-------------------------------------   ----- 
End-of-path arrival time (ps)           11463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell67  10213  11463  610027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell67         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 610027p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11463
-------------------------------------   ----- 
End-of-path arrival time (ps)           11463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell81  10213  11463  610027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell81         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 610027p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11463
-------------------------------------   ----- 
End-of-path arrival time (ps)           11463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell85  10213  11463  610027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell85         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610060p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11430
-------------------------------------   ----- 
End-of-path arrival time (ps)           11430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell70  10180  11430  610060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell70         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610060p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11430
-------------------------------------   ----- 
End-of-path arrival time (ps)           11430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell77  10180  11430  610060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell77         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 610060p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11430
-------------------------------------   ----- 
End-of-path arrival time (ps)           11430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell78  10180  11430  610060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell78         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610060p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11430
-------------------------------------   ----- 
End-of-path arrival time (ps)           11430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42    1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell108  10180  11430  610060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell108        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 610067p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11423
-------------------------------------   ----- 
End-of-path arrival time (ps)           11423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell69  10173  11423  610067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell69         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 610067p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11423
-------------------------------------   ----- 
End-of-path arrival time (ps)           11423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell86  10173  11423  610067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell86         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 610067p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11423
-------------------------------------   ----- 
End-of-path arrival time (ps)           11423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42    1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell102  10173  11423  610067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell102        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 610153p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11337
-------------------------------------   ----- 
End-of-path arrival time (ps)           11337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell66  10087  11337  610153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell66         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610153p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11337
-------------------------------------   ----- 
End-of-path arrival time (ps)           11337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell74  10087  11337  610153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell74         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 610181p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11309
-------------------------------------   ----- 
End-of-path arrival time (ps)           11309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell84  10059  11309  610181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell84         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 610181p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11309
-------------------------------------   ----- 
End-of-path arrival time (ps)           11309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell88  10059  11309  610181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell88         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 610239p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11251
-------------------------------------   ----- 
End-of-path arrival time (ps)           11251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell59  10001  11251  610239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell59         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610239p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11251
-------------------------------------   ----- 
End-of-path arrival time (ps)           11251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell63  10001  11251  610239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell63         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610239p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11251
-------------------------------------   ----- 
End-of-path arrival time (ps)           11251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell96  10001  11251  610239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell96         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_1
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 610262p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -4060
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10678
-------------------------------------   ----- 
End-of-path arrival time (ps)           10678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/clock                   controlcell5        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_1      controlcell5   1210   1210  610262  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:cnt_enable\/main_1      macrocell12    3816   5026  610262  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:cnt_enable\/q           macrocell12    3350   8376  610262  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/enable  count7cell     2302  10678  610262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610371p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11119
-------------------------------------   ----- 
End-of-path arrival time (ps)           11119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell67   9869  11119  610371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell67         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 610371p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11119
-------------------------------------   ----- 
End-of-path arrival time (ps)           11119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell81   9869  11119  610371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell81         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 610371p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11119
-------------------------------------   ----- 
End-of-path arrival time (ps)           11119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell85   9869  11119  610371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell85         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610372p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11118
-------------------------------------   ----- 
End-of-path arrival time (ps)           11118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell79   9868  11118  610372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell79         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 610372p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11118
-------------------------------------   ----- 
End-of-path arrival time (ps)           11118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell87   9868  11118  610372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell87         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 610372p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11118
-------------------------------------   ----- 
End-of-path arrival time (ps)           11118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44    1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell103   9868  11118  610372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell103        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 610372p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11118
-------------------------------------   ----- 
End-of-path arrival time (ps)           11118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44    1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell106   9868  11118  610372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell106        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 610516p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10974
-------------------------------------   ----- 
End-of-path arrival time (ps)           10974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell58   9724  10974  610516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell58         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 610516p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10974
-------------------------------------   ----- 
End-of-path arrival time (ps)           10974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell71   9724  10974  610516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell71         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 610516p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10974
-------------------------------------   ----- 
End-of-path arrival time (ps)           10974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell90   9724  10974  610516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell90         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 610540p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10950
-------------------------------------   ----- 
End-of-path arrival time (ps)           10950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell52   9700  10950  610540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell52         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610540p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10950
-------------------------------------   ----- 
End-of-path arrival time (ps)           10950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell65   9700  10950  610540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell65         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 610540p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10950
-------------------------------------   ----- 
End-of-path arrival time (ps)           10950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell82   9700  10950  610540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell82         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 610564p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10926
-------------------------------------   ----- 
End-of-path arrival time (ps)           10926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell73   9676  10926  610564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell73         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 610683p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10807
-------------------------------------   ----- 
End-of-path arrival time (ps)           10807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell56   9557  10807  610683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell56         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 610683p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10807
-------------------------------------   ----- 
End-of-path arrival time (ps)           10807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell57   9557  10807  610683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell57         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610683p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10807
-------------------------------------   ----- 
End-of-path arrival time (ps)           10807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell72   9557  10807  610683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell72         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 610802p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10688
-------------------------------------   ----- 
End-of-path arrival time (ps)           10688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell83   9438  10688  610802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell83         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 610802p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10688
-------------------------------------   ----- 
End-of-path arrival time (ps)           10688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell89   9438  10688  610802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell89         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610849p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10641
-------------------------------------   ----- 
End-of-path arrival time (ps)           10641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell70   9391  10641  610849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell70         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610849p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10641
-------------------------------------   ----- 
End-of-path arrival time (ps)           10641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell77   9391  10641  610849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell77         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 610849p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10641
-------------------------------------   ----- 
End-of-path arrival time (ps)           10641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell78   9391  10641  610849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell78         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610849p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10641
-------------------------------------   ----- 
End-of-path arrival time (ps)           10641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43    1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell108   9391  10641  610849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell108        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 610851p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10639
-------------------------------------   ----- 
End-of-path arrival time (ps)           10639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell69   9389  10639  610851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell69         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 610851p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10639
-------------------------------------   ----- 
End-of-path arrival time (ps)           10639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell86   9389  10639  610851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell86         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 610851p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10639
-------------------------------------   ----- 
End-of-path arrival time (ps)           10639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43    1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell102   9389  10639  610851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell102        0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 610858p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10632
-------------------------------------   ----- 
End-of-path arrival time (ps)           10632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell52   9382  10632  610858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell52         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610858p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10632
-------------------------------------   ----- 
End-of-path arrival time (ps)           10632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell65   9382  10632  610858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell65         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 610858p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10632
-------------------------------------   ----- 
End-of-path arrival time (ps)           10632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell82   9382  10632  610858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell82         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610912p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10578
-------------------------------------   ----- 
End-of-path arrival time (ps)           10578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell70   9328  10578  610912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell70         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610912p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10578
-------------------------------------   ----- 
End-of-path arrival time (ps)           10578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell77   9328  10578  610912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell77         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 610912p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10578
-------------------------------------   ----- 
End-of-path arrival time (ps)           10578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell78   9328  10578  610912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell78         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610912p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10578
-------------------------------------   ----- 
End-of-path arrival time (ps)           10578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45    1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell108   9328  10578  610912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell108        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 611016p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10474
-------------------------------------   ----- 
End-of-path arrival time (ps)           10474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell79   9224  10474  611016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell79         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611016p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10474
-------------------------------------   ----- 
End-of-path arrival time (ps)           10474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell87   9224  10474  611016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell87         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611016p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10474
-------------------------------------   ----- 
End-of-path arrival time (ps)           10474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42    1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell103   9224  10474  611016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell103        0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611016p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10474
-------------------------------------   ----- 
End-of-path arrival time (ps)           10474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42    1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell106   9224  10474  611016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell106        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 611082p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10408
-------------------------------------   ----- 
End-of-path arrival time (ps)           10408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell79   9158  10408  611082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell79         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611082p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10408
-------------------------------------   ----- 
End-of-path arrival time (ps)           10408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell87   9158  10408  611082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell87         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611082p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10408
-------------------------------------   ----- 
End-of-path arrival time (ps)           10408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45    1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell103   9158  10408  611082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell103        0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611082p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10408
-------------------------------------   ----- 
End-of-path arrival time (ps)           10408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45    1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell106   9158  10408  611082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell106        0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 611125p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10365
-------------------------------------   ----- 
End-of-path arrival time (ps)           10365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell67   9115  10365  611125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell67         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 611125p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10365
-------------------------------------   ----- 
End-of-path arrival time (ps)           10365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell81   9115  10365  611125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell81         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611125p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10365
-------------------------------------   ----- 
End-of-path arrival time (ps)           10365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell85   9115  10365  611125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell85         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 611144p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10346
-------------------------------------   ----- 
End-of-path arrival time (ps)           10346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell48   9096  10346  611144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell48         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 611144p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10346
-------------------------------------   ----- 
End-of-path arrival time (ps)           10346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell49   9096  10346  611144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell49         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 611144p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10346
-------------------------------------   ----- 
End-of-path arrival time (ps)           10346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell51   9096  10346  611144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell51         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611144p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10346
-------------------------------------   ----- 
End-of-path arrival time (ps)           10346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell95   9096  10346  611144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell95         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 611302p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10188
-------------------------------------   ----- 
End-of-path arrival time (ps)           10188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell92   8938  10188  611302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell92         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 611302p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10188
-------------------------------------   ----- 
End-of-path arrival time (ps)           10188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell94   8938  10188  611302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell94         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611302p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10188
-------------------------------------   ----- 
End-of-path arrival time (ps)           10188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44    1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell107   8938  10188  611302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell107        0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611446p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10044
-------------------------------------   ----- 
End-of-path arrival time (ps)           10044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell59   8794  10044  611446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell59         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611446p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10044
-------------------------------------   ----- 
End-of-path arrival time (ps)           10044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell63   8794  10044  611446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell63         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611446p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10044
-------------------------------------   ----- 
End-of-path arrival time (ps)           10044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell96   8794  10044  611446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell96         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 611451p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10039
-------------------------------------   ----- 
End-of-path arrival time (ps)           10039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell69   8789  10039  611451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell69         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 611451p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10039
-------------------------------------   ----- 
End-of-path arrival time (ps)           10039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell86   8789  10039  611451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell86         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 611451p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10039
-------------------------------------   ----- 
End-of-path arrival time (ps)           10039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45    1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell102   8789  10039  611451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell102        0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611465p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10025
-------------------------------------   ----- 
End-of-path arrival time (ps)           10025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell83   8775  10025  611465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell83         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611465p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10025
-------------------------------------   ----- 
End-of-path arrival time (ps)           10025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell89   8775  10025  611465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell89         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 611473p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10017
-------------------------------------   ----- 
End-of-path arrival time (ps)           10017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell47   8767  10017  611473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell47         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 611473p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10017
-------------------------------------   ----- 
End-of-path arrival time (ps)           10017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell91   8767  10017  611473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell91         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 611484p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10006
-------------------------------------   ----- 
End-of-path arrival time (ps)           10006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell79   8756  10006  611484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell79         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611484p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10006
-------------------------------------   ----- 
End-of-path arrival time (ps)           10006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell87   8756  10006  611484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell87         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611484p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10006
-------------------------------------   ----- 
End-of-path arrival time (ps)           10006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40    1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell103   8756  10006  611484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell103        0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611484p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10006
-------------------------------------   ----- 
End-of-path arrival time (ps)           10006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40    1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell106   8756  10006  611484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell106        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 611508p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9982
-------------------------------------   ---- 
End-of-path arrival time (ps)           9982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell47   8732   9982  611508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell47         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 611508p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9982
-------------------------------------   ---- 
End-of-path arrival time (ps)           9982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell91   8732   9982  611508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell91         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 611549p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9941
-------------------------------------   ---- 
End-of-path arrival time (ps)           9941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell61   8691   9941  611549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell61         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 611549p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9941
-------------------------------------   ---- 
End-of-path arrival time (ps)           9941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42    1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell109   8691   9941  611549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell109        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611687p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9803
-------------------------------------   ---- 
End-of-path arrival time (ps)           9803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell66   8553   9803  611687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell66         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 611687p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9803
-------------------------------------   ---- 
End-of-path arrival time (ps)           9803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell74   8553   9803  611687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell74         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611695p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9795
-------------------------------------   ---- 
End-of-path arrival time (ps)           9795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell80   8545   9795  611695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell80         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 611695p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9795
-------------------------------------   ---- 
End-of-path arrival time (ps)           9795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45    1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell105   8545   9795  611695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell105        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611893p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9597
-------------------------------------   ---- 
End-of-path arrival time (ps)           9597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell59   8347   9597  611893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell59         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611893p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9597
-------------------------------------   ---- 
End-of-path arrival time (ps)           9597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell63   8347   9597  611893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell63         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611893p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9597
-------------------------------------   ---- 
End-of-path arrival time (ps)           9597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell96   8347   9597  611893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell96         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 611916p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9574
-------------------------------------   ---- 
End-of-path arrival time (ps)           9574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell50   8324   9574  611916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell50         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 611939p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9551
-------------------------------------   ---- 
End-of-path arrival time (ps)           9551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell92   8301   9551  611939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell92         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 611939p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9551
-------------------------------------   ---- 
End-of-path arrival time (ps)           9551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell94   8301   9551  611939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell94         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611939p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9551
-------------------------------------   ---- 
End-of-path arrival time (ps)           9551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42    1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell107   8301   9551  611939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell107        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611954p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9536
-------------------------------------   ---- 
End-of-path arrival time (ps)           9536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell76   8286   9536  611954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell76         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611954p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9536
-------------------------------------   ---- 
End-of-path arrival time (ps)           9536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell99   8286   9536  611954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell99         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 612004p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9486
-------------------------------------   ---- 
End-of-path arrival time (ps)           9486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell92   8236   9486  612004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell92         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 612004p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9486
-------------------------------------   ---- 
End-of-path arrival time (ps)           9486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell94   8236   9486  612004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell94         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 612004p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9486
-------------------------------------   ---- 
End-of-path arrival time (ps)           9486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45    1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell107   8236   9486  612004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell107        0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 612023p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9467
-------------------------------------   ---- 
End-of-path arrival time (ps)           9467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell80   8217   9467  612023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell80         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 612023p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9467
-------------------------------------   ---- 
End-of-path arrival time (ps)           9467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41    1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell105   8217   9467  612023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell105        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 612053p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9437
-------------------------------------   ---- 
End-of-path arrival time (ps)           9437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell83   8187   9437  612053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell83         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 612053p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9437
-------------------------------------   ---- 
End-of-path arrival time (ps)           9437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell89   8187   9437  612053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell89         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 612054p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9436
-------------------------------------   ---- 
End-of-path arrival time (ps)           9436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell73   8186   9436  612054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell73         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612054p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9436
-------------------------------------   ---- 
End-of-path arrival time (ps)           9436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell50   8186   9436  612054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell50         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 612061p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9429
-------------------------------------   ---- 
End-of-path arrival time (ps)           9429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell53   8179   9429  612061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell53         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 612061p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9429
-------------------------------------   ---- 
End-of-path arrival time (ps)           9429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell54   8179   9429  612061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell54         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 612085p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9405
-------------------------------------   ---- 
End-of-path arrival time (ps)           9405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell67   8155   9405  612085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell67         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 612085p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9405
-------------------------------------   ---- 
End-of-path arrival time (ps)           9405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell81   8155   9405  612085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell81         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 612085p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9405
-------------------------------------   ---- 
End-of-path arrival time (ps)           9405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell85   8155   9405  612085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell85         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612094p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9396
-------------------------------------   ---- 
End-of-path arrival time (ps)           9396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell61   8146   9396  612094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell61         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 612094p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9396
-------------------------------------   ---- 
End-of-path arrival time (ps)           9396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43    1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell109   8146   9396  612094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell109        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 612147p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9343
-------------------------------------   ---- 
End-of-path arrival time (ps)           9343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell47   8093   9343  612147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell47         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612147p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9343
-------------------------------------   ---- 
End-of-path arrival time (ps)           9343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell91   8093   9343  612147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell91         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 612236p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9254
-------------------------------------   ---- 
End-of-path arrival time (ps)           9254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell84   8004   9254  612236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell84         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 612236p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9254
-------------------------------------   ---- 
End-of-path arrival time (ps)           9254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell88   8004   9254  612236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell88         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612429p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9061
-------------------------------------   ---- 
End-of-path arrival time (ps)           9061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell61   7811   9061  612429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell61         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 612429p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9061
-------------------------------------   ---- 
End-of-path arrival time (ps)           9061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41    1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell109   7811   9061  612429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell109        0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 612456p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9034
-------------------------------------   ---- 
End-of-path arrival time (ps)           9034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell48   7784   9034  612456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell48         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 612456p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9034
-------------------------------------   ---- 
End-of-path arrival time (ps)           9034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell49   7784   9034  612456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell49         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 612456p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9034
-------------------------------------   ---- 
End-of-path arrival time (ps)           9034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell51   7784   9034  612456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell51         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 612456p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9034
-------------------------------------   ---- 
End-of-path arrival time (ps)           9034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell95   7784   9034  612456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell95         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 612459p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9031
-------------------------------------   ---- 
End-of-path arrival time (ps)           9031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell80   7781   9031  612459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell80         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 612459p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9031
-------------------------------------   ---- 
End-of-path arrival time (ps)           9031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42    1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell105   7781   9031  612459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell105        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612647p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8843
-------------------------------------   ---- 
End-of-path arrival time (ps)           8843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell55   7593   8843  612647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell55         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 612647p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8843
-------------------------------------   ---- 
End-of-path arrival time (ps)           8843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell62   7593   8843  612647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell62         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 612647p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8843
-------------------------------------   ---- 
End-of-path arrival time (ps)           8843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell68   7593   8843  612647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell68         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 612664p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8826
-------------------------------------   ---- 
End-of-path arrival time (ps)           8826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell46   7576   8826  612664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell46         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 612664p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8826
-------------------------------------   ---- 
End-of-path arrival time (ps)           8826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell60   7576   8826  612664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell60         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 612664p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8826
-------------------------------------   ---- 
End-of-path arrival time (ps)           8826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44    1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell100   7576   8826  612664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell100        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 612847p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8643
-------------------------------------   ---- 
End-of-path arrival time (ps)           8643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell48   7393   8643  612847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell48         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 612847p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8643
-------------------------------------   ---- 
End-of-path arrival time (ps)           8643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell49   7393   8643  612847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell49         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 612847p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8643
-------------------------------------   ---- 
End-of-path arrival time (ps)           8643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell51   7393   8643  612847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell51         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 612847p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8643
-------------------------------------   ---- 
End-of-path arrival time (ps)           8643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell95   7393   8643  612847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell95         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 612876p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8614
-------------------------------------   ---- 
End-of-path arrival time (ps)           8614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell73   7364   8614  612876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell73         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 612880p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8610
-------------------------------------   ---- 
End-of-path arrival time (ps)           8610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell83   7360   8610  612880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell83         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 612880p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8610
-------------------------------------   ---- 
End-of-path arrival time (ps)           8610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell89   7360   8610  612880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell89         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 612894p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8596
-------------------------------------   ---- 
End-of-path arrival time (ps)           8596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell48   7346   8596  612894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell48         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 612894p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8596
-------------------------------------   ---- 
End-of-path arrival time (ps)           8596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell49   7346   8596  612894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell49         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 612894p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8596
-------------------------------------   ---- 
End-of-path arrival time (ps)           8596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell51   7346   8596  612894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell51         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 612894p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8596
-------------------------------------   ---- 
End-of-path arrival time (ps)           8596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell95   7346   8596  612894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell95         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 612950p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8540
-------------------------------------   ---- 
End-of-path arrival time (ps)           8540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell76   7290   8540  612950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell76         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 612950p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8540
-------------------------------------   ---- 
End-of-path arrival time (ps)           8540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell99   7290   8540  612950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell99         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 613183p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8307
-------------------------------------   ---- 
End-of-path arrival time (ps)           8307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell50   7057   8307  613183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell50         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613186p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8304
-------------------------------------   ---- 
End-of-path arrival time (ps)           8304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell53   7054   8304  613186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell53         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 613186p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8304
-------------------------------------   ---- 
End-of-path arrival time (ps)           8304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell54   7054   8304  613186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell54         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 613374p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8116
-------------------------------------   ---- 
End-of-path arrival time (ps)           8116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell80   6866   8116  613374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell80         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 613374p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8116
-------------------------------------   ---- 
End-of-path arrival time (ps)           8116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43    1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell105   6866   8116  613374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell105        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613503p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7987
-------------------------------------   ---- 
End-of-path arrival time (ps)           7987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell53   6737   7987  613503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell53         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 613503p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7987
-------------------------------------   ---- 
End-of-path arrival time (ps)           7987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell54   6737   7987  613503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell54         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 613932p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7558
-------------------------------------   ---- 
End-of-path arrival time (ps)           7558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell48   6308   7558  613932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell48         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 613932p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7558
-------------------------------------   ---- 
End-of-path arrival time (ps)           7558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell49   6308   7558  613932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell49         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 613932p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7558
-------------------------------------   ---- 
End-of-path arrival time (ps)           7558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell51   6308   7558  613932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell51         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 613932p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7558
-------------------------------------   ---- 
End-of-path arrival time (ps)           7558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell95   6308   7558  613932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell95         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_1
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 614040p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -5360
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5600
-------------------------------------   ---- 
End-of-path arrival time (ps)           5600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/clock                   controlcell5        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_1    controlcell5   1210   1210  610262  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/load  count7cell     4390   5600  614040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 614284p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7206
-------------------------------------   ---- 
End-of-path arrival time (ps)           7206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell61   5956   7206  614284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell61         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 614284p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7206
-------------------------------------   ---- 
End-of-path arrival time (ps)           7206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45    1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell109   5956   7206  614284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell109        0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614377p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7113
-------------------------------------   ---- 
End-of-path arrival time (ps)           7113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell47   5863   7113  614377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell47         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 614377p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7113
-------------------------------------   ---- 
End-of-path arrival time (ps)           7113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell91   5863   7113  614377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell91         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 614379p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7111
-------------------------------------   ---- 
End-of-path arrival time (ps)           7111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell83   5861   7111  614379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell83         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 614379p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7111
-------------------------------------   ---- 
End-of-path arrival time (ps)           7111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell89   5861   7111  614379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell89         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 614413p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7077
-------------------------------------   ---- 
End-of-path arrival time (ps)           7077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell73   5827   7077  614413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell73         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_4061/clk_en
Capture Clock  : Net_4061/clock_0
Path slack     : 614590p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -2100
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8310
-------------------------------------   ---- 
End-of-path arrival time (ps)           8310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/clock                   controlcell5        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0  controlcell5   1210   1210  614590  RISE       1
Net_4061/clk_en                               macrocell110   7100   8310  614590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4061/clock_0                                           macrocell110        0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 614590p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -2100
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8310
-------------------------------------   ---- 
End-of-path arrival time (ps)           8310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/clock                   controlcell5        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0  controlcell5   1210   1210  614590  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clk_en     macrocell112   7100   8310  614590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/clock
Path slack     : 614607p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -2100
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8293
-------------------------------------   ---- 
End-of-path arrival time (ps)           8293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/clock                   controlcell5        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0  controlcell5   1210   1210  614590  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/clk_en      statuscell1    7083   8293  614607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/clock                    statuscell1         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 614628p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6862
-------------------------------------   ---- 
End-of-path arrival time (ps)           6862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell76   5612   6862  614628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell76         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 614628p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6862
-------------------------------------   ---- 
End-of-path arrival time (ps)           6862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell99   5612   6862  614628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell99         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 614818p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell76   5422   6672  614818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell76         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 614818p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell99   5422   6672  614818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell99         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 615210p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6280
-------------------------------------   ---- 
End-of-path arrival time (ps)           6280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell53   5030   6280  615210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell53         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 615210p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6280
-------------------------------------   ---- 
End-of-path arrival time (ps)           6280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell54   5030   6280  615210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell54         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 615318p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6172
-------------------------------------   ---- 
End-of-path arrival time (ps)           6172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell84   4922   6172  615318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell84         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 615318p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6172
-------------------------------------   ---- 
End-of-path arrival time (ps)           6172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell88   4922   6172  615318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell88         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 615327p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell84   4913   6163  615327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell84         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 615327p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell88   4913   6163  615327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell88         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 615372p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6118
-------------------------------------   ---- 
End-of-path arrival time (ps)           6118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell83   4868   6118  615372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell83         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 615372p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6118
-------------------------------------   ---- 
End-of-path arrival time (ps)           6118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell89   4868   6118  615372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell89         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 615445p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6045
-------------------------------------   ---- 
End-of-path arrival time (ps)           6045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell66   4795   6045  615445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell66         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 615445p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6045
-------------------------------------   ---- 
End-of-path arrival time (ps)           6045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell74   4795   6045  615445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell74         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 615457p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6033
-------------------------------------   ---- 
End-of-path arrival time (ps)           6033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell80   4783   6033  615457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell80         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 615457p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6033
-------------------------------------   ---- 
End-of-path arrival time (ps)           6033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40    1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell105   4783   6033  615457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell105        0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 615543p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5947
-------------------------------------   ---- 
End-of-path arrival time (ps)           5947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell47   4697   5947  615543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell47         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615543p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5947
-------------------------------------   ---- 
End-of-path arrival time (ps)           5947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  578867  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell91   4697   5947  615543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell91         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 615717p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5773
-------------------------------------   ---- 
End-of-path arrival time (ps)           5773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell46   4523   5773  615717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell46         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 615717p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5773
-------------------------------------   ---- 
End-of-path arrival time (ps)           5773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell60   4523   5773  615717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell60         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 615717p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5773
-------------------------------------   ---- 
End-of-path arrival time (ps)           5773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42    1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell100   4523   5773  615717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell100        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 615719p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5771
-------------------------------------   ---- 
End-of-path arrival time (ps)           5771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell66   4521   5771  615719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell66         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 615719p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5771
-------------------------------------   ---- 
End-of-path arrival time (ps)           5771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell74   4521   5771  615719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell74         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 615719p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5771
-------------------------------------   ---- 
End-of-path arrival time (ps)           5771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell46   4521   5771  615719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell46         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 615719p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5771
-------------------------------------   ---- 
End-of-path arrival time (ps)           5771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell60   4521   5771  615719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell60         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 615719p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5771
-------------------------------------   ---- 
End-of-path arrival time (ps)           5771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45    1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell100   4521   5771  615719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell100        0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 615720p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5770
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell55   4520   5770  615720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell55         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 615720p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5770
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell62   4520   5770  615720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell62         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 615720p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5770
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  586175  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell68   4520   5770  615720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell68         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 615722p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5768
-------------------------------------   ---- 
End-of-path arrival time (ps)           5768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell66   4518   5768  615722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell66         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 615722p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5768
-------------------------------------   ---- 
End-of-path arrival time (ps)           5768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell74   4518   5768  615722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell74         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 615724p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5766
-------------------------------------   ---- 
End-of-path arrival time (ps)           5766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell55   4516   5766  615724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell55         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 615724p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5766
-------------------------------------   ---- 
End-of-path arrival time (ps)           5766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell62   4516   5766  615724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell62         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 615724p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5766
-------------------------------------   ---- 
End-of-path arrival time (ps)           5766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  586594  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell68   4516   5766  615724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell68         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 615764p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell76   4476   5726  615764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell76         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 615764p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell99   4476   5726  615764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell99         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 615945p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5545
-------------------------------------   ---- 
End-of-path arrival time (ps)           5545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell47   4295   5545  615945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell47         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615945p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5545
-------------------------------------   ---- 
End-of-path arrival time (ps)           5545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell91   4295   5545  615945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell91         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 615988p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell55   4252   5502  615988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell55         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 615988p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell62   4252   5502  615988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell62         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 615988p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell68   4252   5502  615988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell68         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 616101p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5389
-------------------------------------   ---- 
End-of-path arrival time (ps)           5389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell76   4139   5389  616101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell76         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 616101p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5389
-------------------------------------   ---- 
End-of-path arrival time (ps)           5389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell99   4139   5389  616101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell99         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 616335p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  588287  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell40   3215   5155  616335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 616355p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5135
-------------------------------------   ---- 
End-of-path arrival time (ps)           5135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  589255  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell44   3195   5135  616355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 616594p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  588420  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell42   2956   4896  616594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 616602p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4888
-------------------------------------   ---- 
End-of-path arrival time (ps)           4888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  589384  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell45   2948   4888  616602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 616616p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  588450  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell41   2934   4874  616616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 616628p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  589234  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell43   2922   4862  616628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 616662p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell80   3578   4828  616662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell80         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 616662p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44    1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell105   3578   4828  616662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell105        0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 616666p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell48   3574   4824  616666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell48         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 616666p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell49   3574   4824  616666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell49         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 616666p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell51   3574   4824  616666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell51         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 616666p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583036  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell95   3574   4824  616666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell95         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 616667p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell84   3573   4823  616667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell84         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 616667p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell88   3573   4823  616667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell88         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 616667p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell46   3573   4823  616667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell46         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 616667p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell60   3573   4823  616667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell60         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 616667p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41    1250   1250  583821  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell100   3573   4823  616667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell100        0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 616989p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell46   3251   4501  616989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell46         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 616989p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell60   3251   4501  616989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell60         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 616989p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43    1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell100   3251   4501  616989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell100        0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 616990p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell66   3250   4500  616990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell66         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 616990p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell74   3250   4500  616990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell74         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 616998p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell55   3242   4492  616998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell55         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 616998p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell62   3242   4492  616998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell62         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 616998p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell68   3242   4492  616998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell68         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 617000p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell84   3240   4490  617000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell84         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 617000p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  587569  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell88   3240   4490  617000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell88         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 617657p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -2100
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5243
-------------------------------------   ---- 
End-of-path arrival time (ps)           5243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/clock                   controlcell5        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0      controlcell5   1210   1210  614590  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     4033   5243  617657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/q
Path End       : Net_4061/main_1
Capture Clock  : Net_4061/clock_0
Path slack     : 617942p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clock_0                 macrocell112        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/q  macrocell112   1250   1250  617942  RISE       1
Net_4061/main_1                       macrocell110   2298   3548  617942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4061/clock_0                                           macrocell110        0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4061/q
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/clock
Path slack     : 618180p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                       -500
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6320
-------------------------------------   ---- 
End-of-path arrival time (ps)           6320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4061/clock_0                                           macrocell110        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
Net_4061/q                                  macrocell110   1250   1250  618180  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/status_0  statuscell1    5070   6320  618180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/clock                    statuscell1         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065090p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12884
-------------------------------------   ----- 
End-of-path arrival time (ps)           12884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q            macrocell26   1250   1250  1065090  RISE       1
\UART_LOG:BUART:rx_counter_load\/main_2  macrocell7    5341   6591  1065090  RISE       1
\UART_LOG:BUART:rx_counter_load\/q       macrocell7    3350   9941  1065090  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/load   count7cell    2943  12884  1065090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1065999p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13824
-------------------------------------   ----- 
End-of-path arrival time (ps)           13824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  1065319  RISE       1
\UART_LOG:BUART:rx_state_3\/main_0    macrocell26  12574  13824  1065999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066009p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11134
-------------------------------------   ----- 
End-of-path arrival time (ps)           11134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q                      macrocell21     1250   1250  1066009  RISE       1
\UART_LOG:BUART:counter_load_not\/main_3           macrocell4      4302   5552  1066009  RISE       1
\UART_LOG:BUART:counter_load_not\/q                macrocell4      3350   8902  1066009  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2233  11134  1066009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1066274p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11049
-------------------------------------   ----- 
End-of-path arrival time (ps)           11049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q         macrocell23     1250   1250  1065319  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   9799  11049  1066274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1066563p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13261
-------------------------------------   ----- 
End-of-path arrival time (ps)           13261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  1065319  RISE       1
\UART_LOG:BUART:rx_state_0\/main_0    macrocell24  12011  13261  1066563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1066563p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13261
-------------------------------------   ----- 
End-of-path arrival time (ps)           13261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  1065319  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_0  macrocell25  12011  13261  1066563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1067732p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15101
-------------------------------------   ----- 
End-of-path arrival time (ps)           15101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1067732  RISE       1
\UART_LOG:BUART:rx_status_4\/main_1                 macrocell9      3670   7250  1067732  RISE       1
\UART_LOG:BUART:rx_status_4\/q                      macrocell9      3350  10600  1067732  RISE       1
\UART_LOG:BUART:sRX:RxSts\/status_4                 statusicell2    4501  15101  1067732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_LOG:BUART:sTX:TxSts\/clock
Path slack     : 1067764p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15069
-------------------------------------   ----- 
End-of-path arrival time (ps)           15069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1067764  RISE       1
\UART_LOG:BUART:tx_status_0\/main_3                 macrocell5      5262   8842  1067764  RISE       1
\UART_LOG:BUART:tx_status_0\/q                      macrocell5      3350  12192  1067764  RISE       1
\UART_LOG:BUART:sTX:TxSts\/status_0                 statusicell1    2877  15069  1067764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069638p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7685
-------------------------------------   ---- 
End-of-path arrival time (ps)           7685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q                macrocell20     1250   1250  1066406  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   6435   7685  1069638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_3
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1070266p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9558
-------------------------------------   ---- 
End-of-path arrival time (ps)           9558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q        macrocell26   1250   1250  1065090  RISE       1
\UART_LOG:BUART:rx_status_3\/main_3  macrocell32   8308   9558  1070266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_8
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1070461p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9363
-------------------------------------   ---- 
End-of-path arrival time (ps)           9363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q      macrocell30   1250   1250  1066981  RISE       1
\UART_LOG:BUART:rx_state_0\/main_8  macrocell24   8113   9363  1070461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070520p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6803
-------------------------------------   ---- 
End-of-path arrival time (ps)           6803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q                macrocell19     1250   1250  1066531  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5553   6803  1070520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070563p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6760
-------------------------------------   ---- 
End-of-path arrival time (ps)           6760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q          macrocell28     1250   1250  1070563  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   5510   6760  1070563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1070796p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9027
-------------------------------------   ---- 
End-of-path arrival time (ps)           9027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q               macrocell24   1250   1250  1065971  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_1  macrocell29   7777   9027  1070796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell29         0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:tx_state_0\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1070972p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8851
-------------------------------------   ---- 
End-of-path arrival time (ps)           8851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1067764  RISE       1
\UART_LOG:BUART:tx_state_0\/main_3                  macrocell20     5271   8851  1070972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1071180p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8644
-------------------------------------   ---- 
End-of-path arrival time (ps)           8644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell26   1250   1250  1065090  RISE       1
\UART_LOG:BUART:rx_state_2\/main_3  macrocell27   7394   8644  1071180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:pollcount_1\/main_1
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1071513p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8310
-------------------------------------   ---- 
End-of-path arrival time (ps)           8310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1071513  RISE       1
\UART_LOG:BUART:pollcount_1\/main_1        macrocell30   6370   8310  1071513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1071525p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8299
-------------------------------------   ---- 
End-of-path arrival time (ps)           8299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1071513  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_1   macrocell28   6359   8299  1071525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071537p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8286
-------------------------------------   ---- 
End-of-path arrival time (ps)           8286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q               macrocell26   1250   1250  1065090  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_2  macrocell29   7036   8286  1071537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell29         0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:txn\/main_2
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1071572p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8252
-------------------------------------   ---- 
End-of-path arrival time (ps)           8252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q  macrocell20   1250   1250  1066406  RISE       1
\UART_LOG:BUART:txn\/main_2    macrocell18   7002   8252  1071572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1071572p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8252
-------------------------------------   ---- 
End-of-path arrival time (ps)           8252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q      macrocell20   1250   1250  1066406  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_1  macrocell22   7002   8252  1071572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1071582p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8241
-------------------------------------   ---- 
End-of-path arrival time (ps)           8241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  1070563  RISE       1
\UART_LOG:BUART:rx_state_3\/main_2   macrocell26   6991   8241  1071582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1071592p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8231
-------------------------------------   ---- 
End-of-path arrival time (ps)           8231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  1070563  RISE       1
\UART_LOG:BUART:rx_state_0\/main_2   macrocell24   6981   8231  1071592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1071592p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8231
-------------------------------------   ---- 
End-of-path arrival time (ps)           8231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q   macrocell28   1250   1250  1070563  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_2  macrocell25   6981   8231  1071592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1071721p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8103
-------------------------------------   ---- 
End-of-path arrival time (ps)           8103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell24   1250   1250  1065971  RISE       1
\UART_LOG:BUART:rx_state_2\/main_1  macrocell27   6853   8103  1071721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071761p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5562
-------------------------------------   ---- 
End-of-path arrival time (ps)           5562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067623  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   5372   5562  1071761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_1
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1071786p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8038
-------------------------------------   ---- 
End-of-path arrival time (ps)           8038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q        macrocell24   1250   1250  1065971  RISE       1
\UART_LOG:BUART:rx_status_3\/main_1  macrocell32   6788   8038  1071786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1071875p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7948
-------------------------------------   ---- 
End-of-path arrival time (ps)           7948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell27   1250   1250  1066738  RISE       1
\UART_LOG:BUART:rx_state_3\/main_4  macrocell26   6698   7948  1071875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072374p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q                macrocell24     1250   1250  1065971  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3699   4949  1072374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_6
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1072398p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7426
-------------------------------------   ---- 
End-of-path arrival time (ps)           7426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell31   1250   1250  1068403  RISE       1
\UART_LOG:BUART:rx_status_3\/main_6  macrocell32   6176   7426  1072398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:pollcount_1\/main_3
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1072407p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7416
-------------------------------------   ---- 
End-of-path arrival time (ps)           7416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell31   1250   1250  1068403  RISE       1
\UART_LOG:BUART:pollcount_1\/main_3  macrocell30   6166   7416  1072407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1072457p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7366
-------------------------------------   ---- 
End-of-path arrival time (ps)           7366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell27   1250   1250  1066738  RISE       1
\UART_LOG:BUART:rx_state_0\/main_4  macrocell24   6116   7366  1072457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1072457p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7366
-------------------------------------   ---- 
End-of-path arrival time (ps)           7366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q         macrocell27   1250   1250  1066738  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_4  macrocell25   6116   7366  1072457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1072592p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7232
-------------------------------------   ---- 
End-of-path arrival time (ps)           7232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell20   1250   1250  1066406  RISE       1
\UART_LOG:BUART:tx_state_2\/main_1  macrocell21   5982   7232  1072592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:pollcount_0\/main_1
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1072610p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7213
-------------------------------------   ---- 
End-of-path arrival time (ps)           7213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1071513  RISE       1
\UART_LOG:BUART:pollcount_0\/main_1        macrocell31   5273   7213  1072610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_9
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1072693p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q      macrocell31   1250   1250  1068403  RISE       1
\UART_LOG:BUART:rx_state_0\/main_9  macrocell24   5881   7131  1072693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:txn\/main_1
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1073028p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6795
-------------------------------------   ---- 
End-of-path arrival time (ps)           6795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q  macrocell19   1250   1250  1066531  RISE       1
\UART_LOG:BUART:txn\/main_1    macrocell18   5545   6795  1073028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1073028p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6795
-------------------------------------   ---- 
End-of-path arrival time (ps)           6795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q      macrocell19   1250   1250  1066531  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_0  macrocell22   5545   6795  1073028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1073048p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6776
-------------------------------------   ---- 
End-of-path arrival time (ps)           6776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell19   1250   1250  1066531  RISE       1
\UART_LOG:BUART:tx_state_2\/main_0  macrocell21   5526   6776  1073048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:pollcount_1\/main_0
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1073110p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6713
-------------------------------------   ---- 
End-of-path arrival time (ps)           6713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073110  RISE       1
\UART_LOG:BUART:pollcount_1\/main_0        macrocell30   4773   6713  1073110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1073119p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6705
-------------------------------------   ---- 
End-of-path arrival time (ps)           6705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073110  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_0   macrocell28   4765   6705  1073119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_LOG:BUART:txn\/main_3
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1073163p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073163  RISE       1
\UART_LOG:BUART:txn\/main_3                macrocell18     2290   6660  1073163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_4
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1073286p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6538
-------------------------------------   ---- 
End-of-path arrival time (ps)           6538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q        macrocell27   1250   1250  1066738  RISE       1
\UART_LOG:BUART:rx_status_3\/main_4  macrocell32   5288   6538  1073286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1073352p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6472
-------------------------------------   ---- 
End-of-path arrival time (ps)           6472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell21   1250   1250  1066009  RISE       1
\UART_LOG:BUART:tx_state_1\/main_3  macrocell19   5222   6472  1073352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1073352p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6472
-------------------------------------   ---- 
End-of-path arrival time (ps)           6472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell21   1250   1250  1066009  RISE       1
\UART_LOG:BUART:tx_state_0\/main_4  macrocell20   5222   6472  1073352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1073381p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6442
-------------------------------------   ---- 
End-of-path arrival time (ps)           6442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  1065319  RISE       1
\UART_LOG:BUART:rx_state_2\/main_0    macrocell27   5192   6442  1073381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1073469p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6354
-------------------------------------   ---- 
End-of-path arrival time (ps)           6354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1073469  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_2   macrocell28   4414   6354  1073469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1073710p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6113
-------------------------------------   ---- 
End-of-path arrival time (ps)           6113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067623  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_2                macrocell22     5923   6113  1073710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_2\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1073859p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5964
-------------------------------------   ---- 
End-of-path arrival time (ps)           5964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073859  RISE       1
\UART_LOG:BUART:rx_state_2\/main_6         macrocell27   4024   5964  1073859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_2\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1073863p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5960
-------------------------------------   ---- 
End-of-path arrival time (ps)           5960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073863  RISE       1
\UART_LOG:BUART:rx_state_2\/main_7         macrocell27   4020   5960  1073863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073872p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q               macrocell27   1250   1250  1066738  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_3  macrocell29   4701   5951  1073872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell29         0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_2\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1073882p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5941
-------------------------------------   ---- 
End-of-path arrival time (ps)           5941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073882  RISE       1
\UART_LOG:BUART:rx_state_2\/main_5         macrocell27   4001   5941  1073882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1074149p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell20   1250   1250  1066406  RISE       1
\UART_LOG:BUART:tx_state_1\/main_1  macrocell19   4425   5675  1074149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1074149p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell20   1250   1250  1066406  RISE       1
\UART_LOG:BUART:tx_state_0\/main_1  macrocell20   4425   5675  1074149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:pollcount_0\/main_0
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1074208p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5615
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073110  RISE       1
\UART_LOG:BUART:pollcount_0\/main_0        macrocell31   3675   5615  1074208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1074267p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5557
-------------------------------------   ---- 
End-of-path arrival time (ps)           5557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell19   1250   1250  1066531  RISE       1
\UART_LOG:BUART:tx_state_1\/main_0  macrocell19   4307   5557  1074267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1074267p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5557
-------------------------------------   ---- 
End-of-path arrival time (ps)           5557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell19   1250   1250  1066531  RISE       1
\UART_LOG:BUART:tx_state_0\/main_0  macrocell20   4307   5557  1074267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_3\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1074487p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073859  RISE       1
\UART_LOG:BUART:rx_state_3\/main_6         macrocell26   3396   5336  1074487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_3\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1074496p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5327
-------------------------------------   ---- 
End-of-path arrival time (ps)           5327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073882  RISE       1
\UART_LOG:BUART:rx_state_3\/main_5         macrocell26   3387   5327  1074496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_0\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074502p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073859  RISE       1
\UART_LOG:BUART:rx_state_0\/main_6         macrocell24   3381   5321  1074502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1074502p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073859  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_6       macrocell25   3381   5321  1074502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_0\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074520p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5303
-------------------------------------   ---- 
End-of-path arrival time (ps)           5303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073882  RISE       1
\UART_LOG:BUART:rx_state_0\/main_5         macrocell24   3363   5303  1074520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1074520p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5303
-------------------------------------   ---- 
End-of-path arrival time (ps)           5303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073882  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_5       macrocell25   3363   5303  1074520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_load_fifo\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074533p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5670
-------------------------------------   ---- 
End-of-path arrival time (ps)           5670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_load_fifo\/q            macrocell25     1250   1250  1068624  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4420   5670  1074533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_3\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1074646p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5177
-------------------------------------   ---- 
End-of-path arrival time (ps)           5177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073863  RISE       1
\UART_LOG:BUART:rx_state_3\/main_7         macrocell26   3237   5177  1074646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_0\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074662p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073863  RISE       1
\UART_LOG:BUART:rx_state_0\/main_7         macrocell24   3221   5161  1074662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1074662p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073863  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_7       macrocell25   3221   5161  1074662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_2\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1074749p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5074
-------------------------------------   ---- 
End-of-path arrival time (ps)           5074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067623  RISE       1
\UART_LOG:BUART:tx_state_2\/main_2               macrocell21     4884   5074  1074749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:tx_state_2\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1074850p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4974
-------------------------------------   ---- 
End-of-path arrival time (ps)           4974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1074850  RISE       1
\UART_LOG:BUART:tx_state_2\/main_4               macrocell21     4784   4974  1074850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:txn\/q
Path End       : \UART_LOG:BUART:txn\/main_0
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1075064p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:txn\/q       macrocell18   1250   1250  1075064  RISE       1
\UART_LOG:BUART:txn\/main_0  macrocell18   3509   4759  1075064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075099p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell22   1250   1250  1075099  RISE       1
\UART_LOG:BUART:tx_state_1\/main_5  macrocell19   3474   4724  1075099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075099p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell22   1250   1250  1075099  RISE       1
\UART_LOG:BUART:tx_state_0\/main_5  macrocell20   3474   4724  1075099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075367p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  1070563  RISE       1
\UART_LOG:BUART:rx_state_2\/main_2   macrocell27   3206   4456  1075367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:txn\/main_5
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1075416p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4407
-------------------------------------   ---- 
End-of-path arrival time (ps)           4407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1074850  RISE       1
\UART_LOG:BUART:txn\/main_5                      macrocell18     4217   4407  1075416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075619p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4204
-------------------------------------   ---- 
End-of-path arrival time (ps)           4204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell27   1250   1250  1066738  RISE       1
\UART_LOG:BUART:rx_state_2\/main_4  macrocell27   2954   4204  1075619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075774p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q        macrocell23   1250   1250  1065319  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_0  macrocell29   2799   4049  1075774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell29         0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075779p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell24   1250   1250  1065971  RISE       1
\UART_LOG:BUART:rx_state_3\/main_1  macrocell26   2795   4045  1075779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075787p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell24   1250   1250  1065971  RISE       1
\UART_LOG:BUART:rx_state_0\/main_1  macrocell24   2786   4036  1075787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075787p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q         macrocell24   1250   1250  1065971  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_1  macrocell25   2786   4036  1075787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075796p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell21   1250   1250  1066009  RISE       1
\UART_LOG:BUART:tx_state_2\/main_3  macrocell21   2777   4027  1075796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_0
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075803p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  1065319  RISE       1
\UART_LOG:BUART:rx_status_3\/main_0   macrocell32   2771   4021  1075803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:txn\/main_4
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1075807p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q  macrocell21   1250   1250  1066009  RISE       1
\UART_LOG:BUART:txn\/main_4    macrocell18   2767   4017  1075807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1075807p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q      macrocell21   1250   1250  1066009  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_3  macrocell22   2767   4017  1075807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_5
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075971p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q       macrocell30   1250   1250  1066981  RISE       1
\UART_LOG:BUART:rx_status_3\/main_5  macrocell32   2602   3852  1075971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:pollcount_1\/main_2
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1075972p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q       macrocell30   1250   1250  1066981  RISE       1
\UART_LOG:BUART:pollcount_1\/main_2  macrocell30   2601   3851  1075972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075981p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell26   1250   1250  1065090  RISE       1
\UART_LOG:BUART:rx_state_3\/main_3  macrocell26   2592   3842  1075981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075983p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell26   1250   1250  1065090  RISE       1
\UART_LOG:BUART:rx_state_0\/main_3  macrocell24   2590   3840  1075983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075983p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q         macrocell26   1250   1250  1065090  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_3  macrocell25   2590   3840  1075983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:txn\/main_6
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1075984p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q  macrocell22   1250   1250  1075099  RISE       1
\UART_LOG:BUART:txn\/main_6   macrocell18   2590   3840  1075984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075988p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell22   1250   1250  1075099  RISE       1
\UART_LOG:BUART:tx_state_2\/main_5  macrocell21   2585   3835  1075988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_1\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1076249p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067623  RISE       1
\UART_LOG:BUART:tx_state_1\/main_2               macrocell19     3384   3574  1076249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_0\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1076249p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067623  RISE       1
\UART_LOG:BUART:tx_state_0\/main_2               macrocell20     3384   3574  1076249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_2
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1076260p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  1070563  RISE       1
\UART_LOG:BUART:rx_status_3\/main_2  macrocell32   2313   3563  1076260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_last\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_8
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1076270p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_last\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_last\/q          macrocell33   1250   1250  1076270  RISE       1
\UART_LOG:BUART:rx_state_2\/main_8  macrocell27   2303   3553  1076270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:pollcount_0\/main_2
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1076279p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell31   1250   1250  1068403  RISE       1
\UART_LOG:BUART:pollcount_0\/main_2  macrocell31   2295   3545  1076279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:tx_state_1\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1077099p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2724
-------------------------------------   ---- 
End-of-path arrival time (ps)           2724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1074850  RISE       1
\UART_LOG:BUART:tx_state_1\/main_4               macrocell19     2534   2724  1077099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_status_3\/q
Path End       : \UART_LOG:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1079248p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3585
-------------------------------------   ---- 
End-of-path arrival time (ps)           3585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_status_3\/q       macrocell32    1250   1250  1079248  RISE       1
\UART_LOG:BUART:sRX:RxSts\/status_3  statusicell2   2335   3585  1079248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

