

================================================================
== Vitis HLS Report for 'Block_split1_proc5'
================================================================
* Date:           Fri Dec  1 23:01:18 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        LZW_HW
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       71|       71|  0.473 us|  0.473 us|   71|   71|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    449|    -|
|Register         |        -|    -|      87|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      87|    453|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |ap_block_state1   |        or|   0|  0|   2|           1|           1|
    |ap_block_state72  |        or|   0|  0|   2|           1|           1|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0|   4|           2|           2|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  377|         73|    1|         73|
    |ap_done                  |    9|          2|    1|          2|
    |aximm2_blk_n_AR          |    9|          2|    1|          2|
    |aximm2_blk_n_R           |    9|          2|    1|          2|
    |in_len_V_out_out_blk_n   |    9|          2|    1|          2|
    |in_out_blk_n             |    9|          2|    1|          2|
    |output_length_out_blk_n  |    9|          2|    1|          2|
    |real_start               |    9|          2|    1|          2|
    |send_data_out_blk_n      |    9|          2|    1|          2|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  449|         89|    9|         89|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |  72|   0|   72|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |in_len_V_reg_168  |  13|   0|   13|          0|
    |start_once_reg    |   1|   0|    1|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  87|   0|   87|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  Block_.split1_proc5|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  Block_.split1_proc5|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  Block_.split1_proc5|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|  Block_.split1_proc5|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  Block_.split1_proc5|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  Block_.split1_proc5|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  Block_.split1_proc5|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  Block_.split1_proc5|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|  Block_.split1_proc5|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|  Block_.split1_proc5|  return value|
|input_length              |   in|   64|     ap_none|         input_length|        scalar|
|m_axi_aximm2_AWVALID      |  out|    1|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_AWREADY      |   in|    1|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_AWADDR       |  out|   64|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_AWID         |  out|    1|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_AWLEN        |  out|   32|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_AWSIZE       |  out|    3|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_AWBURST      |  out|    2|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_AWLOCK       |  out|    2|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_AWCACHE      |  out|    4|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_AWPROT       |  out|    3|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_AWQOS        |  out|    4|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_AWREGION     |  out|    4|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_AWUSER       |  out|    1|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_WVALID       |  out|    1|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_WREADY       |   in|    1|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_WDATA        |  out|   16|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_WSTRB        |  out|    2|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_WLAST        |  out|    1|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_WID          |  out|    1|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_WUSER        |  out|    1|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_ARVALID      |  out|    1|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_ARREADY      |   in|    1|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_ARADDR       |  out|   64|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_ARID         |  out|    1|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_ARLEN        |  out|   32|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_ARSIZE       |  out|    3|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_ARBURST      |  out|    2|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_ARLOCK       |  out|    2|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_ARCACHE      |  out|    4|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_ARPROT       |  out|    3|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_ARQOS        |  out|    4|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_ARREGION     |  out|    4|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_ARUSER       |  out|    1|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_RVALID       |   in|    1|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_RREADY       |  out|    1|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_RDATA        |   in|   16|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_RLAST        |   in|    1|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_RID          |   in|    1|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_RUSER        |   in|    1|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_RRESP        |   in|    2|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_BVALID       |   in|    1|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_BREADY       |  out|    1|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_BRESP        |   in|    2|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_BID          |   in|    1|       m_axi|               aximm2|       pointer|
|m_axi_aximm2_BUSER        |   in|    1|       m_axi|               aximm2|       pointer|
|in_r                      |   in|   64|     ap_none|                 in_r|        scalar|
|send_data                 |   in|   64|     ap_none|            send_data|        scalar|
|output_length             |   in|   64|     ap_none|        output_length|        scalar|
|in_len_V_out_out_din      |  out|   13|     ap_fifo|     in_len_V_out_out|       pointer|
|in_len_V_out_out_full_n   |   in|    1|     ap_fifo|     in_len_V_out_out|       pointer|
|in_len_V_out_out_write    |  out|    1|     ap_fifo|     in_len_V_out_out|       pointer|
|in_out_din                |  out|   64|     ap_fifo|               in_out|       pointer|
|in_out_full_n             |   in|    1|     ap_fifo|               in_out|       pointer|
|in_out_write              |  out|    1|     ap_fifo|               in_out|       pointer|
|send_data_out_din         |  out|   64|     ap_fifo|        send_data_out|       pointer|
|send_data_out_full_n      |   in|    1|     ap_fifo|        send_data_out|       pointer|
|send_data_out_write       |  out|    1|     ap_fifo|        send_data_out|       pointer|
|output_length_out_din     |  out|   64|     ap_fifo|    output_length_out|       pointer|
|output_length_out_full_n  |   in|    1|     ap_fifo|    output_length_out|       pointer|
|output_length_out_write   |  out|    1|     ap_fifo|    output_length_out|       pointer|
+--------------------------+-----+-----+------------+---------------------+--------------+

