{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1536675498244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1536675498259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 11 17:18:17 2018 " "Processing started: Tue Sep 11 17:18:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1536675498259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1536675498259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pciusbtest -c pciusbtest " "Command: quartus_map --read_settings_files=on --write_settings_files=off pciusbtest -c pciusbtest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1536675498259 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1536675504900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.v 1 1 " "Found 1 design units, including 1 entities, in source file block1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.v" "" { Text "G:/pci_usb_test/Block1.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536675505900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536675505900 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "com_controller.v(747) " "Verilog HDL Event Control warning at com_controller.v(747): Event Control contains a complex event expression" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 747 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1536675506025 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "com_controller.v(767) " "Verilog HDL Event Control warning at com_controller.v(767): Event Control contains a complex event expression" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 767 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1536675506025 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "com_controller.v(782) " "Verilog HDL Event Control warning at com_controller.v(782): Event Control contains a complex event expression" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 782 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1536675506025 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "com_controller.v(795) " "Verilog HDL Event Control warning at com_controller.v(795): Event Control contains a complex event expression" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 795 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1536675506025 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "com_controller.v(806) " "Verilog HDL Event Control warning at com_controller.v(806): Event Control contains a complex event expression" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 806 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1536675506025 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "com_controller.v(817) " "Verilog HDL Event Control warning at com_controller.v(817): Event Control contains a complex event expression" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 817 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1536675506025 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "com_controller.v(860) " "Verilog HDL Event Control warning at com_controller.v(860): Event Control contains a complex event expression" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 860 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1536675506025 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "com_controller.v(871) " "Verilog HDL Event Control warning at com_controller.v(871): Event Control contains a complex event expression" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 871 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1536675506025 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "com_controller.v(882) " "Verilog HDL Event Control warning at com_controller.v(882): Event Control contains a complex event expression" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 882 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1536675506025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "com_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file com_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 COM_controller_16C550 " "Found entity 1: COM_controller_16C550" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536675506056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536675506056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.v 1 1 " "Found 1 design units, including 1 entities, in source file altpll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0.v" "" { Text "G:/pci_usb_test/altpll0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536675506165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536675506165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_counter0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.v" "" { Text "G:/pci_usb_test/lpm_counter0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536675506244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536675506244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "pci_controller.v(328) " "Verilog HDL warning at pci_controller.v(328): extended using \"x\" or \"z\"" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 328 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1536675506353 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "pci_controller.v(329) " "Verilog HDL warning at pci_controller.v(329): extended using \"x\" or \"z\"" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 329 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1536675506353 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pci_controller.v(677) " "Verilog HDL information at pci_controller.v(677): always construct contains both blocking and non-blocking assignments" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 677 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1536675506353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pci_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pci_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCI_target_controller " "Found entity 1: PCI_target_controller" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536675506369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536675506369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcimux.v 1 1 " "Found 1 design units, including 1 entities, in source file pcimux.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCIMUX " "Found entity 1: PCIMUX" {  } { { "PCIMUX.v" "" { Text "G:/pci_usb_test/PCIMUX.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536675506478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536675506478 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "pci_io.v(35) " "Verilog HDL warning at pci_io.v(35): extended using \"x\" or \"z\"" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1536675506587 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "pci_io.v(42) " "Verilog HDL warning at pci_io.v(42): extended using \"x\" or \"z\"" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1536675506587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pci_io.v 1 1 " "Found 1 design units, including 1 entities, in source file pci_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCI_io " "Found entity 1: PCI_io" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536675506587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536675506587 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lpt_controller.v(183) " "Verilog HDL warning at lpt_controller.v(183): extended using \"x\" or \"z\"" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 183 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1536675506697 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lpt_controller.v(184) " "Verilog HDL warning at lpt_controller.v(184): extended using \"x\" or \"z\"" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 184 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1536675506697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpt_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lpt_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPT_controller_82550 " "Found entity 1: LPT_controller_82550" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536675506697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536675506697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll1 " "Found entity 1: altpll1" {  } { { "altpll1.v" "" { Text "G:/pci_usb_test/altpll1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536675506791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536675506791 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_COM1_initialized com_controller.v(740) " "Verilog HDL Implicit Net warning at com_controller.v(740): created implicit net for \"is_COM1_initialized\"" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 740 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536675506791 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1536675508525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPT_controller_82550 LPT_controller_82550:b2v_inst1 " "Elaborating entity \"LPT_controller_82550\" for hierarchy \"LPT_controller_82550:b2v_inst1\"" {  } { { "Block1.v" "b2v_inst1" { Text "G:/pci_usb_test/Block1.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508525 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PSR_LPT1 lpt_controller.v(191) " "Verilog HDL Always Construct warning at lpt_controller.v(191): inferring latch(es) for variable \"PSR_LPT1\", which holds its previous value in one or more paths through the always construct" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 191 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1536675508541 "|Block1|LPT_controller_82550:b2v_inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCR_LPT1 lpt_controller.v(191) " "Verilog HDL Always Construct warning at lpt_controller.v(191): inferring latch(es) for variable \"PCR_LPT1\", which holds its previous value in one or more paths through the always construct" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 191 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1536675508541 "|Block1|LPT_controller_82550:b2v_inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PXR_LPT1 lpt_controller.v(191) " "Verilog HDL Always Construct warning at lpt_controller.v(191): inferring latch(es) for variable \"PXR_LPT1\", which holds its previous value in one or more paths through the always construct" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 191 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1536675508541 "|Block1|LPT_controller_82550:b2v_inst1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "par lpt_controller.v(21) " "Output port \"par\" at lpt_controller.v(21) has no driver" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1536675508541 "|Block1|LPT_controller_82550:b2v_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PXR_LPT1\[0\] lpt_controller.v(191) " "Inferred latch for \"PXR_LPT1\[0\]\" at lpt_controller.v(191)" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675508541 "|Block1|LPT_controller_82550:b2v_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PXR_LPT1\[1\] lpt_controller.v(191) " "Inferred latch for \"PXR_LPT1\[1\]\" at lpt_controller.v(191)" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675508541 "|Block1|LPT_controller_82550:b2v_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PXR_LPT1\[2\] lpt_controller.v(191) " "Inferred latch for \"PXR_LPT1\[2\]\" at lpt_controller.v(191)" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675508541 "|Block1|LPT_controller_82550:b2v_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PXR_LPT1\[3\] lpt_controller.v(191) " "Inferred latch for \"PXR_LPT1\[3\]\" at lpt_controller.v(191)" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675508541 "|Block1|LPT_controller_82550:b2v_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PXR_LPT1\[4\] lpt_controller.v(191) " "Inferred latch for \"PXR_LPT1\[4\]\" at lpt_controller.v(191)" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675508541 "|Block1|LPT_controller_82550:b2v_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PXR_LPT1\[5\] lpt_controller.v(191) " "Inferred latch for \"PXR_LPT1\[5\]\" at lpt_controller.v(191)" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675508541 "|Block1|LPT_controller_82550:b2v_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PXR_LPT1\[6\] lpt_controller.v(191) " "Inferred latch for \"PXR_LPT1\[6\]\" at lpt_controller.v(191)" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675508541 "|Block1|LPT_controller_82550:b2v_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PXR_LPT1\[7\] lpt_controller.v(191) " "Inferred latch for \"PXR_LPT1\[7\]\" at lpt_controller.v(191)" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675508541 "|Block1|LPT_controller_82550:b2v_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCR_LPT1\[6\] lpt_controller.v(191) " "Inferred latch for \"PCR_LPT1\[6\]\" at lpt_controller.v(191)" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675508541 "|Block1|LPT_controller_82550:b2v_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCR_LPT1\[7\] lpt_controller.v(191) " "Inferred latch for \"PCR_LPT1\[7\]\" at lpt_controller.v(191)" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675508541 "|Block1|LPT_controller_82550:b2v_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PSR_LPT1\[0\] lpt_controller.v(191) " "Inferred latch for \"PSR_LPT1\[0\]\" at lpt_controller.v(191)" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675508541 "|Block1|LPT_controller_82550:b2v_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PSR_LPT1\[1\] lpt_controller.v(191) " "Inferred latch for \"PSR_LPT1\[1\]\" at lpt_controller.v(191)" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675508541 "|Block1|LPT_controller_82550:b2v_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PSR_LPT1\[2\] lpt_controller.v(191) " "Inferred latch for \"PSR_LPT1\[2\]\" at lpt_controller.v(191)" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675508541 "|Block1|LPT_controller_82550:b2v_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:b2v_inst3 " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:b2v_inst3\"" {  } { { "Block1.v" "b2v_inst3" { Text "G:/pci_usb_test/Block1.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:b2v_inst3\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:b2v_inst3\|altpll:altpll_component\"" {  } { { "altpll0.v" "altpll_component" { Text "G:/pci_usb_test/altpll0.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:b2v_inst3\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:b2v_inst3\|altpll:altpll_component\"" {  } { { "altpll0.v" "" { Text "G:/pci_usb_test/altpll0.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:b2v_inst3\|altpll:altpll_component " "Instantiated megafunction \"altpll0:b2v_inst3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 48 " "Parameter \"clk0_multiply_by\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 3 " "Parameter \"clk1_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508775 ""}  } { { "altpll0.v" "" { Text "G:/pci_usb_test/altpll0.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1536675508775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll3.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll3 " "Found entity 1: altpll0_altpll3" {  } { { "db/altpll0_altpll3.v" "" { Text "G:/pci_usb_test/db/altpll0_altpll3.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536675508947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536675508947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll3 altpll0:b2v_inst3\|altpll:altpll_component\|altpll0_altpll3:auto_generated " "Elaborating entity \"altpll0_altpll3\" for hierarchy \"altpll0:b2v_inst3\|altpll:altpll_component\|altpll0_altpll3:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCI_target_controller PCI_target_controller:b2v_inst4 " "Elaborating entity \"PCI_target_controller\" for hierarchy \"PCI_target_controller:b2v_inst4\"" {  } { { "Block1.v" "b2v_inst4" { Text "G:/pci_usb_test/Block1.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675508978 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "BASE_ADDRESS_0_DEVICE2 pci_controller.v(87) " "Verilog HDL warning at pci_controller.v(87): object BASE_ADDRESS_0_DEVICE2 used but never assigned" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 87 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1536675508994 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "BASE_ADDRESS_1_DEVICE2 pci_controller.v(88) " "Verilog HDL warning at pci_controller.v(88): object BASE_ADDRESS_1_DEVICE2 used but never assigned" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 88 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1536675508994 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "BASE_ADDRESS_2_DEVICE2 pci_controller.v(89) " "Verilog HDL warning at pci_controller.v(89): object BASE_ADDRESS_2_DEVICE2 used but never assigned" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 89 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1536675508994 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "BASE_ADDRESS_3_DEVICE2 pci_controller.v(90) " "Verilog HDL warning at pci_controller.v(90): object BASE_ADDRESS_3_DEVICE2 used but never assigned" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 90 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1536675508994 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "BASE_ADDRESS_4_DEVICE2 pci_controller.v(91) " "Verilog HDL warning at pci_controller.v(91): object BASE_ADDRESS_4_DEVICE2 used but never assigned" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 91 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1536675508994 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "BASE_ADDRESS_5_DEVICE2 pci_controller.v(92) " "Verilog HDL warning at pci_controller.v(92): object BASE_ADDRESS_5_DEVICE2 used but never assigned" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 92 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1536675508994 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "BASE_ADDRESS_0_DEVICE3 pci_controller.v(96) " "Verilog HDL warning at pci_controller.v(96): object BASE_ADDRESS_0_DEVICE3 used but never assigned" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 96 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1536675508994 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "BASE_ADDRESS_1_DEVICE3 pci_controller.v(97) " "Verilog HDL warning at pci_controller.v(97): object BASE_ADDRESS_1_DEVICE3 used but never assigned" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 97 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1536675508994 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "BASE_ADDRESS_2_DEVICE3 pci_controller.v(98) " "Verilog HDL warning at pci_controller.v(98): object BASE_ADDRESS_2_DEVICE3 used but never assigned" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 98 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1536675508994 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "BASE_ADDRESS_3_DEVICE3 pci_controller.v(99) " "Verilog HDL warning at pci_controller.v(99): object BASE_ADDRESS_3_DEVICE3 used but never assigned" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 99 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1536675508994 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "BASE_ADDRESS_4_DEVICE3 pci_controller.v(100) " "Verilog HDL warning at pci_controller.v(100): object BASE_ADDRESS_4_DEVICE3 used but never assigned" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 100 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1536675508994 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "BASE_ADDRESS_5_DEVICE3 pci_controller.v(101) " "Verilog HDL warning at pci_controller.v(101): object BASE_ADDRESS_5_DEVICE3 used but never assigned" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 101 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1536675508994 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BASE_ADDRESS_0_DEVICE0 pci_controller.v(691) " "Verilog HDL Always Construct warning at pci_controller.v(691): inferring latch(es) for variable \"BASE_ADDRESS_0_DEVICE0\", which holds its previous value in one or more paths through the always construct" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1536675508994 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BASE_ADDRESS_1_DEVICE0 pci_controller.v(691) " "Verilog HDL Always Construct warning at pci_controller.v(691): inferring latch(es) for variable \"BASE_ADDRESS_1_DEVICE0\", which holds its previous value in one or more paths through the always construct" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1536675508994 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BASE_ADDRESS_2_DEVICE0 pci_controller.v(691) " "Verilog HDL Always Construct warning at pci_controller.v(691): inferring latch(es) for variable \"BASE_ADDRESS_2_DEVICE0\", which holds its previous value in one or more paths through the always construct" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1536675509009 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BASE_ADDRESS_3_DEVICE0 pci_controller.v(691) " "Verilog HDL Always Construct warning at pci_controller.v(691): inferring latch(es) for variable \"BASE_ADDRESS_3_DEVICE0\", which holds its previous value in one or more paths through the always construct" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1536675509009 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BASE_ADDRESS_5_DEVICE0 pci_controller.v(691) " "Verilog HDL Always Construct warning at pci_controller.v(691): inferring latch(es) for variable \"BASE_ADDRESS_5_DEVICE0\", which holds its previous value in one or more paths through the always construct" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1536675509009 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BASE_ADDRESS_2_DEVICE1 pci_controller.v(691) " "Verilog HDL Always Construct warning at pci_controller.v(691): inferring latch(es) for variable \"BASE_ADDRESS_2_DEVICE1\", which holds its previous value in one or more paths through the always construct" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1536675509009 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BASE_ADDRESS_3_DEVICE1 pci_controller.v(691) " "Verilog HDL Always Construct warning at pci_controller.v(691): inferring latch(es) for variable \"BASE_ADDRESS_3_DEVICE1\", which holds its previous value in one or more paths through the always construct" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1536675509009 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BASE_ADDRESS_4_DEVICE1 pci_controller.v(691) " "Verilog HDL Always Construct warning at pci_controller.v(691): inferring latch(es) for variable \"BASE_ADDRESS_4_DEVICE1\", which holds its previous value in one or more paths through the always construct" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1536675509009 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BASE_ADDRESS_5_DEVICE1 pci_controller.v(691) " "Verilog HDL Always Construct warning at pci_controller.v(691): inferring latch(es) for variable \"BASE_ADDRESS_5_DEVICE1\", which holds its previous value in one or more paths through the always construct" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1536675509009 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BASE_ADDRESS_0_DEVICE2 0 pci_controller.v(87) " "Net \"BASE_ADDRESS_0_DEVICE2\" at pci_controller.v(87) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1536675509009 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BASE_ADDRESS_1_DEVICE2 0 pci_controller.v(88) " "Net \"BASE_ADDRESS_1_DEVICE2\" at pci_controller.v(88) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1536675509009 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BASE_ADDRESS_2_DEVICE2 0 pci_controller.v(89) " "Net \"BASE_ADDRESS_2_DEVICE2\" at pci_controller.v(89) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 89 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1536675509009 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BASE_ADDRESS_3_DEVICE2 0 pci_controller.v(90) " "Net \"BASE_ADDRESS_3_DEVICE2\" at pci_controller.v(90) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 90 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1536675509009 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BASE_ADDRESS_4_DEVICE2\[31..8\] 0 pci_controller.v(91) " "Net \"BASE_ADDRESS_4_DEVICE2\[31..8\]\" at pci_controller.v(91) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 91 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1536675509009 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BASE_ADDRESS_5_DEVICE2\[31..8\] 0 pci_controller.v(92) " "Net \"BASE_ADDRESS_5_DEVICE2\[31..8\]\" at pci_controller.v(92) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 92 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1536675509009 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BASE_ADDRESS_0_DEVICE3 0 pci_controller.v(96) " "Net \"BASE_ADDRESS_0_DEVICE3\" at pci_controller.v(96) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1536675509009 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BASE_ADDRESS_1_DEVICE3 0 pci_controller.v(97) " "Net \"BASE_ADDRESS_1_DEVICE3\" at pci_controller.v(97) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 97 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1536675509025 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BASE_ADDRESS_2_DEVICE3 0 pci_controller.v(98) " "Net \"BASE_ADDRESS_2_DEVICE3\" at pci_controller.v(98) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 98 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1536675509025 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BASE_ADDRESS_3_DEVICE3 0 pci_controller.v(99) " "Net \"BASE_ADDRESS_3_DEVICE3\" at pci_controller.v(99) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 99 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1536675509025 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BASE_ADDRESS_4_DEVICE3\[31..8\] 0 pci_controller.v(100) " "Net \"BASE_ADDRESS_4_DEVICE3\[31..8\]\" at pci_controller.v(100) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 100 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1536675509025 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BASE_ADDRESS_5_DEVICE3\[31..8\] 0 pci_controller.v(101) " "Net \"BASE_ADDRESS_5_DEVICE3\[31..8\]\" at pci_controller.v(101) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 101 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1536675509025 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "addr_data_buf_in_word pci_controller.v(15) " "Output port \"addr_data_buf_in_word\" at pci_controller.v(15) has no driver" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1536675509025 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "addr_data_buf_in_dword pci_controller.v(16) " "Output port \"addr_data_buf_in_dword\" at pci_controller.v(16) has no driver" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1536675509025 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BAR4_DEVICE0_configured pci_controller.v(21) " "Output port \"BAR4_DEVICE0_configured\" at pci_controller.v(21) has no driver" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1536675509025 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BAR5_DEVICE0_configured pci_controller.v(22) " "Output port \"BAR5_DEVICE0_configured\" at pci_controller.v(22) has no driver" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1536675509025 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BAR4_DEVICE1_configured pci_controller.v(27) " "Output port \"BAR4_DEVICE1_configured\" at pci_controller.v(27) has no driver" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1536675509025 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BAR5_DEVICE1_configured pci_controller.v(28) " "Output port \"BAR5_DEVICE1_configured\" at pci_controller.v(28) has no driver" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1536675509025 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BAR4_DEVICE2_configured pci_controller.v(33) " "Output port \"BAR4_DEVICE2_configured\" at pci_controller.v(33) has no driver" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1536675509025 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BAR5_DEVICE2_configured pci_controller.v(34) " "Output port \"BAR5_DEVICE2_configured\" at pci_controller.v(34) has no driver" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1536675509025 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BAR4_DEVICE3_configured pci_controller.v(39) " "Output port \"BAR4_DEVICE3_configured\" at pci_controller.v(39) has no driver" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1536675509025 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BAR5_DEVICE3_configured pci_controller.v(40) " "Output port \"BAR5_DEVICE3_configured\" at pci_controller.v(40) has no driver" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1536675509025 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[0\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[0\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509025 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[1\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[1\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509025 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[2\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[2\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509025 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[3\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[3\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509025 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[4\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[4\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509025 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[5\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[5\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[6\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[6\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[7\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[7\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[8\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[8\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[9\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[9\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[10\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[10\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[11\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[11\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[12\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[12\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[13\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[13\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[14\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[14\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[15\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[15\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[16\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[16\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[17\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[17\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[18\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[18\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[19\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[19\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[20\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[20\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[21\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[21\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[22\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[22\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[23\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[23\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[24\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[24\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[25\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[25\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[26\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[26\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[27\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[27\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[28\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[28\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[29\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[29\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[30\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[30\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE1\[31\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE1\[31\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[0\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[0\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[1\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[1\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[2\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[2\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[3\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[3\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[4\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[4\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[5\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[5\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[6\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[6\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[7\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[7\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[8\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[8\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[9\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[9\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[10\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[10\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[11\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[11\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[12\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[12\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[13\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[13\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[14\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[14\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[15\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[15\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[16\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[16\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[17\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[17\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[18\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[18\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[19\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[19\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[20\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[20\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[21\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[21\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[22\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[22\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[23\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[23\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[24\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[24\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[25\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[25\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[26\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[26\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509087 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[27\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[27\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509087 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[28\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[28\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509087 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[29\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[29\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509087 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[30\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[30\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509087 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_4_DEVICE1\[31\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_4_DEVICE1\[31\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509087 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[0\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[0\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509087 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[1\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[1\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509087 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[2\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[2\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509087 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[3\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[3\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509087 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[4\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[4\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509087 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[5\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[5\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509087 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[6\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[6\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509087 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[7\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[7\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509087 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[8\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[8\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509087 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[9\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[9\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509087 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[10\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[10\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509087 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[11\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[11\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509087 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[12\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[12\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509087 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[13\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[13\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509087 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[14\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[14\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509087 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[15\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[15\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509103 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[16\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[16\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509103 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[17\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[17\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509103 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[18\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[18\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509103 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[19\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[19\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509103 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[20\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[20\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509103 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[21\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[21\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509103 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[22\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[22\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509103 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[23\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[23\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509103 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[24\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[24\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509103 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[25\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[25\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509103 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[26\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[26\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509119 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[27\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[27\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509119 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[28\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[28\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509119 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[29\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[29\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509119 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[30\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[30\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509119 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE1\[31\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE1\[31\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509119 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[0\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[0\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509119 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[1\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[1\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509119 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[2\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[2\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509119 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[3\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[3\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509119 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[4\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[4\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509119 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[5\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[5\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509119 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[6\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[6\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509119 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[7\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[7\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509119 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[8\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[8\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509119 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[9\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[9\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509119 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[10\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[10\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509119 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[11\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[11\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509119 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[12\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[12\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509119 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[13\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[13\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509119 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[14\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[14\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509119 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[15\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[15\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509134 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[16\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[16\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509134 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[17\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[17\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509134 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[18\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[18\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509134 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[19\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[19\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509134 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[20\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[20\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509134 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[21\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[21\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509134 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[22\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[22\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509134 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[23\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[23\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509134 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[24\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[24\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509134 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[25\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[25\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509134 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[26\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[26\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509150 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[27\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[27\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509150 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[28\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[28\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509150 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[29\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[29\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509150 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[30\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[30\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509150 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE1\[31\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE1\[31\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509150 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[0\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[0\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509150 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[1\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[1\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509150 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[2\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[2\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509150 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[3\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[3\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509150 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[4\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[4\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509150 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[5\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[5\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509150 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[6\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[6\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509150 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[7\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[7\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509150 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[8\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[8\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509150 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[9\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[9\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509150 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[10\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[10\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509150 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[11\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[11\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509150 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[12\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[12\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509150 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[13\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[13\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509150 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[14\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[14\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509150 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[15\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[15\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509166 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[16\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[16\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509166 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[17\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[17\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509166 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[18\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[18\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509166 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[19\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[19\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509166 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[20\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[20\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509166 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[21\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[21\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509166 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[22\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[22\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509166 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[23\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[23\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509166 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[24\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[24\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509166 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[25\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[25\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509166 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[26\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[26\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509166 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[27\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[27\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509166 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[28\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[28\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509166 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[29\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[29\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509166 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[30\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[30\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509166 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_5_DEVICE0\[31\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_5_DEVICE0\[31\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509166 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[0\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[0\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509166 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[1\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[1\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509166 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[2\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[2\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509166 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[3\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[3\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509166 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[4\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[4\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509181 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[5\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[5\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509181 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[6\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[6\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509181 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[7\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[7\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509181 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[8\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[8\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509181 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[9\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[9\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509181 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[10\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[10\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509181 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[11\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[11\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509181 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[12\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[12\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509181 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[13\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[13\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509181 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[14\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[14\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509181 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[15\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[15\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509197 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[16\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[16\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509197 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[17\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[17\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509197 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[18\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[18\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509197 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[19\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[19\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509197 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[20\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[20\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509197 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[21\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[21\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509197 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[22\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[22\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509197 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[23\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[23\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509197 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[24\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[24\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509197 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[25\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[25\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509197 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[26\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[26\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509197 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[27\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[27\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509197 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[28\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[28\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509197 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[29\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[29\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509197 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[30\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[30\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509197 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_3_DEVICE0\[31\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_3_DEVICE0\[31\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509197 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[0\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[0\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509197 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[1\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[1\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509197 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[2\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[2\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509197 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[3\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[3\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509197 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[4\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[4\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509212 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[5\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[5\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509212 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[6\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[6\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509212 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[7\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[7\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509212 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[8\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[8\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509212 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[9\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[9\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509212 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[10\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[10\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509212 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[11\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[11\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509212 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[12\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[12\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509212 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[13\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[13\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509212 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[14\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[14\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509212 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[15\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[15\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509212 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[16\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[16\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509212 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[17\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[17\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509212 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[18\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[18\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509212 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[19\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[19\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509212 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[20\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[20\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509212 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[21\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[21\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509212 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[22\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[22\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509212 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[23\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[23\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509212 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[24\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[24\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675509212 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[25\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[25\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510025 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[26\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[26\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510025 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[27\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[27\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510025 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[28\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[28\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510025 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[29\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[29\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510025 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[30\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[30\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510025 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_2_DEVICE0\[31\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_2_DEVICE0\[31\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510025 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[0\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[0\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510025 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[1\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[1\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510025 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[2\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[2\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510025 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[3\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[3\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510025 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[4\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[4\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[5\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[5\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[6\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[6\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[7\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[7\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[8\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[8\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[9\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[9\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[10\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[10\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[11\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[11\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[12\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[12\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[13\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[13\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[14\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[14\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[15\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[15\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[16\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[16\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[17\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[17\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[18\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[18\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[19\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[19\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[20\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[20\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[21\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[21\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[22\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[22\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[23\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[23\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[24\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[24\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510041 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[25\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[25\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[26\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[26\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[27\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[27\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[28\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[28\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[29\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[29\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[30\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[30\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_1_DEVICE0\[31\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_1_DEVICE0\[31\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[0\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[0\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[1\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[1\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[2\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[2\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[3\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[3\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[4\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[4\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[5\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[5\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[6\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[6\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510056 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[7\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[7\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[8\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[8\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[9\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[9\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[10\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[10\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[11\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[11\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[12\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[12\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[13\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[13\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[14\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[14\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[15\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[15\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[16\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[16\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[17\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[17\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[18\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[18\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[19\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[19\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[20\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[20\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[21\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[21\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[22\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[22\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[23\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[23\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[24\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[24\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510072 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[25\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[25\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510087 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[26\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[26\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510087 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[27\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[27\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510087 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[28\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[28\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510087 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[29\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[29\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510087 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[30\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[30\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510087 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BASE_ADDRESS_0_DEVICE0\[31\] pci_controller.v(691) " "Inferred latch for \"BASE_ADDRESS_0_DEVICE0\[31\]\" at pci_controller.v(691)" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 691 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510087 "|Block1|PCI_target_controller:b2v_inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCI_io PCI_io:b2v_inst8 " "Elaborating entity \"PCI_io\" for hierarchy \"PCI_io:b2v_inst8\"" {  } { { "Block1.v" "b2v_inst8" { Text "G:/pci_usb_test/Block1.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675510119 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pci_io.v(23) " "Verilog HDL Case Statement information at pci_io.v(23): all case item expressions in this case statement are onehot" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 23 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1536675510119 "|Block1|PCI_io:b2v_inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COM_controller_16C550 COM_controller_16C550:b2v_inst9 " "Elaborating entity \"COM_controller_16C550\" for hierarchy \"COM_controller_16C550:b2v_inst9\"" {  } { { "Block1.v" "b2v_inst9" { Text "G:/pci_usb_test/Block1.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675510166 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "baudclk_24000kHz com_controller.v(125) " "Verilog HDL or VHDL warning at com_controller.v(125): object \"baudclk_24000kHz\" assigned a value but never read" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1536675510181 "|Block1|COM_controller_16C550:b2v_inst9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_422_485 com_controller.v(135) " "Verilog HDL or VHDL warning at com_controller.v(135): object \"is_422_485\" assigned a value but never read" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1536675510181 "|Block1|COM_controller_16C550:b2v_inst9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TSR_COM1_load_rising_edge com_controller.v(142) " "Verilog HDL or VHDL warning at com_controller.v(142): object \"TSR_COM1_load_rising_edge\" assigned a value but never read" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1536675510181 "|Block1|COM_controller_16C550:b2v_inst9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COM1_RESET com_controller.v(153) " "Verilog HDL or VHDL warning at com_controller.v(153): object \"COM1_RESET\" assigned a value but never read" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1536675510181 "|Block1|COM_controller_16C550:b2v_inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 com_controller.v(432) " "Verilog HDL assignment warning at com_controller.v(432): truncated value with size 32 to match size of target (4)" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1536675510181 "|Block1|COM_controller_16C550:b2v_inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 com_controller.v(518) " "Verilog HDL assignment warning at com_controller.v(518): truncated value with size 32 to match size of target (4)" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1536675510181 "|Block1|COM_controller_16C550:b2v_inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 com_controller.v(616) " "Verilog HDL assignment warning at com_controller.v(616): truncated value with size 32 to match size of target (21)" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1536675510181 "|Block1|COM_controller_16C550:b2v_inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 com_controller.v(636) " "Verilog HDL assignment warning at com_controller.v(636): truncated value with size 32 to match size of target (21)" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1536675510181 "|Block1|COM_controller_16C550:b2v_inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 com_controller.v(663) " "Verilog HDL assignment warning at com_controller.v(663): truncated value with size 32 to match size of target (4)" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1536675510181 "|Block1|COM_controller_16C550:b2v_inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 com_controller.v(778) " "Verilog HDL assignment warning at com_controller.v(778): truncated value with size 32 to match size of target (6)" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1536675510197 "|Block1|COM_controller_16C550:b2v_inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 com_controller.v(802) " "Verilog HDL assignment warning at com_controller.v(802): truncated value with size 32 to match size of target (4)" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1536675510197 "|Block1|COM_controller_16C550:b2v_inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 com_controller.v(941) " "Verilog HDL assignment warning at com_controller.v(941): truncated value with size 32 to match size of target (4)" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1536675510197 "|Block1|COM_controller_16C550:b2v_inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 com_controller.v(943) " "Verilog HDL assignment warning at com_controller.v(943): truncated value with size 32 to match size of target (4)" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1536675510197 "|Block1|COM_controller_16C550:b2v_inst9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IIR_COM1 com_controller.v(907) " "Verilog HDL Always Construct warning at com_controller.v(907): inferring latch(es) for variable \"IIR_COM1\", which holds its previous value in one or more paths through the always construct" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 907 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1536675510197 "|Block1|COM_controller_16C550:b2v_inst9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FCR_COM1 com_controller.v(907) " "Verilog HDL Always Construct warning at com_controller.v(907): inferring latch(es) for variable \"FCR_COM1\", which holds its previous value in one or more paths through the always construct" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 907 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1536675510197 "|Block1|COM_controller_16C550:b2v_inst9"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "par com_controller.v(20) " "Output port \"par\" at com_controller.v(20) has no driver" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1536675510212 "|Block1|COM_controller_16C550:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FCR_COM1\[0\] com_controller.v(907) " "Inferred latch for \"FCR_COM1\[0\]\" at com_controller.v(907)" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 907 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510212 "|Block1|COM_controller_16C550:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FCR_COM1\[2\] com_controller.v(907) " "Inferred latch for \"FCR_COM1\[2\]\" at com_controller.v(907)" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 907 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510212 "|Block1|COM_controller_16C550:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FCR_COM1\[6\] com_controller.v(907) " "Inferred latch for \"FCR_COM1\[6\]\" at com_controller.v(907)" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 907 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510212 "|Block1|COM_controller_16C550:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FCR_COM1\[7\] com_controller.v(907) " "Inferred latch for \"FCR_COM1\[7\]\" at com_controller.v(907)" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 907 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510212 "|Block1|COM_controller_16C550:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IIR_COM1\[4\] com_controller.v(907) " "Inferred latch for \"IIR_COM1\[4\]\" at com_controller.v(907)" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 907 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510212 "|Block1|COM_controller_16C550:b2v_inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IIR_COM1\[5\] com_controller.v(907) " "Inferred latch for \"IIR_COM1\[5\]\" at com_controller.v(907)" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 907 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536675510212 "|Block1|COM_controller_16C550:b2v_inst9"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PCI_target_controller:b2v_inst4\|cbe_buf_in\[0\] " "Converted tri-state buffer \"PCI_target_controller:b2v_inst4\|cbe_buf_in\[0\]\" feeding internal logic into a wire" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 279 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1536675524119 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PCI_target_controller:b2v_inst4\|cbe_buf_in\[1\] " "Converted tri-state buffer \"PCI_target_controller:b2v_inst4\|cbe_buf_in\[1\]\" feeding internal logic into a wire" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 279 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1536675524119 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PCI_target_controller:b2v_inst4\|cbe_buf_in\[2\] " "Converted tri-state buffer \"PCI_target_controller:b2v_inst4\|cbe_buf_in\[2\]\" feeding internal logic into a wire" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 279 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1536675524119 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PCI_target_controller:b2v_inst4\|cbe_buf_in\[3\] " "Converted tri-state buffer \"PCI_target_controller:b2v_inst4\|cbe_buf_in\[3\]\" feeding internal logic into a wire" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 279 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1536675524119 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1536675524119 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "COM_controller_16C550:b2v_inst9\|FIFO_RX_COM1_rtl_0 " "Inferred dual-clock RAM node \"COM_controller_16C550:b2v_inst9\|FIFO_RX_COM1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1536675542510 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "COM_controller_16C550:b2v_inst9\|FIFO_TX_COM1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"COM_controller_16C550:b2v_inst9\|FIFO_TX_COM1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1536675544307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1536675544307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1536675544307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1536675544307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1536675544307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1536675544307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1536675544307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1536675544307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1536675544307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1536675544307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1536675544307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1536675544307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1536675544307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1536675544307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1536675544307 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1536675544307 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "COM_controller_16C550:b2v_inst9\|FIFO_RX_COM1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"COM_controller_16C550:b2v_inst9\|FIFO_RX_COM1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1536675544307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1536675544307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1536675544307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1536675544307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1536675544307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1536675544307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1536675544307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1536675544307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1536675544307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1536675544307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1536675544307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1536675544307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1536675544307 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1536675544307 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1536675544307 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1536675544307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "COM_controller_16C550:b2v_inst9\|altsyncram:FIFO_TX_COM1_rtl_0 " "Elaborated megafunction instantiation \"COM_controller_16C550:b2v_inst9\|altsyncram:FIFO_TX_COM1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536675545307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "COM_controller_16C550:b2v_inst9\|altsyncram:FIFO_TX_COM1_rtl_0 " "Instantiated megafunction \"COM_controller_16C550:b2v_inst9\|altsyncram:FIFO_TX_COM1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675545307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675545307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675545307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675545307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675545307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675545307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675545307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675545307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675545307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675545307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675545307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675545307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675545307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675545307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675545307 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1536675545307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dog1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dog1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dog1 " "Found entity 1: altsyncram_dog1" {  } { { "db/altsyncram_dog1.tdf" "" { Text "G:/pci_usb_test/db/altsyncram_dog1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536675548791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536675548791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "COM_controller_16C550:b2v_inst9\|altsyncram:FIFO_RX_COM1_rtl_0 " "Elaborated megafunction instantiation \"COM_controller_16C550:b2v_inst9\|altsyncram:FIFO_RX_COM1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536675548838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "COM_controller_16C550:b2v_inst9\|altsyncram:FIFO_RX_COM1_rtl_0 " "Instantiated megafunction \"COM_controller_16C550:b2v_inst9\|altsyncram:FIFO_RX_COM1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675548838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675548838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675548838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675548838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675548838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675548838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675548838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675548838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675548838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675548838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675548838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675548838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675548838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536675548838 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1536675548838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qae1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qae1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qae1 " "Found entity 1: altsyncram_qae1" {  } { { "db/altsyncram_qae1.tdf" "" { Text "G:/pci_usb_test/db/altsyncram_qae1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536675552291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536675552291 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1536675555010 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "STROBE " "Inserted always-enabled tri-state buffer between \"STROBE\" and its non-tri-state driver." {  } { { "Block1.v" "" { Text "G:/pci_usb_test/Block1.v" 80 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1536675556822 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SIN " "Inserted always-enabled tri-state buffer between \"SIN\" and its non-tri-state driver." {  } { { "Block1.v" "" { Text "G:/pci_usb_test/Block1.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1536675556822 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AFD " "Inserted always-enabled tri-state buffer between \"AFD\" and its non-tri-state driver." {  } { { "Block1.v" "" { Text "G:/pci_usb_test/Block1.v" 82 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1536675556822 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "INIT " "Inserted always-enabled tri-state buffer between \"INIT\" and its non-tri-state driver." {  } { { "Block1.v" "" { Text "G:/pci_usb_test/Block1.v" 83 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1536675556822 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1536675556822 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "par " "Bidir \"par\" has no driver" {  } { { "Block1.v" "" { Text "G:/pci_usb_test/Block1.v" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1536675557619 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1536675557619 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[17\] PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[17\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[17\]\" to the node \"PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[17\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[1\] PCI_target_controller:b2v_inst4\|in_adress\[1\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[1\]\" to the node \"PCI_target_controller:b2v_inst4\|in_adress\[1\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[25\] PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[25\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[25\]\" to the node \"PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[25\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[9\] PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[9\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[9\]\" to the node \"PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[9\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[8\] PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[8\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[8\]\" to the node \"PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[8\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[10\] PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[10\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[10\]\" to the node \"PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[10\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[11\] PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[11\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[11\]\" to the node \"PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[11\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[12\] PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[12\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[12\]\" to the node \"PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[12\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[13\] PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[13\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[13\]\" to the node \"PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[13\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[14\] PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[14\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[14\]\" to the node \"PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[14\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[15\] PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[15\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[15\]\" to the node \"PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[15\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[16\] PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[16\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[16\]\" to the node \"PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[16\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[18\] PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[18\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[18\]\" to the node \"PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[18\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[19\] PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[19\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[19\]\" to the node \"PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[19\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[20\] PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[20\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[20\]\" to the node \"PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[20\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[21\] PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[21\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[21\]\" to the node \"PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[21\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[22\] PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[22\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[22\]\" to the node \"PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[22\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[23\] PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[23\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[23\]\" to the node \"PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[23\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[24\] PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[24\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[24\]\" to the node \"PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[24\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[26\] PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[26\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[26\]\" to the node \"PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[26\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[27\] PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[27\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[27\]\" to the node \"PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[27\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[28\] PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[28\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[28\]\" to the node \"PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[28\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[29\] PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[29\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[29\]\" to the node \"PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[29\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[30\] PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[30\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[30\]\" to the node \"PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[30\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[31\] PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[31\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[31\]\" to the node \"PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[31\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[0\] PCI_target_controller:b2v_inst4\|in_adress\[0\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[0\]\" to the node \"PCI_target_controller:b2v_inst4\|in_adress\[0\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[3\] PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[3\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[3\]\" to the node \"PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[3\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[2\] PCI_target_controller:b2v_inst4\|in_adress\[2\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[2\]\" to the node \"PCI_target_controller:b2v_inst4\|in_adress\[2\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[7\] PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[7\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[7\]\" to the node \"PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[7\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[6\] PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[6\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[6\]\" to the node \"PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[6\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[5\] PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[5\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[5\]\" to the node \"PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[5\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_target_controller:b2v_inst4\|addr_data_buf_in\[4\] PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[4\] " "Converted the fan-out from the tri-state buffer \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[4\]\" to the node \"PCI_target_controller:b2v_inst4\|BASE_ADDRESS_0_DEVICE1\[4\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "G:/pci_usb_test/pci_controller.v" 287 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LPT_controller_82550:b2v_inst1\|data_buf_in\[0\] LPT_controller_82550:b2v_inst1\|PIR_LPT1\[0\] " "Converted the fan-out from the tri-state buffer \"LPT_controller_82550:b2v_inst1\|data_buf_in\[0\]\" to the node \"LPT_controller_82550:b2v_inst1\|PIR_LPT1\[0\]\" into an OR gate" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 182 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LPT_controller_82550:b2v_inst1\|data_buf_in\[1\] LPT_controller_82550:b2v_inst1\|PIR_LPT1\[1\] " "Converted the fan-out from the tri-state buffer \"LPT_controller_82550:b2v_inst1\|data_buf_in\[1\]\" to the node \"LPT_controller_82550:b2v_inst1\|PIR_LPT1\[1\]\" into an OR gate" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 182 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LPT_controller_82550:b2v_inst1\|data_buf_in\[2\] LPT_controller_82550:b2v_inst1\|PIR_LPT1\[2\] " "Converted the fan-out from the tri-state buffer \"LPT_controller_82550:b2v_inst1\|data_buf_in\[2\]\" to the node \"LPT_controller_82550:b2v_inst1\|PIR_LPT1\[2\]\" into an OR gate" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 182 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LPT_controller_82550:b2v_inst1\|data_buf_in\[3\] LPT_controller_82550:b2v_inst1\|PIR_LPT1\[3\] " "Converted the fan-out from the tri-state buffer \"LPT_controller_82550:b2v_inst1\|data_buf_in\[3\]\" to the node \"LPT_controller_82550:b2v_inst1\|PIR_LPT1\[3\]\" into an OR gate" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 182 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LPT_controller_82550:b2v_inst1\|data_buf_in\[4\] LPT_controller_82550:b2v_inst1\|PIR_LPT1\[4\] " "Converted the fan-out from the tri-state buffer \"LPT_controller_82550:b2v_inst1\|data_buf_in\[4\]\" to the node \"LPT_controller_82550:b2v_inst1\|PIR_LPT1\[4\]\" into an OR gate" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 182 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LPT_controller_82550:b2v_inst1\|data_buf_in\[5\] LPT_controller_82550:b2v_inst1\|PIR_LPT1\[5\] " "Converted the fan-out from the tri-state buffer \"LPT_controller_82550:b2v_inst1\|data_buf_in\[5\]\" to the node \"LPT_controller_82550:b2v_inst1\|PIR_LPT1\[5\]\" into an OR gate" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 182 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LPT_controller_82550:b2v_inst1\|data_buf_in\[6\] LPT_controller_82550:b2v_inst1\|PIR_LPT1\[6\] " "Converted the fan-out from the tri-state buffer \"LPT_controller_82550:b2v_inst1\|data_buf_in\[6\]\" to the node \"LPT_controller_82550:b2v_inst1\|PIR_LPT1\[6\]\" into an OR gate" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 182 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LPT_controller_82550:b2v_inst1\|data_buf_in\[7\] LPT_controller_82550:b2v_inst1\|PIR_LPT1\[7\] " "Converted the fan-out from the tri-state buffer \"LPT_controller_82550:b2v_inst1\|data_buf_in\[7\]\" to the node \"LPT_controller_82550:b2v_inst1\|PIR_LPT1\[7\]\" into an OR gate" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 182 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[17\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[17\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[17\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[17\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[1\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[1\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[1\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[1\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[25\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[25\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[25\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[25\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[9\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[9\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[9\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[9\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[8\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[8\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[8\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[8\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[10\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[10\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[10\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[10\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[11\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[11\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[11\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[11\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[12\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[12\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[12\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[12\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[13\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[13\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[13\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[13\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[14\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[14\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[14\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[14\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[15\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[15\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[15\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[15\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[16\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[16\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[16\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[16\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[18\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[18\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[18\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[18\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[19\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[19\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[19\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[19\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[20\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[20\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[20\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[20\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[21\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[21\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[21\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[21\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[22\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[22\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[22\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[22\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[23\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[23\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[23\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[23\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[24\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[24\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[24\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[24\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[26\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[26\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[26\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[26\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[27\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[27\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[27\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[27\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[28\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[28\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[28\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[28\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[29\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[29\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[29\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[29\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[30\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[30\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[30\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[30\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[31\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[31\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[31\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[31\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[0\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[0\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[0\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[0\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[3\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[3\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[3\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[3\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[2\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[2\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[2\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[2\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[7\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[7\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[7\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[7\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[6\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[6\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[6\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[6\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[5\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[5\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[5\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[5\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCI_io:b2v_inst8\|out_in_addr_data_buf\[4\] PCI_target_controller:b2v_inst4\|addr_data_buf_in\[4\] " "Converted the fan-out from the tri-state buffer \"PCI_io:b2v_inst8\|out_in_addr_data_buf\[4\]\" to the node \"PCI_target_controller:b2v_inst4\|addr_data_buf_in\[4\]\" into an OR gate" {  } { { "pci_io.v" "" { Text "G:/pci_usb_test/pci_io.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LPT_controller_82550:b2v_inst1\|data\[0\] LPT_controller_82550:b2v_inst1\|data_buf_in\[0\] " "Converted the fan-out from the tri-state buffer \"LPT_controller_82550:b2v_inst1\|data\[0\]\" to the node \"LPT_controller_82550:b2v_inst1\|data_buf_in\[0\]\" into an OR gate" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LPT_controller_82550:b2v_inst1\|data\[1\] LPT_controller_82550:b2v_inst1\|data_buf_in\[1\] " "Converted the fan-out from the tri-state buffer \"LPT_controller_82550:b2v_inst1\|data\[1\]\" to the node \"LPT_controller_82550:b2v_inst1\|data_buf_in\[1\]\" into an OR gate" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LPT_controller_82550:b2v_inst1\|data\[2\] LPT_controller_82550:b2v_inst1\|data_buf_in\[2\] " "Converted the fan-out from the tri-state buffer \"LPT_controller_82550:b2v_inst1\|data\[2\]\" to the node \"LPT_controller_82550:b2v_inst1\|data_buf_in\[2\]\" into an OR gate" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LPT_controller_82550:b2v_inst1\|data\[3\] LPT_controller_82550:b2v_inst1\|data_buf_in\[3\] " "Converted the fan-out from the tri-state buffer \"LPT_controller_82550:b2v_inst1\|data\[3\]\" to the node \"LPT_controller_82550:b2v_inst1\|data_buf_in\[3\]\" into an OR gate" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LPT_controller_82550:b2v_inst1\|data\[4\] LPT_controller_82550:b2v_inst1\|data_buf_in\[4\] " "Converted the fan-out from the tri-state buffer \"LPT_controller_82550:b2v_inst1\|data\[4\]\" to the node \"LPT_controller_82550:b2v_inst1\|data_buf_in\[4\]\" into an OR gate" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LPT_controller_82550:b2v_inst1\|data\[5\] LPT_controller_82550:b2v_inst1\|data_buf_in\[5\] " "Converted the fan-out from the tri-state buffer \"LPT_controller_82550:b2v_inst1\|data\[5\]\" to the node \"LPT_controller_82550:b2v_inst1\|data_buf_in\[5\]\" into an OR gate" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LPT_controller_82550:b2v_inst1\|data\[6\] LPT_controller_82550:b2v_inst1\|data_buf_in\[6\] " "Converted the fan-out from the tri-state buffer \"LPT_controller_82550:b2v_inst1\|data\[6\]\" to the node \"LPT_controller_82550:b2v_inst1\|data_buf_in\[6\]\" into an OR gate" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LPT_controller_82550:b2v_inst1\|data\[7\] LPT_controller_82550:b2v_inst1\|data_buf_in\[7\] " "Converted the fan-out from the tri-state buffer \"LPT_controller_82550:b2v_inst1\|data\[7\]\" to the node \"LPT_controller_82550:b2v_inst1\|data_buf_in\[7\]\" into an OR gate" {  } { { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1536675557682 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1536675557682 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 925 -1 0 } } { "Block1.v" "" { Text "G:/pci_usb_test/Block1.v" 173 -1 0 } } { "lpt_controller.v" "" { Text "G:/pci_usb_test/lpt_controller.v" 203 -1 0 } } { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 579 -1 0 } } { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 118 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1536675557822 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1536675557822 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "trdy~synth " "Node \"trdy~synth\"" {  } { { "Block1.v" "" { Text "G:/pci_usb_test/Block1.v" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536675558494 ""} { "Warning" "WMLS_MLS_NODE_NAME" "devsel~synth " "Node \"devsel~synth\"" {  } { { "Block1.v" "" { Text "G:/pci_usb_test/Block1.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536675558494 ""} { "Warning" "WMLS_MLS_NODE_NAME" "STROBE~synth " "Node \"STROBE~synth\"" {  } { { "Block1.v" "" { Text "G:/pci_usb_test/Block1.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536675558494 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SIN~synth " "Node \"SIN~synth\"" {  } { { "Block1.v" "" { Text "G:/pci_usb_test/Block1.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536675558494 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AFD~synth " "Node \"AFD~synth\"" {  } { { "Block1.v" "" { Text "G:/pci_usb_test/Block1.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536675558494 ""} { "Warning" "WMLS_MLS_NODE_NAME" "INIT~synth " "Node \"INIT~synth\"" {  } { { "Block1.v" "" { Text "G:/pci_usb_test/Block1.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536675558494 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1536675558494 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1536675561572 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "41 " "41 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1536675569463 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/pci_usb_test/output_files/pciusbtest.map.smsg " "Generated suppressed messages file G:/pci_usb_test/output_files/pciusbtest.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1536675573291 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1536675587198 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536675587198 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "altpll0:b2v_inst3\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"altpll0:b2v_inst3\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/altpll0_altpll3.v" "" { Text "G:/pci_usb_test/db/altpll0_altpll3.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "altpll0.v" "" { Text "G:/pci_usb_test/altpll0.v" 98 0 0 } } { "Block1.v" "" { Text "G:/pci_usb_test/Block1.v" 188 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1536675591198 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "intd " "No output dependent on input pin \"intd\"" {  } { { "Block1.v" "" { Text "G:/pci_usb_test/Block1.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536675594213 "|Block1|intd"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "intc " "No output dependent on input pin \"intc\"" {  } { { "Block1.v" "" { Text "G:/pci_usb_test/Block1.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536675594213 "|Block1|intc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "intb " "No output dependent on input pin \"intb\"" {  } { { "Block1.v" "" { Text "G:/pci_usb_test/Block1.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536675594213 "|Block1|intb"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1536675594213 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1084 " "Implemented 1084 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1536675594213 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1536675594213 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "47 " "Implemented 47 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1536675594213 ""} { "Info" "ICUT_CUT_TM_LCELLS" "994 " "Implemented 994 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1536675594213 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1536675594213 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1536675594213 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1536675594213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 180 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 180 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "395 " "Peak virtual memory: 395 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1536675605104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 11 17:20:05 2018 " "Processing ended: Tue Sep 11 17:20:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1536675605104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:48 " "Elapsed time: 00:01:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1536675605104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1536675605104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1536675605104 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1536675616245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1536675616260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 11 17:20:14 2018 " "Processing started: Tue Sep 11 17:20:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1536675616260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1536675616260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pciusbtest -c pciusbtest " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pciusbtest -c pciusbtest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1536675616276 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1536675616339 ""}
{ "Info" "0" "" "Project  = pciusbtest" {  } {  } 0 0 "Project  = pciusbtest" 0 0 "Fitter" 0 0 1536675616339 ""}
{ "Info" "0" "" "Revision = pciusbtest" {  } {  } 0 0 "Revision = pciusbtest" 0 0 "Fitter" 0 0 1536675616339 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1536675621198 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pciusbtest EP3C10E144C7 " "Selected device EP3C10E144C7 for design \"pciusbtest\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1536675621229 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1536675621276 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1536675621276 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:b2v_inst3\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"altpll0:b2v_inst3\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:b2v_inst3\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|wire_pll1_clk\[0\] 48 25 0 0 " "Implementing clock multiplication of 48, clock division of 25, and phase shift of 0 degrees (0 ps) for altpll0:b2v_inst3\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll0_altpll3.v" "" { Text "G:/pci_usb_test/db/altpll0_altpll3.v" 45 -1 0 } } { "" "" { Generic "G:/pci_usb_test/" { { 0 { 0 ""} 0 658 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1536675621339 ""}  } { { "db/altpll0_altpll3.v" "" { Text "G:/pci_usb_test/db/altpll0_altpll3.v" 45 -1 0 } } { "" "" { Generic "G:/pci_usb_test/" { { 0 { 0 ""} 0 658 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1536675621339 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1536675624792 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1536675624792 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144C7 " "Device EP3C5E144C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1536675624995 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144I7 " "Device EP3C5E144I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1536675624995 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144I7 " "Device EP3C10E144I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1536675624995 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C7 " "Device EP3C16E144C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1536675624995 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144I7 " "Device EP3C16E144I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1536675624995 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C7 " "Device EP3C25E144C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1536675624995 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144I7 " "Device EP3C25E144I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1536675624995 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1536675624995 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1536675625839 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1536675625839 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1536675625854 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 73 " "No exact pin location assignment(s) for 2 pins of 73 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led2 " "Pin led2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { led2 } } } { "Block1.v" "" { Text "G:/pci_usb_test/Block1.v" 72 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { led2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/pci_usb_test/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536675626198 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS422_TX_MINUS " "Pin RS422_TX_MINUS not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { RS422_TX_MINUS } } } { "Block1.v" "" { Text "G:/pci_usb_test/Block1.v" 76 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS422_TX_MINUS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/pci_usb_test/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536675626198 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1536675626198 ""}
{ "Info" "ISTA_SDC_FOUND" "pciusbtest.sdc " "Reading SDC File: 'pciusbtest.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1536675626729 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pciusbtest.sdc 42 clock port " "Ignored filter at pciusbtest.sdc(42): clock could not be matched with a port" {  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536675626745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock pciusbtest.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at pciusbtest.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clock\} -period 2.000 \[get_ports \{clock\}\] " "create_clock -name \{clock\} -period 2.000 \[get_ports \{clock\}\]" {  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1536675626745 ""}  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536675626745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pciusbtest.sdc 49 inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at pciusbtest.sdc(49): inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536675626745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pciusbtest.sdc 49 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at pciusbtest.sdc(49): inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536675626745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock pciusbtest.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at pciusbtest.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -divide_by 10000 -master_clock \{clock\} \[get_pins \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  " "create_generated_clock -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -divide_by 10000 -master_clock \{clock\} \[get_pins \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " {  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1536675626745 ""}  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536675626745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock pciusbtest.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at pciusbtest.sdc(49): Argument -source is an empty collection" {  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536675626745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pciusbtest.sdc 62 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at pciusbtest.sdc(62): inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536675626745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty pciusbtest.sdc 62 Argument -rise_from with value \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at pciusbtest.sdc(62): Argument -rise_from with value \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1536675626761 ""}  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536675626761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty pciusbtest.sdc 62 Argument -rise_to with value \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at pciusbtest.sdc(62): Argument -rise_to with value \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536675626761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty pciusbtest.sdc 63 Argument -rise_from with value \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at pciusbtest.sdc(63): Argument -rise_from with value \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1536675626761 ""}  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536675626761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty pciusbtest.sdc 63 Argument -fall_to with value \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at pciusbtest.sdc(63): Argument -fall_to with value \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536675626761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty pciusbtest.sdc 64 Argument -fall_from with value \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at pciusbtest.sdc(64): Argument -fall_from with value \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1536675626761 ""}  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536675626761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty pciusbtest.sdc 64 Argument -rise_to with value \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at pciusbtest.sdc(64): Argument -rise_to with value \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536675626776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty pciusbtest.sdc 65 Argument -fall_from with value \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at pciusbtest.sdc(65): Argument -fall_from with value \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1536675626776 ""}  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536675626776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty pciusbtest.sdc 65 Argument -fall_to with value \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at pciusbtest.sdc(65): Argument -fall_to with value \[get_clocks \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536675626776 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pciusbtest.sdc 94 PCI_controller:inst4\|state.RESET keeper " "Ignored filter at pciusbtest.sdc(94): PCI_controller:inst4\|state.RESET could not be matched with a keeper" {  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536675626776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path pciusbtest.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at pciusbtest.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{PCI_controller:inst4\|state.RESET\}\]  " "set_false_path -to \[get_keepers \{PCI_controller:inst4\|state.RESET\}\] " {  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1536675626776 ""}  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536675626776 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pciusbtest.sdc 95 PCI_controller:inst4\|state.READ_IO keeper " "Ignored filter at pciusbtest.sdc(95): PCI_controller:inst4\|state.READ_IO could not be matched with a keeper" {  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536675626776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path pciusbtest.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at pciusbtest.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{PCI_controller:inst4\|state.READ_IO\}\]  " "set_false_path -to \[get_keepers \{PCI_controller:inst4\|state.READ_IO\}\] " {  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1536675626776 ""}  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536675626776 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pciusbtest.sdc 96 PCI_controller:inst4\|state.WRITE_IO keeper " "Ignored filter at pciusbtest.sdc(96): PCI_controller:inst4\|state.WRITE_IO could not be matched with a keeper" {  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536675626776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path pciusbtest.sdc 96 Argument <to> is an empty collection " "Ignored set_false_path at pciusbtest.sdc(96): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{PCI_controller:inst4\|state.WRITE_IO\}\]  " "set_false_path -to \[get_keepers \{PCI_controller:inst4\|state.WRITE_IO\}\] " {  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1536675626776 ""}  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536675626776 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pciusbtest.sdc 97 PCI_controller:inst4\|state.IDLE keeper " "Ignored filter at pciusbtest.sdc(97): PCI_controller:inst4\|state.IDLE could not be matched with a keeper" {  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536675626776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path pciusbtest.sdc 97 Argument <to> is an empty collection " "Ignored set_false_path at pciusbtest.sdc(97): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{PCI_controller:inst4\|state.IDLE\}\]  " "set_false_path -to \[get_keepers \{PCI_controller:inst4\|state.IDLE\}\] " {  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1536675626776 ""}  } { { "G:/pci_usb_test/pciusbtest.sdc" "" { Text "G:/pci_usb_test/pciusbtest.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536675626776 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COM_controller_16C550:b2v_inst9\|baudclk_TX " "Node: COM_controller_16C550:b2v_inst9\|baudclk_TX was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1536675629511 "|Block1|COM_controller_16C550:b2v_inst9|baudclk_TX"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "baudclk_221184kHz " "Node: baudclk_221184kHz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1536675629511 "|Block1|baudclk_221184kHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COM_controller_16C550:b2v_inst9\|baudclk_RX " "Node: COM_controller_16C550:b2v_inst9\|baudclk_RX was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1536675630307 "|Block1|COM_controller_16C550:b2v_inst9|baudclk_RX"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COM_controller_16C550:b2v_inst9\|IER_COM1\[1\] " "Node: COM_controller_16C550:b2v_inst9\|IER_COM1\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1536675630307 "|Block1|COM_controller_16C550:b2v_inst9|IER_COM1[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COM_controller_16C550:b2v_inst9\|FIFO_TX_COM1_empty\[0\] " "Node: COM_controller_16C550:b2v_inst9\|FIFO_TX_COM1_empty\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1536675630307 "|Block1|COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_empty[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "COM_controller_16C550:b2v_inst9\|com_state.COMF_IIR_READ " "Node: COM_controller_16C550:b2v_inst9\|com_state.COMF_IIR_READ was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1536675630307 "|Block1|COM_controller_16C550:b2v_inst9|com_state.COMF_IIR_READ"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: b2v_inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: b2v_inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1536675630323 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1536675630323 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1536675630339 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1536675630339 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1536675630339 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1536675630339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1536675630339 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  11.111          clk " "  11.111          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1536675630339 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1536675630339 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:b2v_inst3\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node altpll0:b2v_inst3\|altpll:altpll_component\|altpll0_altpll3:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1536675630604 ""}  } { { "db/altpll0_altpll3.v" "" { Text "G:/pci_usb_test/db/altpll0_altpll3.v" 80 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:b2v_inst3|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/pci_usb_test/" { { 0 { 0 ""} 0 658 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536675630604 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 10 (DIFFIO_L4p, DQS0L/CQ1L,DPCLK0)) " "Automatically promoted node clk~input (placed in PIN 10 (DIFFIO_L4p, DQS0L/CQ1L,DPCLK0))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1536675630604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COM_controller_16C550:b2v_inst9\|IER_COM1\[1\] " "Destination node COM_controller_16C550:b2v_inst9\|IER_COM1\[1\]" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 925 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { COM_controller_16C550:b2v_inst9|IER_COM1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/pci_usb_test/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1536675630604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COM_controller_16C550:b2v_inst9\|FIFO_TX_COM1_empty\[0\] " "Destination node COM_controller_16C550:b2v_inst9\|FIFO_TX_COM1_empty\[0\]" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 200 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { COM_controller_16C550:b2v_inst9|FIFO_TX_COM1_empty[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/pci_usb_test/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1536675630604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COM_controller_16C550:b2v_inst9\|com_state.COMF_IIR_READ " "Destination node COM_controller_16C550:b2v_inst9\|com_state.COMF_IIR_READ" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 95 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { COM_controller_16C550:b2v_inst9|com_state.COMF_IIR_READ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/pci_usb_test/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1536675630604 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1536675630604 ""}  } { { "Block1.v" "" { Text "G:/pci_usb_test/Block1.v" 55 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/pci_usb_test/" { { 0 { 0 ""} 0 1994 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536675630604 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "COM_controller_16C550:b2v_inst9\|baudclk_RX  " "Automatically promoted node COM_controller_16C550:b2v_inst9\|baudclk_RX " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1536675630604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COM_controller_16C550:b2v_inst9\|baudclk_RX~0 " "Destination node COM_controller_16C550:b2v_inst9\|baudclk_RX~0" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 619 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { COM_controller_16C550:b2v_inst9|baudclk_RX~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/pci_usb_test/" { { 0 { 0 ""} 0 892 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1536675630604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudout~output " "Destination node baudout~output" {  } { { "Block1.v" "" { Text "G:/pci_usb_test/Block1.v" 86 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { baudout~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/pci_usb_test/" { { 0 { 0 ""} 0 1941 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1536675630604 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1536675630604 ""}  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 619 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { COM_controller_16C550:b2v_inst9|baudclk_RX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/pci_usb_test/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536675630604 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "COM_controller_16C550:b2v_inst9\|baudclk_TX  " "Automatically promoted node COM_controller_16C550:b2v_inst9\|baudclk_TX " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1536675630604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COM_controller_16C550:b2v_inst9\|baudclk_TX~0 " "Destination node COM_controller_16C550:b2v_inst9\|baudclk_TX~0" {  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 128 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { COM_controller_16C550:b2v_inst9|baudclk_TX~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/pci_usb_test/" { { 0 { 0 ""} 0 941 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1536675630604 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1536675630604 ""}  } { { "com_controller.v" "" { Text "G:/pci_usb_test/com_controller.v" 128 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { COM_controller_16C550:b2v_inst9|baudclk_TX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/pci_usb_test/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536675630604 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "COM_controller_16C550:b2v_inst9\|always27~0  " "Automatically promoted node COM_controller_16C550:b2v_inst9\|always27~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1536675630620 ""}  } { { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { COM_controller_16C550:b2v_inst9|always27~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/pci_usb_test/" { { 0 { 0 ""} 0 1009 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536675630620 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "COM_controller_16C550:b2v_inst9\|always26~0  " "Automatically promoted node COM_controller_16C550:b2v_inst9\|always26~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1536675630620 ""}  } { { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { COM_controller_16C550:b2v_inst9|always26~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/pci_usb_test/" { { 0 { 0 ""} 0 1019 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536675630620 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "COM_controller_16C550:b2v_inst9\|always32~0  " "Automatically promoted node COM_controller_16C550:b2v_inst9\|always32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1536675630620 ""}  } { { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { COM_controller_16C550:b2v_inst9|always32~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/pci_usb_test/" { { 0 { 0 ""} 0 1005 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1536675630620 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1536675644073 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1536675644073 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1536675644073 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1536675644073 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1536675644089 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1536675644933 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1536675644933 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1536675644948 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1536675657948 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1536675657964 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1536675657964 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1536675657980 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1536675657980 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1536675657980 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 7 5 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1536675657980 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 5 3 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1536675657980 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 11 0 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1536675657980 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 10 4 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1536675657980 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 12 2 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1536675657980 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 4 6 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1536675657980 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 12 1 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1536675657980 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 10 2 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1536675657980 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1536675657980 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1536675657980 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:34 " "Fitter preparation operations ending: elapsed time is 00:00:34" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536675658808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1536675672839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536675677933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1536675678042 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1536675685605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536675685605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1536675697792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "G:/pci_usb_test/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1536675703199 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1536675703199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536675713496 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.52 " "Total time spent on timing analysis during the Fitter is 2.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1536675713543 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1536675717902 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1536675718449 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1536675721933 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1536675722308 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536675727043 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1536675727371 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "7 " "Following 7 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "par a permanently disabled " "Pin par has a permanently disabled output enable" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { par } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "par" } } } } { "Block1.v" "" { Text "G:/pci_usb_test/Block1.v" 77 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { par } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/pci_usb_test/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1536675727371 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "trdy a permanently enabled " "Pin trdy has a permanently enabled output enable" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { trdy } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "trdy" } } } } { "Block1.v" "" { Text "G:/pci_usb_test/Block1.v" 78 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { trdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/pci_usb_test/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1536675727371 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "devsel a permanently enabled " "Pin devsel has a permanently enabled output enable" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { devsel } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "devsel" } } } } { "Block1.v" "" { Text "G:/pci_usb_test/Block1.v" 79 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { devsel } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/pci_usb_test/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1536675727371 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "STROBE a permanently enabled " "Pin STROBE has a permanently enabled output enable" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { STROBE } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STROBE" } } } } { "Block1.v" "" { Text "G:/pci_usb_test/Block1.v" 80 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { STROBE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/pci_usb_test/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1536675727371 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SIN a permanently enabled " "Pin SIN has a permanently enabled output enable" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { SIN } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SIN" } } } } { "Block1.v" "" { Text "G:/pci_usb_test/Block1.v" 81 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/pci_usb_test/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1536675727371 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AFD a permanently enabled " "Pin AFD has a permanently enabled output enable" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { AFD } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AFD" } } } } { "Block1.v" "" { Text "G:/pci_usb_test/Block1.v" 82 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AFD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/pci_usb_test/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1536675727371 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "INIT a permanently enabled " "Pin INIT has a permanently enabled output enable" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { INIT } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "INIT" } } } } { "Block1.v" "" { Text "G:/pci_usb_test/Block1.v" 83 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { INIT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/pci_usb_test/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1536675727371 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1536675727371 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/pci_usb_test/output_files/pciusbtest.fit.smsg " "Generated suppressed messages file G:/pci_usb_test/output_files/pciusbtest.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1536675730340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 38 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1536675768309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 11 17:22:48 2018 " "Processing ended: Tue Sep 11 17:22:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1536675768309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:34 " "Elapsed time: 00:02:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1536675768309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1536675768309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1536675768309 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1536675778948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1536675778963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 11 17:22:57 2018 " "Processing started: Tue Sep 11 17:22:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1536675778963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1536675778963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pciusbtest -c pciusbtest " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pciusbtest -c pciusbtest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1536675778963 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1536675789432 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1536675791245 ""}
