===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.2758 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2957 ( 18.4%)    0.2957 ( 23.2%)  FIR Parser
    1.0754 ( 67.0%)    0.7468 ( 58.5%)  'firrtl.circuit' Pipeline
    0.1402 (  8.7%)    0.0778 (  6.1%)    'firrtl.module' Pipeline
    0.1234 (  7.7%)    0.0686 (  5.4%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0167 (  1.0%)    0.0092 (  0.7%)      LowerCHIRRTL
    0.0116 (  0.7%)    0.0116 (  0.9%)    InferWidths
    0.0513 (  3.2%)    0.0513 (  4.0%)    InferResets
    0.0026 (  0.2%)    0.0026 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.1371 (  8.5%)    0.1371 ( 10.7%)    LowerFIRRTLTypes
    0.5757 ( 35.9%)    0.3096 ( 24.3%)    'firrtl.module' Pipeline
    0.0874 (  5.5%)    0.0477 (  3.7%)      ExpandWhens
    0.4882 ( 30.4%)    0.2618 ( 20.5%)      Canonicalizer
    0.0216 (  1.3%)    0.0216 (  1.7%)    Inliner
    0.0277 (  1.7%)    0.0277 (  2.2%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1099 (  6.9%)    0.1099 (  8.6%)    'firrtl.module' Pipeline
    0.1099 (  6.9%)    0.1099 (  8.6%)      Canonicalizer
    0.0767 (  4.8%)    0.0767 (  6.0%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0871 (  5.4%)    0.0871 (  6.8%)  'hw.module' Pipeline
    0.0012 (  0.1%)    0.0012 (  0.1%)    HWCleanup
    0.0245 (  1.5%)    0.0245 (  1.9%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0606 (  3.8%)    0.0606 (  4.7%)    Canonicalizer
    0.0008 (  0.1%)    0.0008 (  0.1%)    HWLegalizeModules
    0.0059 (  0.4%)    0.0059 (  0.5%)  HWLegalizeNames
    0.0150 (  0.9%)    0.0150 (  1.2%)  'hw.module' Pipeline
    0.0150 (  0.9%)    0.0150 (  1.2%)    PrettifyVerilog
    0.0471 (  2.9%)    0.0471 (  3.7%)  ExportVerilog emission
    0.0014 (  0.1%)    0.0014 (  0.1%)  Rest
    1.6043 (100.0%)    1.2758 (100.0%)  Total

{
  totalTime: 1.288,
  maxMemory: 66498560
}
