// Seed: 3828834878
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input id_3,
    output logic id_4,
    input id_5,
    output logic id_6
);
  assign id_1 = 1 ? (id_5) : id_2 ? 1 : 1;
endmodule
