#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                  1.990    16.318
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                 1.393    17.711
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.010
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.919
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QD[0] (Q_FRAG)                                   0.000    20.919
data arrival time                                                                                                   20.919

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                  1.990    16.318
clock uncertainty                                                                                          0.000    16.318
cell hold time                                                                                             0.571    16.889
data required time                                                                                                  16.889
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.889
data arrival time                                                                                                   20.919
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.030


#Path 2
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                               13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                1.296    14.328
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1.QCK[0] (Q_FRAG)                                1.990    16.318
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1.QZ[0] (Q_FRAG) [clock-to-output]               1.393    17.711
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.010
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    20.919
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1.QD[0] (Q_FRAG)                                 0.000    20.919
data arrival time                                                                                                        20.919

clock Sys_Clk0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                               13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                1.296    14.328
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1.QCK[0] (Q_FRAG)                                1.990    16.318
clock uncertainty                                                                                               0.000    16.318
cell hold time                                                                                                  0.571    16.889
data required time                                                                                                       16.889
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -16.889
data arrival time                                                                                                        20.919
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               4.030


#Path 3
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16.QCK[0] (Q_FRAG)                                       1.990    16.318
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.711
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.096
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.137
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16.QD[0] (Q_FRAG)                                        0.000    21.137
data arrival time                                                                                                    21.137

clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16.QCK[0] (Q_FRAG)                                       1.990    16.318
clock uncertainty                                                                                           0.000    16.318
cell hold time                                                                                              0.571    16.889
data required time                                                                                                   16.889
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -16.889
data arrival time                                                                                                    21.137
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.248


#Path 4
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26.QCK[0] (Q_FRAG)                                       1.990    16.318
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.711
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.096
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.137
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26.QD[0] (Q_FRAG)                                        0.000    21.137
data arrival time                                                                                                   21.137

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26.QCK[0] (Q_FRAG)                                       1.990    16.318
clock uncertainty                                                                                          0.000    16.318
cell hold time                                                                                             0.571    16.889
data required time                                                                                                  16.889
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.889
data arrival time                                                                                                   21.137
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.248


#Path 5
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25.QCK[0] (Q_FRAG)                                       1.990    16.318
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.711
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.096
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.137
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25.QD[0] (Q_FRAG)                                        0.000    21.137
data arrival time                                                                                                   21.137

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25.QCK[0] (Q_FRAG)                                       1.990    16.318
clock uncertainty                                                                                          0.000    16.318
cell hold time                                                                                             0.571    16.889
data required time                                                                                                  16.889
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.889
data arrival time                                                                                                   21.137
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.248


#Path 6
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9.QCK[0] (Q_FRAG)                                       1.986    16.314
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.707
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.093
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.134
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9.QD[0] (Q_FRAG)                                        0.000    21.134
data arrival time                                                                                                   21.134

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9.QCK[0] (Q_FRAG)                                       1.986    16.314
clock uncertainty                                                                                          0.000    16.314
cell hold time                                                                                             0.571    16.885
data required time                                                                                                  16.885
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.885
data arrival time                                                                                                   21.134
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.248


#Path 7
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8.QCK[0] (Q_FRAG)                                       1.990    16.319
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.712
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.097
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.138
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8.QD[0] (Q_FRAG)                                        0.000    21.138
data arrival time                                                                                                   21.138

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8.QCK[0] (Q_FRAG)                                       1.990    16.319
clock uncertainty                                                                                          0.000    16.319
cell hold time                                                                                             0.571    16.890
data required time                                                                                                  16.890
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.890
data arrival time                                                                                                   21.138
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.248


#Path 8
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11.QCK[0] (Q_FRAG)                                       1.986    16.314
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.707
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.093
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.134
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11.QD[0] (Q_FRAG)                                        0.000    21.134
data arrival time                                                                                                    21.134

clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11.QCK[0] (Q_FRAG)                                       1.986    16.314
clock uncertainty                                                                                           0.000    16.314
cell hold time                                                                                              0.571    16.885
data required time                                                                                                   16.885
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -16.885
data arrival time                                                                                                    21.134
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.248


#Path 9
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10.QCK[0] (Q_FRAG)                                       1.990    16.319
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.712
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.097
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.138
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10.QD[0] (Q_FRAG)                                        0.000    21.138
data arrival time                                                                                                    21.138

clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10.QCK[0] (Q_FRAG)                                       1.990    16.319
clock uncertainty                                                                                           0.000    16.319
cell hold time                                                                                              0.571    16.890
data required time                                                                                                   16.890
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -16.890
data arrival time                                                                                                    21.138
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.248


#Path 10
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23.QCK[0] (Q_FRAG)                                       1.990    16.319
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.712
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.097
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.138
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23.QD[0] (Q_FRAG)                                        0.000    21.138
data arrival time                                                                                                    21.138

clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23.QCK[0] (Q_FRAG)                                       1.990    16.319
clock uncertainty                                                                                           0.000    16.319
cell hold time                                                                                              0.571    16.890
data required time                                                                                                   16.890
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -16.890
data arrival time                                                                                                    21.138
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.248


#Path 11
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22.QCK[0] (Q_FRAG)                                       1.990    16.318
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.711
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.096
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.137
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22.QD[0] (Q_FRAG)                                        0.000    21.137
data arrival time                                                                                                    21.137

clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22.QCK[0] (Q_FRAG)                                       1.990    16.318
clock uncertainty                                                                                           0.000    16.318
cell hold time                                                                                              0.571    16.889
data required time                                                                                                   16.889
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -16.889
data arrival time                                                                                                    21.137
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.248


#Path 12
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21.QCK[0] (Q_FRAG)                                       2.004    16.332
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.725
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.110
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.152
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21.QD[0] (Q_FRAG)                                        0.000    21.152
data arrival time                                                                                                    21.152

clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21.QCK[0] (Q_FRAG)                                       2.004    16.332
clock uncertainty                                                                                           0.000    16.332
cell hold time                                                                                              0.571    16.903
data required time                                                                                                   16.903
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -16.903
data arrival time                                                                                                    21.152
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.248


#Path 13
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19.QCK[0] (Q_FRAG)                                       1.990    16.318
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.711
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.096
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.137
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19.QD[0] (Q_FRAG)                                        0.000    21.137
data arrival time                                                                                                    21.137

clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19.QCK[0] (Q_FRAG)                                       1.990    16.318
clock uncertainty                                                                                           0.000    16.318
cell hold time                                                                                              0.571    16.889
data required time                                                                                                   16.889
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -16.889
data arrival time                                                                                                    21.137
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.248


#Path 14
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27.QCK[0] (Q_FRAG)                                       2.004    16.332
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.725
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.110
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.152
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27.QD[0] (Q_FRAG)                                        0.000    21.152
data arrival time                                                                                                   21.152

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27.QCK[0] (Q_FRAG)                                       2.004    16.332
clock uncertainty                                                                                          0.000    16.332
cell hold time                                                                                             0.571    16.903
data required time                                                                                                  16.903
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.903
data arrival time                                                                                                   21.152
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.248


#Path 15
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29.QCK[0] (Q_FRAG)                                       1.990    16.318
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.711
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.096
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.137
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29.QD[0] (Q_FRAG)                                        0.000    21.137
data arrival time                                                                                                    21.137

clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29.QCK[0] (Q_FRAG)                                       1.990    16.318
clock uncertainty                                                                                           0.000    16.318
cell hold time                                                                                              0.571    16.889
data required time                                                                                                   16.889
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -16.889
data arrival time                                                                                                    21.137
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.248


#Path 16
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27.QCK[0] (Q_FRAG)                                       1.990    16.319
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.712
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.097
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.138
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27.QD[0] (Q_FRAG)                                        0.000    21.138
data arrival time                                                                                                    21.138

clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27.QCK[0] (Q_FRAG)                                       1.990    16.319
clock uncertainty                                                                                           0.000    16.319
cell hold time                                                                                              0.571    16.890
data required time                                                                                                   16.890
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -16.890
data arrival time                                                                                                    21.138
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.248


#Path 17
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26.QCK[0] (Q_FRAG)                                       1.990    16.318
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.711
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.096
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.137
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26.QD[0] (Q_FRAG)                                        0.000    21.137
data arrival time                                                                                                    21.137

clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26.QCK[0] (Q_FRAG)                                       1.990    16.318
clock uncertainty                                                                                           0.000    16.318
cell hold time                                                                                              0.571    16.889
data required time                                                                                                   16.889
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -16.889
data arrival time                                                                                                    21.137
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.248


#Path 18
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25.QCK[0] (Q_FRAG)                                       1.990    16.319
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.712
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.097
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.138
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25.QD[0] (Q_FRAG)                                        0.000    21.138
data arrival time                                                                                                    21.138

clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25.QCK[0] (Q_FRAG)                                       1.990    16.319
clock uncertainty                                                                                           0.000    16.319
cell hold time                                                                                              0.571    16.890
data required time                                                                                                   16.890
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -16.890
data arrival time                                                                                                    21.138
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.248


#Path 19
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24.QCK[0] (Q_FRAG)                                       1.990    16.318
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.711
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.096
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.137
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24.QD[0] (Q_FRAG)                                        0.000    21.137
data arrival time                                                                                                    21.137

clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24.QCK[0] (Q_FRAG)                                       1.990    16.318
clock uncertainty                                                                                           0.000    16.318
cell hold time                                                                                              0.571    16.889
data required time                                                                                                   16.889
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -16.889
data arrival time                                                                                                    21.137
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.248


#Path 20
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                        13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                         1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q.QCK[0] (Q_FRAG)                                       1.986    16.314
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.707
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.093
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.134
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q.QD[0] (Q_FRAG)                                        0.000    21.134
data arrival time                                                                                                 21.134

clock Sys_Clk0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                        13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                         1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q.QCK[0] (Q_FRAG)                                       1.986    16.314
clock uncertainty                                                                                        0.000    16.314
cell hold time                                                                                           0.571    16.885
data required time                                                                                                16.885
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -16.885
data arrival time                                                                                                 21.134
------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                        4.248


#Path 21
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7.QCK[0] (Q_FRAG)                                       1.986    16.314
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.707
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.093
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.134
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7.QD[0] (Q_FRAG)                                        0.000    21.134
data arrival time                                                                                                   21.134

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7.QCK[0] (Q_FRAG)                                       1.986    16.314
clock uncertainty                                                                                          0.000    16.314
cell hold time                                                                                             0.571    16.885
data required time                                                                                                  16.885
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.885
data arrival time                                                                                                   21.134
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.248


#Path 22
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.986    16.314
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.707
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.093
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.134
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6.QD[0] (Q_FRAG)                                        0.000    21.134
data arrival time                                                                                                   21.134

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.986    16.314
clock uncertainty                                                                                          0.000    16.314
cell hold time                                                                                             0.571    16.885
data required time                                                                                                  16.885
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.885
data arrival time                                                                                                   21.134
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.248


#Path 23
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12.QCK[0] (Q_FRAG)                                       1.986    16.314
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.707
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.093
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.134
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12.QD[0] (Q_FRAG)                                        0.000    21.134
data arrival time                                                                                                   21.134

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12.QCK[0] (Q_FRAG)                                       1.986    16.314
clock uncertainty                                                                                          0.000    16.314
cell hold time                                                                                             0.571    16.885
data required time                                                                                                  16.885
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.885
data arrival time                                                                                                   21.134
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.248


#Path 24
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                       13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                        1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q.QCK[0] (Q_FRAG)                                       2.004    16.332
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.725
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.110
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.152
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q.QD[0] (Q_FRAG)                                        0.000    21.152
data arrival time                                                                                                21.152

clock Sys_Clk0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                       13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                        1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q.QCK[0] (Q_FRAG)                                       2.004    16.332
clock uncertainty                                                                                       0.000    16.332
cell hold time                                                                                          0.571    16.903
data required time                                                                                               16.903
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -16.903
data arrival time                                                                                                21.152
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       4.248


#Path 25
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7.QCK[0] (Q_FRAG)                                       1.986    16.314
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.707
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.093
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.134
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7.QD[0] (Q_FRAG)                                        0.000    21.134
data arrival time                                                                                                  21.134

clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7.QCK[0] (Q_FRAG)                                       1.986    16.314
clock uncertainty                                                                                         0.000    16.314
cell hold time                                                                                            0.571    16.885
data required time                                                                                                 16.885
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -16.885
data arrival time                                                                                                  21.134
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         4.248


#Path 26
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.986    16.314
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.707
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.093
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.134
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6.QD[0] (Q_FRAG)                                        0.000    21.134
data arrival time                                                                                                  21.134

clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.986    16.314
clock uncertainty                                                                                         0.000    16.314
cell hold time                                                                                            0.571    16.885
data required time                                                                                                 16.885
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -16.885
data arrival time                                                                                                  21.134
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         4.248


#Path 27
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3.QCK[0] (Q_FRAG)                                       1.990    16.319
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.712
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.097
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.138
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3.QD[0] (Q_FRAG)                                        0.000    21.138
data arrival time                                                                                                  21.138

clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3.QCK[0] (Q_FRAG)                                       1.990    16.319
clock uncertainty                                                                                         0.000    16.319
cell hold time                                                                                            0.571    16.890
data required time                                                                                                 16.890
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -16.890
data arrival time                                                                                                  21.138
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         4.248


#Path 28
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2.QCK[0] (Q_FRAG)                                       1.986    16.314
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.707
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.093
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.134
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2.QD[0] (Q_FRAG)                                        0.000    21.134
data arrival time                                                                                                  21.134

clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2.QCK[0] (Q_FRAG)                                       1.986    16.314
clock uncertainty                                                                                         0.000    16.314
cell hold time                                                                                            0.571    16.885
data required time                                                                                                 16.885
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -16.885
data arrival time                                                                                                  21.134
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         4.248


#Path 29
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1.QCK[0] (Q_FRAG)                                       1.986    16.314
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.707
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.093
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.134
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1.QD[0] (Q_FRAG)                                        0.000    21.134
data arrival time                                                                                                  21.134

clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1.QCK[0] (Q_FRAG)                                       1.986    16.314
clock uncertainty                                                                                         0.000    16.314
cell hold time                                                                                            0.571    16.885
data required time                                                                                                 16.885
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -16.885
data arrival time                                                                                                  21.134
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         4.248


#Path 30
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9.QCK[0] (Q_FRAG)                                       1.986    16.314
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.707
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.093
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.134
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9.QD[0] (Q_FRAG)                                        0.000    21.134
data arrival time                                                                                                  21.134

clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9.QCK[0] (Q_FRAG)                                       1.986    16.314
clock uncertainty                                                                                         0.000    16.314
cell hold time                                                                                            0.571    16.885
data required time                                                                                                 16.885
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -16.885
data arrival time                                                                                                  21.134
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         4.248


#Path 31
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8.QCK[0] (Q_FRAG)                                       1.990    16.319
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.712
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.097
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.138
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8.QD[0] (Q_FRAG)                                        0.000    21.138
data arrival time                                                                                                  21.138

clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8.QCK[0] (Q_FRAG)                                       1.990    16.319
clock uncertainty                                                                                         0.000    16.319
cell hold time                                                                                            0.571    16.890
data required time                                                                                                 16.890
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -16.890
data arrival time                                                                                                  21.138
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         4.248


#Path 32
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14.QCK[0] (Q_FRAG)                                       1.986    16.314
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.707
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.093
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.134
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14.QD[0] (Q_FRAG)                                        0.000    21.134
data arrival time                                                                                                   21.134

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14.QCK[0] (Q_FRAG)                                       1.986    16.314
clock uncertainty                                                                                          0.000    16.314
cell hold time                                                                                             0.571    16.885
data required time                                                                                                  16.885
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.885
data arrival time                                                                                                   21.134
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.248


#Path 33
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13.QCK[0] (Q_FRAG)                                       1.986    16.314
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.707
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.093
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.134
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13.QD[0] (Q_FRAG)                                        0.000    21.134
data arrival time                                                                                                   21.134

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13.QCK[0] (Q_FRAG)                                       1.986    16.314
clock uncertainty                                                                                          0.000    16.314
cell hold time                                                                                             0.571    16.885
data required time                                                                                                  16.885
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.885
data arrival time                                                                                                   21.134
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.248


#Path 34
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28.QCK[0] (Q_FRAG)                                       1.990    16.319
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.712
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.097
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.138
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28.QD[0] (Q_FRAG)                                        0.000    21.138
data arrival time                                                                                                    21.138

clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28.QCK[0] (Q_FRAG)                                       1.990    16.319
clock uncertainty                                                                                           0.000    16.319
cell hold time                                                                                              0.571    16.890
data required time                                                                                                   16.890
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -16.890
data arrival time                                                                                                    21.138
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.248


#Path 35
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11.QCK[0] (Q_FRAG)                                       1.986    16.314
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.707
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.093
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.134
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11.QD[0] (Q_FRAG)                                        0.000    21.134
data arrival time                                                                                                   21.134

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11.QCK[0] (Q_FRAG)                                       1.986    16.314
clock uncertainty                                                                                          0.000    16.314
cell hold time                                                                                             0.571    16.885
data required time                                                                                                  16.885
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.885
data arrival time                                                                                                   21.134
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.248


#Path 36
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23.QCK[0] (Q_FRAG)                                       1.990    16.319
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.712
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.097
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.138
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23.QD[0] (Q_FRAG)                                        0.000    21.138
data arrival time                                                                                                   21.138

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23.QCK[0] (Q_FRAG)                                       1.990    16.319
clock uncertainty                                                                                          0.000    16.319
cell hold time                                                                                             0.571    16.890
data required time                                                                                                  16.890
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.890
data arrival time                                                                                                   21.138
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.248


#Path 37
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22.QCK[0] (Q_FRAG)                                       1.990    16.318
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.711
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.096
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.137
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22.QD[0] (Q_FRAG)                                        0.000    21.137
data arrival time                                                                                                   21.137

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22.QCK[0] (Q_FRAG)                                       1.990    16.318
clock uncertainty                                                                                          0.000    16.318
cell hold time                                                                                             0.571    16.889
data required time                                                                                                  16.889
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.889
data arrival time                                                                                                   21.137
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.248


#Path 38
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20.QCK[0] (Q_FRAG)                                       1.990    16.319
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.712
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.097
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.138
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20.QD[0] (Q_FRAG)                                        0.000    21.138
data arrival time                                                                                                   21.138

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20.QCK[0] (Q_FRAG)                                       1.990    16.319
clock uncertainty                                                                                          0.000    16.319
cell hold time                                                                                             0.571    16.890
data required time                                                                                                  16.890
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.890
data arrival time                                                                                                   21.138
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.248


#Path 39
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19.QCK[0] (Q_FRAG)                                       1.990    16.319
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.712
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.097
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.138
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19.QD[0] (Q_FRAG)                                        0.000    21.138
data arrival time                                                                                                   21.138

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19.QCK[0] (Q_FRAG)                                       1.990    16.319
clock uncertainty                                                                                          0.000    16.319
cell hold time                                                                                             0.571    16.890
data required time                                                                                                  16.890
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.890
data arrival time                                                                                                   21.138
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.248


#Path 40
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18.QCK[0] (Q_FRAG)                                       1.990    16.318
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.711
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.096
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.137
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18.QD[0] (Q_FRAG)                                        0.000    21.137
data arrival time                                                                                                   21.137

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18.QCK[0] (Q_FRAG)                                       1.990    16.318
clock uncertainty                                                                                          0.000    16.318
cell hold time                                                                                             0.571    16.889
data required time                                                                                                  16.889
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.889
data arrival time                                                                                                   21.137
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.248


#Path 41
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17.QCK[0] (Q_FRAG)                                       1.990    16.318
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.711
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.096
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.137
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17.QD[0] (Q_FRAG)                                        0.000    21.137
data arrival time                                                                                                   21.137

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17.QCK[0] (Q_FRAG)                                       1.990    16.318
clock uncertainty                                                                                          0.000    16.318
cell hold time                                                                                             0.571    16.889
data required time                                                                                                  16.889
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.889
data arrival time                                                                                                   21.137
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.248


#Path 42
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31.QCK[0] (Q_FRAG)                                       1.990    16.318
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.711
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.096
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.137
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31.QD[0] (Q_FRAG)                                        0.000    21.137
data arrival time                                                                                                   21.137

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31.QCK[0] (Q_FRAG)                                       1.990    16.318
clock uncertainty                                                                                          0.000    16.318
cell hold time                                                                                             0.571    16.889
data required time                                                                                                  16.889
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.889
data arrival time                                                                                                   21.137
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.248


#Path 43
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28.QCK[0] (Q_FRAG)                                       1.990    16.319
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.712
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.097
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.138
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28.QD[0] (Q_FRAG)                                        0.000    21.138
data arrival time                                                                                                   21.138

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28.QCK[0] (Q_FRAG)                                       1.990    16.319
clock uncertainty                                                                                          0.000    16.319
cell hold time                                                                                             0.571    16.890
data required time                                                                                                  16.890
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.890
data arrival time                                                                                                   21.138
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.248


#Path 44
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2.QCK[0] (Q_FRAG)                                       1.990    16.319
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.712
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.097
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.138
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2.QD[0] (Q_FRAG)                                        0.000    21.138
data arrival time                                                                                                   21.138

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2.QCK[0] (Q_FRAG)                                       1.990    16.319
clock uncertainty                                                                                          0.000    16.319
cell hold time                                                                                             0.571    16.890
data required time                                                                                                  16.890
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.890
data arrival time                                                                                                   21.138
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.248


#Path 45
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                               13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                1.296    14.328
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q.QCK[0] (Q_FRAG)                                  1.986    16.314
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q.QZ[0] (Q_FRAG) [clock-to-output]                 1.393    17.707
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.c_frag.BSL[0] (C_FRAG)                       2.386    20.093
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.041    21.134
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q.QD[0] (Q_FRAG)                                   0.000    21.134
data arrival time                                                                                                        21.134

clock Sys_Clk0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                               13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                1.296    14.328
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q.QCK[0] (Q_FRAG)                                  1.986    16.314
clock uncertainty                                                                                               0.000    16.314
cell hold time                                                                                                  0.571    16.885
data required time                                                                                                       16.885
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -16.885
data arrival time                                                                                                        21.134
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               4.248


#Path 46
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4.QCK[0] (Q_FRAG)                                       1.986    16.314
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.707
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    20.205
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.246
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4.QD[0] (Q_FRAG)                                        0.000    21.246
data arrival time                                                                                                   21.246

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4.QCK[0] (Q_FRAG)                                       1.986    16.314
clock uncertainty                                                                                          0.000    16.314
cell hold time                                                                                             0.571    16.885
data required time                                                                                                  16.885
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.885
data arrival time                                                                                                   21.246
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.361


#Path 47
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5.QCK[0] (Q_FRAG)                                       1.990    16.319
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.712
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    20.209
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.251
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5.QD[0] (Q_FRAG)                                        0.000    21.251
data arrival time                                                                                                   21.251

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5.QCK[0] (Q_FRAG)                                       1.990    16.319
clock uncertainty                                                                                          0.000    16.319
cell hold time                                                                                             0.571    16.890
data required time                                                                                                  16.890
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.890
data arrival time                                                                                                   21.251
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.361


#Path 48
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20.QCK[0] (Q_FRAG)                                       1.990    16.319
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.712
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    20.209
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.251
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20.QD[0] (Q_FRAG)                                        0.000    21.251
data arrival time                                                                                                    21.251

clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20.QCK[0] (Q_FRAG)                                       1.990    16.319
clock uncertainty                                                                                           0.000    16.319
cell hold time                                                                                              0.571    16.890
data required time                                                                                                   16.890
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -16.890
data arrival time                                                                                                    21.251
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.361


#Path 49
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15.QCK[0] (Q_FRAG)                                       1.986    16.314
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.707
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    20.205
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.246
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15.QD[0] (Q_FRAG)                                        0.000    21.246
data arrival time                                                                                                    21.246

clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15.QCK[0] (Q_FRAG)                                       1.986    16.314
clock uncertainty                                                                                           0.000    16.314
cell hold time                                                                                              0.571    16.885
data required time                                                                                                   16.885
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -16.885
data arrival time                                                                                                    21.246
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.361


#Path 50
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18.QCK[0] (Q_FRAG)                                       1.990    16.318
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.711
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    20.209
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.250
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18.QD[0] (Q_FRAG)                                        0.000    21.250
data arrival time                                                                                                    21.250

clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18.QCK[0] (Q_FRAG)                                       1.990    16.318
clock uncertainty                                                                                           0.000    16.318
cell hold time                                                                                              0.571    16.889
data required time                                                                                                   16.889
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -16.889
data arrival time                                                                                                    21.250
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.361


#Path 51
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24.QCK[0] (Q_FRAG)                                       1.990    16.318
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.711
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    20.209
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.250
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24.QD[0] (Q_FRAG)                                        0.000    21.250
data arrival time                                                                                                   21.250

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24.QCK[0] (Q_FRAG)                                       1.990    16.318
clock uncertainty                                                                                          0.000    16.318
cell hold time                                                                                             0.571    16.889
data required time                                                                                                  16.889
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.889
data arrival time                                                                                                   21.250
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.361


#Path 52
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30.QCK[0] (Q_FRAG)                                       1.990    16.319
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.712
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    20.209
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.251
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30.QD[0] (Q_FRAG)                                        0.000    21.251
data arrival time                                                                                                    21.251

clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30.QCK[0] (Q_FRAG)                                       1.990    16.319
clock uncertainty                                                                                           0.000    16.319
cell hold time                                                                                              0.571    16.890
data required time                                                                                                   16.890
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -16.890
data arrival time                                                                                                    21.251
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.361


#Path 53
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15.QCK[0] (Q_FRAG)                                       1.986    16.314
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.707
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    20.205
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.246
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15.QD[0] (Q_FRAG)                                        0.000    21.246
data arrival time                                                                                                   21.246

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15.QCK[0] (Q_FRAG)                                       1.986    16.314
clock uncertainty                                                                                          0.000    16.314
cell hold time                                                                                             0.571    16.885
data required time                                                                                                  16.885
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.885
data arrival time                                                                                                   21.246
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.361


#Path 54
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30.QCK[0] (Q_FRAG)                                       2.004    16.332
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.725
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    20.223
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.264
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30.QD[0] (Q_FRAG)                                        0.000    21.264
data arrival time                                                                                                   21.264

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30.QCK[0] (Q_FRAG)                                       2.004    16.332
clock uncertainty                                                                                          0.000    16.332
cell hold time                                                                                             0.571    16.903
data required time                                                                                                  16.903
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.903
data arrival time                                                                                                   21.264
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.361


#Path 55
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16.QCK[0] (Q_FRAG)                                       1.990    16.318
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.711
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    20.209
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.250
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16.QD[0] (Q_FRAG)                                        0.000    21.250
data arrival time                                                                                                   21.250

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16.QCK[0] (Q_FRAG)                                       1.990    16.318
clock uncertainty                                                                                          0.000    16.318
cell hold time                                                                                             0.571    16.889
data required time                                                                                                  16.889
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.889
data arrival time                                                                                                   21.250
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.361


#Path 56
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10.QCK[0] (Q_FRAG)                                       1.986    16.314
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.707
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    20.205
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.246
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10.QD[0] (Q_FRAG)                                        0.000    21.246
data arrival time                                                                                                   21.246

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10.QCK[0] (Q_FRAG)                                       1.986    16.314
clock uncertainty                                                                                          0.000    16.314
cell hold time                                                                                             0.571    16.885
data required time                                                                                                  16.885
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.885
data arrival time                                                                                                   21.246
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.361


#Path 57
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3.QCK[0] (Q_FRAG)                                       1.990    16.319
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.712
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    20.209
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.251
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3.QD[0] (Q_FRAG)                                        0.000    21.251
data arrival time                                                                                                   21.251

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3.QCK[0] (Q_FRAG)                                       1.990    16.319
clock uncertainty                                                                                          0.000    16.319
cell hold time                                                                                             0.571    16.890
data required time                                                                                                  16.890
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.890
data arrival time                                                                                                   21.251
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.361


#Path 58
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29.QCK[0] (Q_FRAG)                                       1.990    16.318
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.711
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.508    20.219
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.260
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29.QD[0] (Q_FRAG)                                        0.000    21.260
data arrival time                                                                                                   21.260

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29.QCK[0] (Q_FRAG)                                       1.990    16.318
clock uncertainty                                                                                          0.000    16.318
cell hold time                                                                                             0.571    16.889
data required time                                                                                                  16.889
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.889
data arrival time                                                                                                   21.260
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.371


#Path 59
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4.QCK[0] (Q_FRAG)                                       1.986    16.314
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.707
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.508    20.215
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.256
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4.QD[0] (Q_FRAG)                                        0.000    21.256
data arrival time                                                                                                  21.256

clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4.QCK[0] (Q_FRAG)                                       1.986    16.314
clock uncertainty                                                                                         0.000    16.314
cell hold time                                                                                            0.571    16.885
data required time                                                                                                 16.885
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -16.885
data arrival time                                                                                                  21.256
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         4.371


#Path 60
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5.QCK[0] (Q_FRAG)                                       1.986    16.314
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.707
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.508    20.215
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.256
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5.QD[0] (Q_FRAG)                                        0.000    21.256
data arrival time                                                                                                  21.256

clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5.QCK[0] (Q_FRAG)                                       1.986    16.314
clock uncertainty                                                                                         0.000    16.314
cell hold time                                                                                            0.571    16.885
data required time                                                                                                 16.885
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -16.885
data arrival time                                                                                                  21.256
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         4.371


#Path 61
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14.QCK[0] (Q_FRAG)                                       1.986    16.314
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.707
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.508    20.215
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.256
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14.QD[0] (Q_FRAG)                                        0.000    21.256
data arrival time                                                                                                    21.256

clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14.QCK[0] (Q_FRAG)                                       1.986    16.314
clock uncertainty                                                                                           0.000    16.314
cell hold time                                                                                              0.571    16.885
data required time                                                                                                   16.885
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -16.885
data arrival time                                                                                                    21.256
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.371


#Path 62
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21.QCK[0] (Q_FRAG)                                       1.990    16.318
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.711
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.508    20.219
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.260
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21.QD[0] (Q_FRAG)                                        0.000    21.260
data arrival time                                                                                                   21.260

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21.QCK[0] (Q_FRAG)                                       1.990    16.318
clock uncertainty                                                                                          0.000    16.318
cell hold time                                                                                             0.571    16.889
data required time                                                                                                  16.889
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.889
data arrival time                                                                                                   21.260
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.371


#Path 63
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13.QCK[0] (Q_FRAG)                                       1.986    16.314
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.707
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.508    20.215
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.256
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13.QD[0] (Q_FRAG)                                        0.000    21.256
data arrival time                                                                                                    21.256

clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13.QCK[0] (Q_FRAG)                                       1.986    16.314
clock uncertainty                                                                                           0.000    16.314
cell hold time                                                                                              0.571    16.885
data required time                                                                                                   16.885
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -16.885
data arrival time                                                                                                    21.256
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.371


#Path 64
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12.QCK[0] (Q_FRAG)                                       1.986    16.314
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.707
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.508    20.215
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.256
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12.QD[0] (Q_FRAG)                                        0.000    21.256
data arrival time                                                                                                    21.256

clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12.QCK[0] (Q_FRAG)                                       1.986    16.314
clock uncertainty                                                                                           0.000    16.314
cell hold time                                                                                              0.571    16.885
data required time                                                                                                   16.885
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -16.885
data arrival time                                                                                                    21.256
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.371


#Path 65
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1.QCK[0] (Q_FRAG)                                       1.990    16.319
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.712
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.508    20.220
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.261
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1.QD[0] (Q_FRAG)                                        0.000    21.261
data arrival time                                                                                                   21.261

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1.QCK[0] (Q_FRAG)                                       1.990    16.319
clock uncertainty                                                                                          0.000    16.319
cell hold time                                                                                             0.571    16.890
data required time                                                                                                  16.890
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -16.890
data arrival time                                                                                                   21.261
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          4.371


#Path 66
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17.QCK[0] (Q_FRAG)                                       1.990    16.318
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.711
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.508    20.219
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.260
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17.QD[0] (Q_FRAG)                                        0.000    21.260
data arrival time                                                                                                    21.260

clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17.QCK[0] (Q_FRAG)                                       1.990    16.318
clock uncertainty                                                                                           0.000    16.318
cell hold time                                                                                              0.571    16.889
data required time                                                                                                   16.889
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -16.889
data arrival time                                                                                                    21.260
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.371


#Path 67
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31.QCK[0] (Q_FRAG)                                       1.990    16.319
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.712
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.508    20.220
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.261
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31.QD[0] (Q_FRAG)                                        0.000    21.261
data arrival time                                                                                                    21.261

clock Sys_Clk0 (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31.QCK[0] (Q_FRAG)                                       1.990    16.319
clock uncertainty                                                                                           0.000    16.319
cell hold time                                                                                              0.571    16.890
data required time                                                                                                   16.890
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -16.890
data arrival time                                                                                                    21.261
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.371


#Path 68
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                 1.296    14.328
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QCK[0] (Q_FRAG)                                  1.990    16.318
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                 1.393    17.711
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag.XA1[0] (T_FRAG)                       2.289    20.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.392    21.392
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QD[0] (Q_FRAG)                                   0.000    21.392
data arrival time                                                                                                         21.392

clock Sys_Clk0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                 1.296    14.328
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QCK[0] (Q_FRAG)                                  1.990    16.318
clock uncertainty                                                                                                0.000    16.318
cell hold time                                                                                                   0.571    16.889
data required time                                                                                                        16.889
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -16.889
data arrival time                                                                                                         21.392
--------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                4.503


#Path 69
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                               13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                1.296    14.328
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QCK[0] (Q_FRAG)                                 1.990    16.318
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                1.393    17.711
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.267    19.978
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    20.830
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QD[0] (Q_FRAG)                                 3.065    23.895
data arrival time                                                                                                        23.895

clock Sys_Clk0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                               13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                1.296    14.328
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QCK[0] (Q_FRAG)                                1.990    16.319
clock uncertainty                                                                                               0.000    16.319
cell hold time                                                                                                  0.571    16.890
data required time                                                                                                       16.890
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -16.890
data arrival time                                                                                                        23.895
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               7.005


#Path 70
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                 13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                  1.296    14.328
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                       1.990    16.319
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.712
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.t_frag.XAB[0] (T_FRAG)                               2.722    20.433
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                0.852    21.285
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.094    24.380
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    25.289
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QD[0] (Q_FRAG)                                        0.000    25.289
data arrival time                                                                                                          25.289

clock Sys_Clk0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                 13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                  1.296    14.328
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                       1.990    16.319
clock uncertainty                                                                                                 0.000    16.319
cell hold time                                                                                                    0.571    16.890
data required time                                                                                                         16.890
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        -16.890
data arrival time                                                                                                          25.289
---------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                 8.399


#Path 71
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                    13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                     1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                  1.990    16.318
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                 1.393    17.711
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                          2.266    19.977
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                           1.497    21.474
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.BAB[0] (C_FRAG)                       2.598    24.072
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.909    24.981
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QD[0] (Q_FRAG)                                   3.124    28.105
data arrival time                                                                                             28.105

clock Sys_Clk0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                    13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                     1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                  1.990    16.318
clock uncertainty                                                                                    0.000    16.318
cell hold time                                                                                       0.571    16.889
data required time                                                                                            16.889
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -16.889
data arrival time                                                                                             28.105
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                   11.216


#Path 72
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(25)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6.QCK[0] (Q_FRAG)                       1.986    16.314
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.707
$iopadmap$top.GPIO_io[25].O_DAT[0] (BIDIR_CELL)                                            2.666    20.373
$iopadmap$top.GPIO_io[25].O_PAD_$out[0] (BIDIR_CELL)                                       9.726    30.099
out:GPIO_io(25)_$out.outpad[0] (.output)                                                   0.000    30.099
data arrival time                                                                                   30.099

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.000
data arrival time                                                                                   30.099
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                         30.099


#Path 73
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(19)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12.QCK[0] (Q_FRAG)                       1.986    16.314
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.707
$iopadmap$top.GPIO_io[19].O_DAT[0] (BIDIR_CELL)                                             2.666    20.373
$iopadmap$top.GPIO_io[19].O_PAD_$out[0] (BIDIR_CELL)                                        9.726    30.099
out:GPIO_io(19)_$out.outpad[0] (.output)                                                    0.000    30.099
data arrival time                                                                                    30.099

clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.000
data arrival time                                                                                    30.099
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          30.099


#Path 74
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(18)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13.QCK[0] (Q_FRAG)                       1.986    16.314
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.707
$iopadmap$top.GPIO_io[18].O_DAT[0] (BIDIR_CELL)                                             2.666    20.373
$iopadmap$top.GPIO_io[18].O_PAD_$out[0] (BIDIR_CELL)                                        9.726    30.099
out:GPIO_io(18)_$out.outpad[0] (.output)                                                    0.000    30.099
data arrival time                                                                                    30.099

clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.000
data arrival time                                                                                    30.099
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          30.099


#Path 75
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(23)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8.QCK[0] (Q_FRAG)                       1.990    16.319
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.712
$iopadmap$top.GPIO_io[23].O_DAT[0] (BIDIR_CELL)                                            2.666    20.378
$iopadmap$top.GPIO_io[23].O_PAD_$out[0] (BIDIR_CELL)                                       9.726    30.104
out:GPIO_io(23)_$out.outpad[0] (.output)                                                   0.000    30.104
data arrival time                                                                                   30.104

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.000
data arrival time                                                                                   30.104
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                         30.104


#Path 76
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(29)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2.QCK[0] (Q_FRAG)                       1.990    16.319
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.712
$iopadmap$top.GPIO_io[29].O_DAT[0] (BIDIR_CELL)                                            2.666    20.378
$iopadmap$top.GPIO_io[29].O_PAD_$out[0] (BIDIR_CELL)                                       9.726    30.104
out:GPIO_io(29)_$out.outpad[0] (.output)                                                   0.000    30.104
data arrival time                                                                                   30.104

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.000
data arrival time                                                                                   30.104
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                         30.104


#Path 77
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(21)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10.QCK[0] (Q_FRAG)                       1.990    16.319
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.712
$iopadmap$top.GPIO_io[21].O_DAT[0] (BIDIR_CELL)                                             2.705    20.416
$iopadmap$top.GPIO_io[21].O_PAD_$out[0] (BIDIR_CELL)                                        9.726    30.142
out:GPIO_io(21)_$out.outpad[0] (.output)                                                    0.000    30.142
data arrival time                                                                                    30.142

clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.000
data arrival time                                                                                    30.142
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          30.142


#Path 78
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(22)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : hold

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                          1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9.QCK[0] (Q_FRAG)                       1.986    16.314
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.707
$iopadmap$top.GPIO_io[22].O_EN[0] (BIDIR_CELL)                                            2.737    20.444
$iopadmap$top.GPIO_io[22].O_PAD_$out[0] (BIDIR_CELL)                                     10.040    30.484
out:GPIO_io(22)_$out.outpad[0] (.output)                                                  0.000    30.484
data arrival time                                                                                  30.484

clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.000
data arrival time                                                                                  30.484
---------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        30.484


#Path 79
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(28)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : hold

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                          1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3.QCK[0] (Q_FRAG)                       1.990    16.319
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.712
$iopadmap$top.GPIO_io[28].O_EN[0] (BIDIR_CELL)                                            2.737    20.448
$iopadmap$top.GPIO_io[28].O_PAD_$out[0] (BIDIR_CELL)                                     10.040    30.488
out:GPIO_io(28)_$out.outpad[0] (.output)                                                  0.000    30.488
data arrival time                                                                                  30.488

clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.000
data arrival time                                                                                  30.488
---------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        30.488


#Path 80
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(31)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                              0.000     0.000
clock source latency                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                       13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                        1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q.QCK[0] (Q_FRAG)                       2.004    16.332
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.725
$iopadmap$top.GPIO_io[31].O_EN[0] (BIDIR_CELL)                                          2.737    20.462
$iopadmap$top.GPIO_io[31].O_PAD_$out[0] (BIDIR_CELL)                                   10.040    30.502
out:GPIO_io(31)_$out.outpad[0] (.output)                                                0.000    30.502
data arrival time                                                                                30.502

clock Sys_Clk0 (rise edge)                                                              0.000     0.000
clock source latency                                                                    0.000     0.000
clock uncertainty                                                                       0.000     0.000
output external delay                                                                   0.000     0.000
data required time                                                                                0.000
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.000
data arrival time                                                                                30.502
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      30.502


#Path 81
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(20)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11.QCK[0] (Q_FRAG)                       1.986    16.314
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.707
$iopadmap$top.GPIO_io[20].O_EN[0] (BIDIR_CELL)                                             2.775    20.483
$iopadmap$top.GPIO_io[20].O_PAD_$out[0] (BIDIR_CELL)                                      10.040    30.523
out:GPIO_io(20)_$out.outpad[0] (.output)                                                   0.000    30.523
data arrival time                                                                                   30.523

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.000
data arrival time                                                                                   30.523
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                         30.523


#Path 82
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(30)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : hold

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                          1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1.QCK[0] (Q_FRAG)                       1.986    16.314
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.707
$iopadmap$top.GPIO_io[30].O_EN[0] (BIDIR_CELL)                                            2.775    20.483
$iopadmap$top.GPIO_io[30].O_PAD_$out[0] (BIDIR_CELL)                                     10.040    30.523
out:GPIO_io(30)_$out.outpad[0] (.output)                                                  0.000    30.523
data arrival time                                                                                  30.523

clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.000
data arrival time                                                                                  30.523
---------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        30.523


#Path 83
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(24)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : hold

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                          1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7.QCK[0] (Q_FRAG)                       1.986    16.314
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.707
$iopadmap$top.GPIO_io[24].O_EN[0] (BIDIR_CELL)                                            2.775    20.483
$iopadmap$top.GPIO_io[24].O_PAD_$out[0] (BIDIR_CELL)                                     10.040    30.523
out:GPIO_io(24)_$out.outpad[0] (.output)                                                  0.000    30.523
data arrival time                                                                                  30.523

clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.000
data arrival time                                                                                  30.523
---------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        30.523


#Path 84
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(9)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22.QCK[0] (Q_FRAG)                       1.990    16.318
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.711
$iopadmap$top.GPIO_io[9].O_DAT[0] (BIDIR_CELL)                                              3.130    20.840
$iopadmap$top.GPIO_io[9].O_PAD_$out[0] (BIDIR_CELL)                                         9.726    30.566
out:GPIO_io(9)_$out.outpad[0] (.output)                                                     0.000    30.566
data arrival time                                                                                    30.566

clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.000
data arrival time                                                                                    30.566
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          30.566


#Path 85
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(2)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29.QCK[0] (Q_FRAG)                       1.990    16.318
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.711
$iopadmap$top.GPIO_io[2].O_DAT[0] (BIDIR_CELL)                                              3.130    20.840
$iopadmap$top.GPIO_io[2].O_PAD_$out[0] (BIDIR_CELL)                                         9.726    30.566
out:GPIO_io(2)_$out.outpad[0] (.output)                                                     0.000    30.566
data arrival time                                                                                    30.566

clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.000
data arrival time                                                                                    30.566
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          30.566


#Path 86
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(12)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19.QCK[0] (Q_FRAG)                       1.990    16.318
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.711
$iopadmap$top.GPIO_io[12].O_DAT[0] (BIDIR_CELL)                                             3.130    20.840
$iopadmap$top.GPIO_io[12].O_PAD_$out[0] (BIDIR_CELL)                                        9.726    30.566
out:GPIO_io(12)_$out.outpad[0] (.output)                                                    0.000    30.566
data arrival time                                                                                    30.566

clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.000
data arrival time                                                                                    30.566
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          30.566


#Path 87
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(5)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26.QCK[0] (Q_FRAG)                       1.990    16.318
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.711
$iopadmap$top.GPIO_io[5].O_DAT[0] (BIDIR_CELL)                                              3.130    20.840
$iopadmap$top.GPIO_io[5].O_PAD_$out[0] (BIDIR_CELL)                                         9.726    30.566
out:GPIO_io(5)_$out.outpad[0] (.output)                                                     0.000    30.566
data arrival time                                                                                    30.566

clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.000
data arrival time                                                                                    30.566
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          30.566


#Path 88
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(7)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24.QCK[0] (Q_FRAG)                       1.990    16.318
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.711
$iopadmap$top.GPIO_io[7].O_DAT[0] (BIDIR_CELL)                                              3.130    20.840
$iopadmap$top.GPIO_io[7].O_PAD_$out[0] (BIDIR_CELL)                                         9.726    30.566
out:GPIO_io(7)_$out.outpad[0] (.output)                                                     0.000    30.566
data arrival time                                                                                    30.566

clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.000
data arrival time                                                                                    30.566
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          30.566


#Path 89
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(6)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25.QCK[0] (Q_FRAG)                       1.990    16.319
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.712
$iopadmap$top.GPIO_io[6].O_DAT[0] (BIDIR_CELL)                                              3.130    20.841
$iopadmap$top.GPIO_io[6].O_PAD_$out[0] (BIDIR_CELL)                                         9.726    30.567
out:GPIO_io(6)_$out.outpad[0] (.output)                                                     0.000    30.567
data arrival time                                                                                    30.567

clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.000
data arrival time                                                                                    30.567
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          30.567


#Path 90
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(3)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28.QCK[0] (Q_FRAG)                       1.990    16.319
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.712
$iopadmap$top.GPIO_io[3].O_DAT[0] (BIDIR_CELL)                                              3.130    20.841
$iopadmap$top.GPIO_io[3].O_PAD_$out[0] (BIDIR_CELL)                                         9.726    30.567
out:GPIO_io(3)_$out.outpad[0] (.output)                                                     0.000    30.567
data arrival time                                                                                    30.567

clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.000
data arrival time                                                                                    30.567
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          30.567


#Path 91
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(1)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30.QCK[0] (Q_FRAG)                       1.990    16.319
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.712
$iopadmap$top.GPIO_io[1].O_DAT[0] (BIDIR_CELL)                                              3.130    20.841
$iopadmap$top.GPIO_io[1].O_PAD_$out[0] (BIDIR_CELL)                                         9.726    30.567
out:GPIO_io(1)_$out.outpad[0] (.output)                                                     0.000    30.567
data arrival time                                                                                    30.567

clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.000
data arrival time                                                                                    30.567
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          30.567


#Path 92
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(27)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4.QCK[0] (Q_FRAG)                       1.986    16.314
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.707
$iopadmap$top.GPIO_io[27].O_DAT[0] (BIDIR_CELL)                                            3.136    20.843
$iopadmap$top.GPIO_io[27].O_PAD_$out[0] (BIDIR_CELL)                                       9.726    30.569
out:GPIO_io(27)_$out.outpad[0] (.output)                                                   0.000    30.569
data arrival time                                                                                   30.569

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.000
data arrival time                                                                                   30.569
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                         30.569


#Path 93
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(10)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21.QCK[0] (Q_FRAG)                       2.004    16.332
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.725
$iopadmap$top.GPIO_io[10].O_DAT[0] (BIDIR_CELL)                                             3.130    20.854
$iopadmap$top.GPIO_io[10].O_PAD_$out[0] (BIDIR_CELL)                                        9.726    30.580
out:GPIO_io(10)_$out.outpad[0] (.output)                                                    0.000    30.580
data arrival time                                                                                    30.580

clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.000
data arrival time                                                                                    30.580
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          30.580


#Path 94
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(4)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27.QCK[0] (Q_FRAG)                       1.990    16.319
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.712
$iopadmap$top.GPIO_io[4].O_DAT[0] (BIDIR_CELL)                                              3.188    20.899
$iopadmap$top.GPIO_io[4].O_PAD_$out[0] (BIDIR_CELL)                                         9.726    30.625
out:GPIO_io(4)_$out.outpad[0] (.output)                                                     0.000    30.625
data arrival time                                                                                    30.625

clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.000
data arrival time                                                                                    30.625
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          30.625


#Path 95
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(26)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5.QCK[0] (Q_FRAG)                       1.990    16.319
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.712
$iopadmap$top.GPIO_io[26].O_DAT[0] (BIDIR_CELL)                                            3.253    20.965
$iopadmap$top.GPIO_io[26].O_PAD_$out[0] (BIDIR_CELL)                                       9.726    30.691
out:GPIO_io(26)_$out.outpad[0] (.output)                                                   0.000    30.691
data arrival time                                                                                   30.691

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.000
data arrival time                                                                                   30.691
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                         30.691


#Path 96
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(13)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18.QCK[0] (Q_FRAG)                       1.990    16.318
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.711
$iopadmap$top.GPIO_io[13].O_DAT[0] (BIDIR_CELL)                                             3.585    21.296
$iopadmap$top.GPIO_io[13].O_PAD_$out[0] (BIDIR_CELL)                                        9.726    31.022
out:GPIO_io(13)_$out.outpad[0] (.output)                                                    0.000    31.022
data arrival time                                                                                    31.022

clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.000
data arrival time                                                                                    31.022
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          31.022


#Path 97
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(11)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20.QCK[0] (Q_FRAG)                       1.990    16.319
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.712
$iopadmap$top.GPIO_io[11].O_DAT[0] (BIDIR_CELL)                                             3.693    21.404
$iopadmap$top.GPIO_io[11].O_PAD_$out[0] (BIDIR_CELL)                                        9.726    31.130
out:GPIO_io(11)_$out.outpad[0] (.output)                                                    0.000    31.130
data arrival time                                                                                    31.130

clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.000
data arrival time                                                                                    31.130
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          31.130


#Path 98
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(8)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23.QCK[0] (Q_FRAG)                       1.990    16.319
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.712
$iopadmap$top.GPIO_io[8].O_DAT[0] (BIDIR_CELL)                                              3.693    21.404
$iopadmap$top.GPIO_io[8].O_PAD_$out[0] (BIDIR_CELL)                                         9.726    31.130
out:GPIO_io(8)_$out.outpad[0] (.output)                                                     0.000    31.130
data arrival time                                                                                    31.130

clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.000
data arrival time                                                                                    31.130
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          31.130


#Path 99
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(14)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17.QCK[0] (Q_FRAG)                       1.990    16.318
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.711
$iopadmap$top.GPIO_io[14].O_DAT[0] (BIDIR_CELL)                                             3.958    21.669
$iopadmap$top.GPIO_io[14].O_PAD_$out[0] (BIDIR_CELL)                                        9.726    31.395
out:GPIO_io(14)_$out.outpad[0] (.output)                                                    0.000    31.395
data arrival time                                                                                    31.395

clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.000
data arrival time                                                                                    31.395
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          31.395


#Path 100
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(0)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                            1.296    14.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31.QCK[0] (Q_FRAG)                       1.990    16.319
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31.QZ[0] (Q_FRAG) [clock-to-output]      1.393    17.712
$iopadmap$top.GPIO_io[0].O_DAT[0] (BIDIR_CELL)                                              4.042    21.753
$iopadmap$top.GPIO_io[0].O_PAD_$out[0] (BIDIR_CELL)                                         9.726    31.479
out:GPIO_io(0)_$out.outpad[0] (.output)                                                     0.000    31.479
data arrival time                                                                                    31.479

clock Sys_Clk0 (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.000
data arrival time                                                                                    31.479
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          31.479


#End of timing report
