{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644834077600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644834077600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 14 15:51:17 2022 " "Processing started: Mon Feb 14 15:51:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644834077600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644834077600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALGO -c ALGO " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALGO -c ALGO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644834077600 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644834078069 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644834078069 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "ref first.v(47) " "Verilog HDL Declaration warning at first.v(47): \"ref\" is SystemVerilog-2005 keyword" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/my_graph/first.v" 47 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1644834090049 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D first.v(3) " "Verilog HDL Declaration information at first.v(3): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/my_graph/first.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644834090049 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i first.v(12) " "Verilog HDL Declaration information at first.v(12): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/my_graph/first.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644834090049 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "J j first.v(13) " "Verilog HDL Declaration information at first.v(13): object \"J\" differs only in case from object \"j\" in the same scope" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/my_graph/first.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644834090049 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a first.v(4) " "Verilog HDL Declaration information at first.v(4): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/my_graph/first.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644834090049 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c first.v(6) " "Verilog HDL Declaration information at first.v(6): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/my_graph/first.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644834090049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first.v 1 1 " "Found 1 design units, including 1 entities, in source file first.v" { { "Info" "ISGN_ENTITY_NAME" "1 for_loop " "Found entity 1: for_loop" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/my_graph/first.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644834090049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644834090049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file f_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 f_b " "Found entity 1: f_b" {  } { { "f_b.bdf" "" { Schematic "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/my_graph/f_b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644834090049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644834090049 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "f_b " "Elaborating entity \"f_b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644834090111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "for_loop for_loop:inst " "Elaborating entity \"for_loop\" for hierarchy \"for_loop:inst\"" {  } { { "f_b.bdf" "inst" { Schematic "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/my_graph/f_b.bdf" { { 144 552 688 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644834090127 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "previous_node first.v(37) " "Verilog HDL or VHDL warning at first.v(37): object \"previous_node\" assigned a value but never read" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/my_graph/first.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644834090127 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "path first.v(38) " "Verilog HDL or VHDL warning at first.v(38): object \"path\" assigned a value but never read" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/my_graph/first.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644834090127 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "path_final first.v(39) " "Verilog HDL or VHDL warning at first.v(39): object \"path_final\" assigned a value but never read" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/my_graph/first.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644834090127 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "end_node first.v(42) " "Verilog HDL or VHDL warning at first.v(42): object \"end_node\" assigned a value but never read" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/my_graph/first.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644834090127 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "array_l first.v(44) " "Verilog HDL or VHDL warning at first.v(44): object \"array_l\" assigned a value but never read" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/my_graph/first.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644834090127 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 first.v(63) " "Verilog HDL assignment warning at first.v(63): truncated value with size 32 to match size of target (14)" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/my_graph/first.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644834090127 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 first.v(61) " "Verilog HDL assignment warning at first.v(61): truncated value with size 32 to match size of target (14)" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/my_graph/first.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644834090143 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 first.v(90) " "Verilog HDL assignment warning at first.v(90): truncated value with size 32 to match size of target (14)" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/my_graph/first.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644834090236 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 first.v(108) " "Verilog HDL assignment warning at first.v(108): truncated value with size 32 to match size of target (14)" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/my_graph/first.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644834090236 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 first.v(116) " "Verilog HDL assignment warning at first.v(116): truncated value with size 32 to match size of target (14)" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/my_graph/first.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644834090252 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 first.v(105) " "Verilog HDL assignment warning at first.v(105): truncated value with size 32 to match size of target (14)" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/my_graph/first.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644834090283 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 first.v(103) " "Verilog HDL assignment warning at first.v(103): truncated value with size 32 to match size of target (14)" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/my_graph/first.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644834091408 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "graph\[13\]\[0..12\] 0 first.v(19) " "Net \"graph\[13\]\[0..12\]\" at first.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/my_graph/first.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644834391402 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "d first.v(3) " "Output port \"d\" at first.v(3) has no driver" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/my_graph/first.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644834391413 "|f_b|for_loop:inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "graph " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"graph\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1644834491836 ""}
