/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_sid_arc_dbg.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 6/14/12 2:24p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jun 13 16:39:03 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7429/rdb/b0/bchp_sid_arc_dbg.h $
 * 
 * Hydra_Software_Devel/1   6/14/12 2:24p pntruong
 * SW7429-185: Initial version.
 *
 ***************************************************************************/

#ifndef BCHP_SID_ARC_DBG_H__
#define BCHP_SID_ARC_DBG_H__

/***************************************************************************
 *SID_ARC_DBG - SID_ARC_DBG  registers
 ***************************************************************************/
#define BCHP_SID_ARC_DBG_SDRAM_INC               0x00451000 /* Auto Address Increment */
#define BCHP_SID_ARC_DBG_SDRAM_ADDR              0x00451004 /* Sdram Address */
#define BCHP_SID_ARC_DBG_SDRAM_DATA              0x00451008 /* Sdram Data */
#define BCHP_SID_ARC_DBG_CPU_DBG                 0x00451010 /* CPU Host-Debug Mode */

/***************************************************************************
 *SDRAM_INC - Auto Address Increment
 ***************************************************************************/
/* SID_ARC_DBG :: SDRAM_INC :: reserved0 [31:01] */
#define BCHP_SID_ARC_DBG_SDRAM_INC_reserved0_MASK                  0xfffffffe
#define BCHP_SID_ARC_DBG_SDRAM_INC_reserved0_SHIFT                 1

/* SID_ARC_DBG :: SDRAM_INC :: INC [00:00] */
#define BCHP_SID_ARC_DBG_SDRAM_INC_INC_MASK                        0x00000001
#define BCHP_SID_ARC_DBG_SDRAM_INC_INC_SHIFT                       0
#define BCHP_SID_ARC_DBG_SDRAM_INC_INC_DEFAULT                     0x00000000

/***************************************************************************
 *SDRAM_ADDR - Sdram Address
 ***************************************************************************/
/* SID_ARC_DBG :: SDRAM_ADDR :: ADDR [31:02] */
#define BCHP_SID_ARC_DBG_SDRAM_ADDR_ADDR_MASK                      0xfffffffc
#define BCHP_SID_ARC_DBG_SDRAM_ADDR_ADDR_SHIFT                     2
#define BCHP_SID_ARC_DBG_SDRAM_ADDR_ADDR_DEFAULT                   0x00000000

/* SID_ARC_DBG :: SDRAM_ADDR :: reserved0 [01:00] */
#define BCHP_SID_ARC_DBG_SDRAM_ADDR_reserved0_MASK                 0x00000003
#define BCHP_SID_ARC_DBG_SDRAM_ADDR_reserved0_SHIFT                0

/***************************************************************************
 *SDRAM_DATA - Sdram Data
 ***************************************************************************/
/* SID_ARC_DBG :: SDRAM_DATA :: DATA [31:00] */
#define BCHP_SID_ARC_DBG_SDRAM_DATA_DATA_MASK                      0xffffffff
#define BCHP_SID_ARC_DBG_SDRAM_DATA_DATA_SHIFT                     0

/***************************************************************************
 *CPU_DBG - CPU Host-Debug Mode
 ***************************************************************************/
/* SID_ARC_DBG :: CPU_DBG :: reserved0 [31:01] */
#define BCHP_SID_ARC_DBG_CPU_DBG_reserved0_MASK                    0xfffffffe
#define BCHP_SID_ARC_DBG_CPU_DBG_reserved0_SHIFT                   1

/* SID_ARC_DBG :: CPU_DBG :: HST [00:00] */
#define BCHP_SID_ARC_DBG_CPU_DBG_HST_MASK                          0x00000001
#define BCHP_SID_ARC_DBG_CPU_DBG_HST_SHIFT                         0
#define BCHP_SID_ARC_DBG_CPU_DBG_HST_DEFAULT                       0x00000000

#endif /* #ifndef BCHP_SID_ARC_DBG_H__ */

/* End of File */
