Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Fri Feb 28 00:29:03 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  146         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (66)
6. checking no_output_delay (71)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (71)
--------------------------------
 There are 71 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.544        0.000                      0                 8186        0.039        0.000                      0                 8186        3.458        0.000                       0                  2307  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.544        0.000                      0                 8186        0.039        0.000                      0                 8186        3.458        0.000                       0                  2307  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/and_ln107_4_reg_1458_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 1.491ns (43.976%)  route 1.899ns (56.024%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.076     0.076    bd_0_i/hls_inst/inst/L_ACF_U/ap_clk
    RAMB36_X4Y15         RAMB36E2                                     r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[25])
                                                      0.879     0.955 f  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/DOUTBDOUT[25]
                         net (fo=14, routed)          0.965     1.920    bd_0_i/hls_inst/inst/L_ACF_U/q0[25]
    SLICE_X60Y84         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.068 r  bd_0_i/hls_inst/inst/L_ACF_U/icmp_ln107_fu_435_p2_carry__0_i_5/O
                         net (fo=1, routed)           0.014     2.082    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln107_fu_435_p2_carry__1_1[4]
    SLICE_X60Y84         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     2.238 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln107_fu_435_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     2.264    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln107_fu_435_p2_carry__0_n_12
    SLICE_X60Y85         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.279 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln107_fu_435_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.026     2.305    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln107_fu_435_p2_carry__1_n_12
    SLICE_X60Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.029     2.334 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln107_fu_435_p2_carry__2/CO[7]
                         net (fo=3, routed)           0.282     2.616    bd_0_i/hls_inst/inst/L_ACF_U/and_ln107_4_reg_1458_reg[0][0]
    SLICE_X60Y76         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     2.713 r  bd_0_i/hls_inst/inst/L_ACF_U/and_ln107_4_reg_1458[0]_i_2/O
                         net (fo=2, routed)           0.265     2.977    bd_0_i/hls_inst/inst/L_ACF_U/and_ln107_4_reg_1458[0]_i_2_n_12
    SLICE_X60Y76         LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     3.144 r  bd_0_i/hls_inst/inst/L_ACF_U/and_ln107_4_reg_1458[0]_i_1/O
                         net (fo=1, routed)           0.322     3.466    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/and_ln107_4_fu_647_p2
    SLICE_X60Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/and_ln107_4_reg_1458_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ap_clk
    SLICE_X60Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/and_ln107_4_reg_1458_reg[0]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X60Y76         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/and_ln107_4_reg_1458_reg[0]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.466    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 2.271ns (66.755%)  route 1.131ns (33.245%))
  Logic Levels:           15  (CARRY8=8 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y28        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[2])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.326     2.006    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product_n_115
    SLICE_X57Y83         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.143 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6/O
                         net (fo=2, routed)           0.546     2.689    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6_n_12
    SLICE_X57Y83         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     2.834 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13/O
                         net (fo=1, routed)           0.025     2.859    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13_n_12
    SLICE_X57Y83         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.022 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.048    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1_n_12
    SLICE_X57Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.063 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.089    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1_n_12
    SLICE_X57Y85         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.104 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.130    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1_n_12
    SLICE_X57Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.145 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.171    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X57Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.186 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.212    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1_n_12
    SLICE_X57Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.227 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.253    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1_n_12
    SLICE_X57Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.268 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.052     3.320    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1_n_12
    SLICE_X57Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     3.436 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[63]_i_1/O[7]
                         net (fo=1, routed)           0.026     3.462    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[63]_0[31]
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[63]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X57Y90         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[63]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.550ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 2.271ns (66.774%)  route 1.130ns (33.226%))
  Logic Levels:           15  (CARRY8=8 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y28        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[2])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.326     2.006    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product_n_115
    SLICE_X57Y83         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.143 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6/O
                         net (fo=2, routed)           0.546     2.689    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6_n_12
    SLICE_X57Y83         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     2.834 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13/O
                         net (fo=1, routed)           0.025     2.859    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13_n_12
    SLICE_X57Y83         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.022 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.048    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1_n_12
    SLICE_X57Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.063 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.089    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1_n_12
    SLICE_X57Y85         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.104 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.130    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1_n_12
    SLICE_X57Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.145 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.171    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X57Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.186 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.212    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1_n_12
    SLICE_X57Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.227 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.253    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1_n_12
    SLICE_X57Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.268 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.052     3.320    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1_n_12
    SLICE_X57Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     3.436 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[63]_i_1/O[5]
                         net (fo=1, routed)           0.025     3.461    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[63]_0[29]
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[61]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X57Y90         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[61]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                  4.550    

Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 2.258ns (66.627%)  route 1.131ns (33.373%))
  Logic Levels:           15  (CARRY8=8 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y28        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[2])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.326     2.006    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product_n_115
    SLICE_X57Y83         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.143 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6/O
                         net (fo=2, routed)           0.546     2.689    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6_n_12
    SLICE_X57Y83         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     2.834 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13/O
                         net (fo=1, routed)           0.025     2.859    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13_n_12
    SLICE_X57Y83         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.022 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.048    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1_n_12
    SLICE_X57Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.063 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.089    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1_n_12
    SLICE_X57Y85         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.104 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.130    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1_n_12
    SLICE_X57Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.145 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.171    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X57Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.186 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.212    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1_n_12
    SLICE_X57Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.227 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.253    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1_n_12
    SLICE_X57Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.268 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.052     3.320    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1_n_12
    SLICE_X57Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     3.423 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[63]_i_1/O[6]
                         net (fo=1, routed)           0.026     3.449    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[63]_0[30]
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[62]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X57Y90         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[62]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.449    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 2.241ns (66.479%)  route 1.130ns (33.521%))
  Logic Levels:           15  (CARRY8=8 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y28        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[2])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.326     2.006    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product_n_115
    SLICE_X57Y83         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.143 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6/O
                         net (fo=2, routed)           0.546     2.689    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6_n_12
    SLICE_X57Y83         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     2.834 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13/O
                         net (fo=1, routed)           0.025     2.859    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13_n_12
    SLICE_X57Y83         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.022 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.048    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1_n_12
    SLICE_X57Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.063 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.089    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1_n_12
    SLICE_X57Y85         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.104 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.130    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1_n_12
    SLICE_X57Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.145 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.171    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X57Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.186 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.212    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1_n_12
    SLICE_X57Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.227 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.253    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1_n_12
    SLICE_X57Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.268 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.052     3.320    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1_n_12
    SLICE_X57Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     3.406 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[63]_i_1/O[4]
                         net (fo=1, routed)           0.025     3.431    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[63]_0[28]
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[60]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X57Y90         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[60]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.431    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 2.237ns (66.419%)  route 1.131ns (33.581%))
  Logic Levels:           15  (CARRY8=8 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y28        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[2])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.326     2.006    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product_n_115
    SLICE_X57Y83         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.143 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6/O
                         net (fo=2, routed)           0.546     2.689    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6_n_12
    SLICE_X57Y83         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     2.834 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13/O
                         net (fo=1, routed)           0.025     2.859    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13_n_12
    SLICE_X57Y83         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.022 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.048    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1_n_12
    SLICE_X57Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.063 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.089    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1_n_12
    SLICE_X57Y85         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.104 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.130    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1_n_12
    SLICE_X57Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.145 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.171    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X57Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.186 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.212    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1_n_12
    SLICE_X57Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.227 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.253    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1_n_12
    SLICE_X57Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.268 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.052     3.320    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1_n_12
    SLICE_X57Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     3.402 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[63]_i_1/O[3]
                         net (fo=1, routed)           0.026     3.428    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[63]_0[27]
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[59]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X57Y90         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[59]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.428    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 2.231ns (66.379%)  route 1.130ns (33.621%))
  Logic Levels:           15  (CARRY8=8 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y28        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[2])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.326     2.006    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product_n_115
    SLICE_X57Y83         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.143 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6/O
                         net (fo=2, routed)           0.546     2.689    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6_n_12
    SLICE_X57Y83         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     2.834 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13/O
                         net (fo=1, routed)           0.025     2.859    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13_n_12
    SLICE_X57Y83         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.022 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.048    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1_n_12
    SLICE_X57Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.063 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.089    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1_n_12
    SLICE_X57Y85         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.104 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.130    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1_n_12
    SLICE_X57Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.145 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.171    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X57Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.186 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.212    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1_n_12
    SLICE_X57Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.227 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.253    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1_n_12
    SLICE_X57Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.268 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.052     3.320    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1_n_12
    SLICE_X57Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.396 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.025     3.421    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[63]_0[25]
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[57]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X57Y90         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[57]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.421    
  -------------------------------------------------------------------
                         slack                                  4.590    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 2.222ns (66.269%)  route 1.131ns (33.731%))
  Logic Levels:           15  (CARRY8=8 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y28        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[2])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.326     2.006    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product_n_115
    SLICE_X57Y83         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.143 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6/O
                         net (fo=2, routed)           0.546     2.689    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6_n_12
    SLICE_X57Y83         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     2.834 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13/O
                         net (fo=1, routed)           0.025     2.859    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13_n_12
    SLICE_X57Y83         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.022 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.048    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1_n_12
    SLICE_X57Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.063 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.089    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1_n_12
    SLICE_X57Y85         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.104 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.130    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1_n_12
    SLICE_X57Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.145 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.171    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X57Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.186 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.212    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1_n_12
    SLICE_X57Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.227 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.253    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1_n_12
    SLICE_X57Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.268 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.052     3.320    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1_n_12
    SLICE_X57Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     3.387 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[63]_i_1/O[2]
                         net (fo=1, routed)           0.026     3.413    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[63]_0[26]
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[58]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X57Y90         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[58]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 2.211ns (66.178%)  route 1.130ns (33.822%))
  Logic Levels:           15  (CARRY8=8 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y28        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[2])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.326     2.006    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product_n_115
    SLICE_X57Y83         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.143 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6/O
                         net (fo=2, routed)           0.546     2.689    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6_n_12
    SLICE_X57Y83         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     2.834 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13/O
                         net (fo=1, routed)           0.025     2.859    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13_n_12
    SLICE_X57Y83         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.022 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.048    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1_n_12
    SLICE_X57Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.063 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.089    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1_n_12
    SLICE_X57Y85         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.104 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.130    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1_n_12
    SLICE_X57Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.145 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.171    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X57Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.186 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.212    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1_n_12
    SLICE_X57Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.227 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.253    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1_n_12
    SLICE_X57Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.268 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.052     3.320    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1_n_12
    SLICE_X57Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.376 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[63]_i_1/O[0]
                         net (fo=1, routed)           0.025     3.401    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[63]_0[24]
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X57Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[56]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X57Y90         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[56]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.401    
  -------------------------------------------------------------------
                         slack                                  4.610    

Slack (MET) :             4.616ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 2.256ns (67.646%)  route 1.079ns (32.354%))
  Logic Levels:           14  (CARRY8=7 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/CLK
    DSP48E2_X7Y28        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[2])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product/DSP_OUTPUT_INST/P[2]
                         net (fo=2, routed)           0.326     2.006    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/tmp_product_n_115
    SLICE_X57Y83         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.143 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6/O
                         net (fo=2, routed)           0.546     2.689    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_6_n_12
    SLICE_X57Y83         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     2.834 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13/O
                         net (fo=1, routed)           0.025     2.859    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688[7]_i_13_n_12
    SLICE_X57Y83         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.022 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.048    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[7]_i_1_n_12
    SLICE_X57Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.063 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.089    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[15]_i_1_n_12
    SLICE_X57Y85         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.104 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.130    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[23]_i_1_n_12
    SLICE_X57Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.145 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U51/add_ln120_reg_1688_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.171    bd_0_i/hls_inst/inst/L_ACF_U/CO[0]
    SLICE_X57Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.186 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.212    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[39]_i_1_n_12
    SLICE_X57Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.227 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.253    bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[47]_i_1_n_12
    SLICE_X57Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     3.369 r  bd_0_i/hls_inst/inst/L_ACF_U/add_ln120_reg_1688_reg[55]_i_1/O[7]
                         net (fo=1, routed)           0.026     3.395    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[63]_0[23]
    SLICE_X57Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X57Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[55]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X57Y89         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln120_reg_1688_reg[55]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.395    
  -------------------------------------------------------------------
                         slack                                  4.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y20        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y20        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[0])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[0]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<0>
    DSP48E2_X9Y20        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[0]_AD[0])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[0]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<0>
    DSP48E2_X9Y20        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y20        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X9Y20        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[0])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[10]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y20        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y20        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[10])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[10]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<10>
    DSP48E2_X9Y20        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[10]_AD[10])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[10]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<10>
    DSP48E2_X9Y20        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y20        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X9Y20        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[10])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[11]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y20        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y20        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[11])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[11]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<11>
    DSP48E2_X9Y20        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[11]_AD[11])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[11]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<11>
    DSP48E2_X9Y20        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y20        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X9Y20        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[11])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[12]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y20        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y20        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[12])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[12]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<12>
    DSP48E2_X9Y20        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[12]_AD[12])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[12]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<12>
    DSP48E2_X9Y20        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y20        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X9Y20        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[12])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[13]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y20        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y20        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[13])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[13]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<13>
    DSP48E2_X9Y20        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[13]_AD[13])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[13]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<13>
    DSP48E2_X9Y20        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y20        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X9Y20        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[13])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[14]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y20        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y20        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[14])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[14]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<14>
    DSP48E2_X9Y20        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[14]_AD[14])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[14]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<14>
    DSP48E2_X9Y20        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y20        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X9Y20        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[14])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[15]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y20        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y20        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[15])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[15]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<15>
    DSP48E2_X9Y20        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[15]_AD[15])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[15]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<15>
    DSP48E2_X9Y20        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y20        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X9Y20        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[15])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[16]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y20        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y20        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[16])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[16]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<16>
    DSP48E2_X9Y20        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[16]_AD[16])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[16]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<16>
    DSP48E2_X9Y20        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y20        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X9Y20        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[16])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[17]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y20        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y20        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[17])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[17]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<17>
    DSP48E2_X9Y20        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[17]_AD[17])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[17]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<17>
    DSP48E2_X9Y20        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y20        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X9Y20        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[17])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[18]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y20        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y20        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[18])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[18]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<18>
    DSP48E2_X9Y20        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[18]_AD[18])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[18]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<18>
    DSP48E2_X9Y20        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y20        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X9Y20        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[18])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U65/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y15  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y15  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y16  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y16  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         8.000       6.936      SLICE_X63Y58  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         8.000       6.936      SLICE_X63Y58  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         8.000       6.936      SLICE_X65Y62  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg[1]_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         8.000       6.936      SLICE_X65Y62  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg[2]_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         8.000       6.936      SLICE_X65Y62  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg[3]_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         8.000       6.936      SLICE_X65Y62  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg[4]_srl2/CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y15  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y15  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y15  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y15  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y16  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y16  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y16  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y16  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         4.000       3.468      SLICE_X63Y58  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         4.000       3.468      SLICE_X63Y58  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y15  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y15  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y15  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y15  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y16  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y16  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y16  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y16  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         4.000       3.468      SLICE_X63Y58  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         4.000       3.468      SLICE_X63Y58  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LARc_q1[2]
                            (input port)
  Destination:            LARc_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.002ns  (logic 1.262ns (42.042%)  route 1.740ns (57.958%))
  Logic Levels:           10  (CARRY8=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[2] (IN)
                         net (fo=19, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[2]
    SLICE_X64Y98         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     0.122 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[5]_INST_0_i_9/O
                         net (fo=10, routed)          0.164     0.286    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_2_sn_1
    SLICE_X63Y100        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     0.376 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[1]_INST_0_i_5/O
                         net (fo=28, routed)          0.201     0.577    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_4_sn_1
    SLICE_X66Y100        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     0.710 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_5/O
                         net (fo=11, routed)          0.222     0.933    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_5_n_12
    SLICE_X64Y101        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     1.080 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_33/O
                         net (fo=1, routed)           0.007     1.087    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_33_n_12
    SLICE_X64Y101        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.160     1.247 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_7/CO[7]
                         net (fo=17, routed)          0.399     1.646    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/CO[0]
    SLICE_X63Y98         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     1.798 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.159     1.956    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[4]_2
    SLICE_X63Y99         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     2.081 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.160     2.241    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_3_sn_1
    SLICE_X65Y99         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     2.341 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[9]_INST_0_i_3/O
                         net (fo=6, routed)           0.161     2.502    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[9]_INST_0_i_3_n_12
    SLICE_X65Y98         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     2.637 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_3/O
                         net (fo=1, routed)           0.267     2.904    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_3_n_12
    SLICE_X65Y98         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     3.002 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0/O
                         net (fo=0)                   0.000     3.002    LARc_d0[11]
                                                                      r  LARc_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[2]
                            (input port)
  Destination:            LARc_d0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.980ns  (logic 1.302ns (43.687%)  route 1.678ns (56.313%))
  Logic Levels:           10  (CARRY8=1 LUT4=2 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[2] (IN)
                         net (fo=19, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[2]
    SLICE_X64Y98         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     0.122 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[5]_INST_0_i_9/O
                         net (fo=10, routed)          0.164     0.286    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_2_sn_1
    SLICE_X63Y100        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     0.376 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[1]_INST_0_i_5/O
                         net (fo=28, routed)          0.201     0.577    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_4_sn_1
    SLICE_X66Y100        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     0.710 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_5/O
                         net (fo=11, routed)          0.222     0.933    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_5_n_12
    SLICE_X64Y101        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     1.080 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_33/O
                         net (fo=1, routed)           0.007     1.087    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_33_n_12
    SLICE_X64Y101        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.160     1.247 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_7/CO[7]
                         net (fo=17, routed)          0.399     1.646    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/CO[0]
    SLICE_X63Y98         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     1.798 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.159     1.956    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[4]_2
    SLICE_X63Y99         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     2.081 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.160     2.241    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_3_sn_1
    SLICE_X65Y99         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     2.341 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[9]_INST_0_i_3/O
                         net (fo=6, routed)           0.174     2.515    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[9]_INST_0_i_3_n_12
    SLICE_X65Y98         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.150     2.665 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_1/O
                         net (fo=2, routed)           0.193     2.857    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_1_n_12
    SLICE_X66Y97         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     2.980 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0/O
                         net (fo=0)                   0.000     2.980    LARc_d0[15]
                                                                      r  LARc_d0[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[2]
                            (input port)
  Destination:            LARc_d0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.977ns  (logic 1.301ns (43.697%)  route 1.676ns (56.303%))
  Logic Levels:           10  (CARRY8=1 LUT4=2 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[2] (IN)
                         net (fo=19, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[2]
    SLICE_X64Y98         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     0.122 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[5]_INST_0_i_9/O
                         net (fo=10, routed)          0.164     0.286    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_2_sn_1
    SLICE_X63Y100        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     0.376 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[1]_INST_0_i_5/O
                         net (fo=28, routed)          0.201     0.577    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_4_sn_1
    SLICE_X66Y100        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     0.710 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_5/O
                         net (fo=11, routed)          0.222     0.933    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_5_n_12
    SLICE_X64Y101        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     1.080 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_33/O
                         net (fo=1, routed)           0.007     1.087    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_33_n_12
    SLICE_X64Y101        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.160     1.247 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_7/CO[7]
                         net (fo=17, routed)          0.399     1.646    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/CO[0]
    SLICE_X63Y98         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     1.798 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.159     1.956    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[4]_2
    SLICE_X63Y99         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     2.081 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.160     2.241    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_3_sn_1
    SLICE_X65Y99         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     2.341 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[9]_INST_0_i_3/O
                         net (fo=6, routed)           0.174     2.515    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[9]_INST_0_i_3_n_12
    SLICE_X65Y98         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.150     2.665 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_1/O
                         net (fo=2, routed)           0.191     2.855    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_1_n_12
    SLICE_X66Y97         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     2.977 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[14]_INST_0/O
                         net (fo=0)                   0.000     2.977    LARc_d0[14]
                                                                      r  LARc_d0[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[2]
                            (input port)
  Destination:            LARc_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.966ns  (logic 1.289ns (43.454%)  route 1.677ns (56.546%))
  Logic Levels:           10  (CARRY8=1 LUT4=2 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[2] (IN)
                         net (fo=19, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[2]
    SLICE_X64Y98         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     0.122 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[5]_INST_0_i_9/O
                         net (fo=10, routed)          0.164     0.286    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_2_sn_1
    SLICE_X63Y100        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     0.376 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[1]_INST_0_i_5/O
                         net (fo=28, routed)          0.201     0.577    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_4_sn_1
    SLICE_X66Y100        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     0.710 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_5/O
                         net (fo=11, routed)          0.222     0.933    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_5_n_12
    SLICE_X64Y101        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     1.080 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_33/O
                         net (fo=1, routed)           0.007     1.087    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_33_n_12
    SLICE_X64Y101        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.160     1.247 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_7/CO[7]
                         net (fo=17, routed)          0.399     1.646    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/CO[0]
    SLICE_X63Y98         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     1.798 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.159     1.956    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[4]_2
    SLICE_X63Y99         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     2.081 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.160     2.241    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_3_sn_1
    SLICE_X65Y99         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     2.341 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[9]_INST_0_i_3/O
                         net (fo=6, routed)           0.173     2.513    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[9]_INST_0_i_3_n_12
    SLICE_X65Y98         LUT5 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.135     2.648 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.193     2.841    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[13]_INST_0_i_2_n_12
    SLICE_X65Y98         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     2.966 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[13]_INST_0/O
                         net (fo=0)                   0.000     2.966    LARc_d0[13]
                                                                      r  LARc_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[2]
                            (input port)
  Destination:            LARc_d0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.809ns  (logic 1.277ns (45.455%)  route 1.532ns (54.545%))
  Logic Levels:           10  (CARRY8=1 LUT4=3 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[2] (IN)
                         net (fo=19, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[2]
    SLICE_X64Y98         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     0.122 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[5]_INST_0_i_9/O
                         net (fo=10, routed)          0.164     0.286    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_2_sn_1
    SLICE_X63Y100        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     0.376 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[1]_INST_0_i_5/O
                         net (fo=28, routed)          0.201     0.577    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_4_sn_1
    SLICE_X66Y100        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     0.710 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_5/O
                         net (fo=11, routed)          0.222     0.933    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_5_n_12
    SLICE_X64Y101        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     1.080 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_33/O
                         net (fo=1, routed)           0.007     1.087    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_33_n_12
    SLICE_X64Y101        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.160     1.247 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_7/CO[7]
                         net (fo=17, routed)          0.399     1.646    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/CO[0]
    SLICE_X63Y98         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     1.798 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.159     1.956    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[4]_2
    SLICE_X63Y99         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     2.081 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.160     2.241    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_3_sn_1
    SLICE_X65Y99         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     2.341 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[9]_INST_0_i_3/O
                         net (fo=6, routed)           0.173     2.513    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[9]_INST_0_i_3_n_12
    SLICE_X65Y98         LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     2.638 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[12]_INST_0_i_3/O
                         net (fo=1, routed)           0.048     2.686    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[12]_INST_0_i_3_n_12
    SLICE_X65Y98         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.123     2.809 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[12]_INST_0/O
                         net (fo=0)                   0.000     2.809    LARc_d0[12]
                                                                      r  LARc_d0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[2]
                            (input port)
  Destination:            LARc_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.766ns  (logic 1.251ns (45.232%)  route 1.515ns (54.768%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[2] (IN)
                         net (fo=19, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[2]
    SLICE_X64Y98         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     0.122 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[5]_INST_0_i_9/O
                         net (fo=10, routed)          0.164     0.286    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_2_sn_1
    SLICE_X63Y100        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     0.376 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[1]_INST_0_i_5/O
                         net (fo=28, routed)          0.201     0.577    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_4_sn_1
    SLICE_X66Y100        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     0.710 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_5/O
                         net (fo=11, routed)          0.222     0.933    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_5_n_12
    SLICE_X64Y101        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     1.080 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_33/O
                         net (fo=1, routed)           0.007     1.087    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_33_n_12
    SLICE_X64Y101        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.160     1.247 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_7/CO[7]
                         net (fo=17, routed)          0.399     1.646    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/CO[0]
    SLICE_X63Y98         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     1.798 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.159     1.956    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[4]_2
    SLICE_X63Y99         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     2.081 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.160     2.241    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_3_sn_1
    SLICE_X65Y99         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     2.341 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[9]_INST_0_i_3/O
                         net (fo=6, routed)           0.161     2.502    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[9]_INST_0_i_3_n_12
    SLICE_X65Y98         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     2.624 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.042     2.666    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[10]_INST_0_i_2_n_12
    SLICE_X65Y98         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     2.766 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[10]_INST_0/O
                         net (fo=0)                   0.000     2.766    LARc_d0[10]
                                                                      r  LARc_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[2]
                            (input port)
  Destination:            LARc_d0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.612ns  (logic 1.078ns (41.268%)  route 1.534ns (58.732%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT4=2 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[2] (IN)
                         net (fo=19, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[2]
    SLICE_X64Y98         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     0.122 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[5]_INST_0_i_9/O
                         net (fo=10, routed)          0.164     0.286    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_2_sn_1
    SLICE_X63Y100        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     0.376 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[1]_INST_0_i_5/O
                         net (fo=28, routed)          0.201     0.577    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_4_sn_1
    SLICE_X66Y100        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     0.710 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_5/O
                         net (fo=11, routed)          0.222     0.933    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_5_n_12
    SLICE_X64Y101        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     1.080 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_33/O
                         net (fo=1, routed)           0.007     1.087    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_33_n_12
    SLICE_X64Y101        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.160     1.247 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_7/CO[7]
                         net (fo=17, routed)          0.399     1.646    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/CO[0]
    SLICE_X63Y98         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     1.798 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.159     1.956    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[4]_2
    SLICE_X63Y99         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     2.081 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.218     2.299    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_3_sn_1
    SLICE_X64Y97         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     2.397 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.164     2.561    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[5]_INST_0_i_2_n_12
    SLICE_X64Y97         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051     2.612 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[5]_INST_0/O
                         net (fo=0)                   0.000     2.612    LARc_d0[5]
                                                                      r  LARc_d0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[2]
                            (input port)
  Destination:            LARc_d0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.595ns  (logic 1.120ns (43.154%)  route 1.475ns (56.846%))
  Logic Levels:           9  (CARRY8=1 LUT4=2 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[2] (IN)
                         net (fo=19, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[2]
    SLICE_X64Y98         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     0.122 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[5]_INST_0_i_9/O
                         net (fo=10, routed)          0.164     0.286    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_2_sn_1
    SLICE_X63Y100        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     0.376 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[1]_INST_0_i_5/O
                         net (fo=28, routed)          0.201     0.577    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_4_sn_1
    SLICE_X66Y100        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     0.710 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_5/O
                         net (fo=11, routed)          0.222     0.933    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_5_n_12
    SLICE_X64Y101        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     1.080 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_33/O
                         net (fo=1, routed)           0.007     1.087    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_33_n_12
    SLICE_X64Y101        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.160     1.247 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_7/CO[7]
                         net (fo=17, routed)          0.399     1.646    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/CO[0]
    SLICE_X63Y98         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     1.798 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.159     1.956    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[4]_2
    SLICE_X63Y99         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     2.081 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.160     2.241    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_3_sn_1
    SLICE_X65Y99         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     2.341 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[9]_INST_0_i_3/O
                         net (fo=6, routed)           0.164     2.504    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[9]_INST_0_i_3_n_12
    SLICE_X65Y98         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     2.595 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[9]_INST_0/O
                         net (fo=0)                   0.000     2.595    LARc_d0[9]
                                                                      r  LARc_d0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[2]
                            (input port)
  Destination:            LARc_d0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.561ns  (logic 1.053ns (41.113%)  route 1.508ns (58.887%))
  Logic Levels:           9  (CARRY8=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[2] (IN)
                         net (fo=19, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[2]
    SLICE_X64Y98         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     0.122 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[5]_INST_0_i_9/O
                         net (fo=10, routed)          0.164     0.286    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_2_sn_1
    SLICE_X63Y100        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     0.376 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[1]_INST_0_i_5/O
                         net (fo=28, routed)          0.201     0.577    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_4_sn_1
    SLICE_X66Y100        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     0.710 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_5/O
                         net (fo=11, routed)          0.222     0.933    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_5_n_12
    SLICE_X64Y101        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     1.080 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_33/O
                         net (fo=1, routed)           0.007     1.087    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_33_n_12
    SLICE_X64Y101        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.160     1.247 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_7/CO[7]
                         net (fo=17, routed)          0.399     1.646    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/CO[0]
    SLICE_X63Y98         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     1.798 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.159     1.956    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[4]_2
    SLICE_X63Y99         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     2.081 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.218     2.299    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[6]_2
    SLICE_X64Y97         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     2.387 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.138     2.525    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[6]_INST_0_i_2_n_12
    SLICE_X64Y97         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     2.561 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[6]_INST_0/O
                         net (fo=0)                   0.000     2.561    LARc_d0[6]
                                                                      r  LARc_d0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[2]
                            (input port)
  Destination:            LARc_d0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.556ns  (logic 1.085ns (42.455%)  route 1.471ns (57.545%))
  Logic Levels:           9  (CARRY8=1 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[2] (IN)
                         net (fo=19, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[2]
    SLICE_X64Y98         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     0.122 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[5]_INST_0_i_9/O
                         net (fo=10, routed)          0.164     0.286    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_2_sn_1
    SLICE_X63Y100        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     0.376 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[1]_INST_0_i_5/O
                         net (fo=28, routed)          0.201     0.577    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_4_sn_1
    SLICE_X66Y100        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     0.710 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_5/O
                         net (fo=11, routed)          0.222     0.933    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0_i_5_n_12
    SLICE_X64Y101        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     1.080 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_33/O
                         net (fo=1, routed)           0.007     1.087    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_33_n_12
    SLICE_X64Y101        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.160     1.247 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_7/CO[7]
                         net (fo=17, routed)          0.399     1.646    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/CO[0]
    SLICE_X63Y98         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     1.798 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.159     1.956    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[4]_2
    SLICE_X63Y99         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     2.081 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.103     2.184    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1_3_sn_1
    SLICE_X65Y99         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     2.250 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.216     2.466    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[8]_INST_0_i_3_n_12
    SLICE_X65Y99         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     2.556 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[8]_INST_0/O
                         net (fo=0)                   0.000     2.556    LARc_d0[8]
                                                                      r  LARc_d0[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[15]
    SLICE_X65Y98         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[10]_INST_0/O
                         net (fo=0)                   0.000     0.022    LARc_d0[10]
                                                                      r  LARc_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[15]
    SLICE_X65Y98         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[12]_INST_0/O
                         net (fo=0)                   0.000     0.022    LARc_d0[12]
                                                                      r  LARc_d0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[15]
    SLICE_X66Y97         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[14]_INST_0/O
                         net (fo=0)                   0.000     0.022    LARc_d0[14]
                                                                      r  LARc_d0[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[15]
    SLICE_X65Y99         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[8]_INST_0/O
                         net (fo=0)                   0.000     0.022    LARc_d0[8]
                                                                      r  LARc_d0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[15]
    SLICE_X65Y98         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[9]_INST_0/O
                         net (fo=0)                   0.000     0.022    LARc_d0[9]
                                                                      r  LARc_d0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.023ns  (logic 0.023ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[15]
    SLICE_X65Y99         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.023     0.023 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[7]_INST_0/O
                         net (fo=0)                   0.000     0.023    LARc_d0[7]
                                                                      r  LARc_d0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.035ns  (logic 0.035ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[15]
    SLICE_X65Y98         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.035     0.035 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[11]_INST_0/O
                         net (fo=0)                   0.000     0.035    LARc_d0[11]
                                                                      r  LARc_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.035ns  (logic 0.035ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[15]
    SLICE_X65Y98         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.035     0.035 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[13]_INST_0/O
                         net (fo=0)                   0.000     0.035    LARc_d0[13]
                                                                      r  LARc_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.040ns  (logic 0.040ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_q1[15]
    SLICE_X66Y97         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.040     0.040 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0/O
                         net (fo=0)                   0.000     0.040    LARc_d0[15]
                                                                      r  LARc_d0[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.041ns  (logic 0.041ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_q1[15]
    SLICE_X63Y99         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     0.041 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[2]_INST_0/O
                         net (fo=0)                   0.000     0.041    LARc_d0[2]
                                                                      r  LARc_d0[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln198_reg_1608_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.495ns  (logic 0.654ns (26.208%)  route 1.841ns (73.792%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ap_clk
    SLICE_X74Y93         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln198_reg_1608_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y93         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln198_reg_1608_reg[0]/Q
                         net (fo=3, routed)           0.354     0.463    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/icmp_ln198_reg_1608
    SLICE_X68Y91         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     0.612 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[14]_INST_0_i_3/O
                         net (fo=42, routed)          0.273     0.885    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/icmp_ln134_reg_1617_reg[0]
    SLICE_X67Y98         LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104     0.989 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/retval_0_i43_reg_380[6]_i_1/O
                         net (fo=2, routed)           0.266     1.254    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/D[4]
    SLICE_X68Y99         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     1.353 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[7]_INST_0_i_4/O
                         net (fo=5, routed)           0.192     1.545    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[7]_INST_0_i_4_n_12
    SLICE_X67Y97         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     1.595 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.081     1.676    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[10]_INST_0_i_4_n_12
    SLICE_X68Y97         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     1.726 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.676     2.402    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/sel0[10]
    SLICE_X65Y98         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     2.525 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[10]_INST_0/O
                         net (fo=0)                   0.000     2.525    LARc_d0[10]
                                                                      r  LARc_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln198_reg_1608_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 0.868ns (36.652%)  route 1.500ns (63.348%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ap_clk
    SLICE_X74Y93         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln198_reg_1608_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y93         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln198_reg_1608_reg[0]/Q
                         net (fo=3, routed)           0.354     0.463    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/icmp_ln198_reg_1608
    SLICE_X68Y91         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     0.612 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[14]_INST_0_i_3/O
                         net (fo=42, routed)          0.363     0.975    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/icmp_ln134_reg_1617_reg[0]
    SLICE_X68Y100        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.141     1.116 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/retval_0_i43_reg_380[2]_i_1/O
                         net (fo=3, routed)           0.185     1.301    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/D[0]
    SLICE_X68Y99         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     1.449 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_7__0/O
                         net (fo=2, routed)           0.152     1.601    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_7__0_n_12
    SLICE_X67Y98         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     1.749 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_2__0/O
                         net (fo=4, routed)           0.308     2.057    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/B[3]
    SLICE_X63Y95         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     2.209 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.138     2.347    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[6]_INST_0_i_3_n_12
    SLICE_X64Y97         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     2.398 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[6]_INST_0/O
                         net (fo=0)                   0.000     2.398    LARc_d0[6]
                                                                      r  LARc_d0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.360ns  (logic 0.922ns (39.073%)  route 1.438ns (60.927%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/ap_clk
    SLICE_X66Y66         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/ap_CS_fsm_reg[0]/Q
                         net (fo=39, routed)          0.429     0.537    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]
    SLICE_X67Y67         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     0.694 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address1[3]_INST_0_i_4/O
                         net (fo=15, routed)          0.295     0.990    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address1[3]_INST_0_i_4_n_12
    SLICE_X68Y64         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     1.147 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address1[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.187     1.334    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address1[2]_INST_0_i_6_n_12
    SLICE_X69Y64         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     1.483 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address1[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.043     1.526    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address1[2]_INST_0_i_4_n_12
    SLICE_X69Y64         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     1.625 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address1[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.274     1.899    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/flow_control_loop_pipe_sequential_init_U/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1[1]
    SLICE_X64Y63         LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     2.057 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/flow_control_loop_pipe_sequential_init_U/indata_address1[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.209     2.266    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410/flow_control_loop_pipe_sequential_init_U/indata_address1[2]_0
    SLICE_X64Y63         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     2.389 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410/flow_control_loop_pipe_sequential_init_U/indata_address1[2]_INST_0/O
                         net (fo=0)                   0.000     2.389    indata_address1[2]
                                                                      r  indata_address1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln198_reg_1608_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.215ns  (logic 0.764ns (34.492%)  route 1.451ns (65.508%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ap_clk
    SLICE_X74Y93         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln198_reg_1608_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y93         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln198_reg_1608_reg[0]/Q
                         net (fo=3, routed)           0.354     0.463    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/icmp_ln198_reg_1608
    SLICE_X68Y91         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     0.612 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[14]_INST_0_i_3/O
                         net (fo=42, routed)          0.273     0.885    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/icmp_ln134_reg_1617_reg[0]
    SLICE_X67Y98         LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104     0.989 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/retval_0_i43_reg_380[6]_i_1/O
                         net (fo=2, routed)           0.266     1.254    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/D[4]
    SLICE_X68Y99         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     1.353 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[7]_INST_0_i_4/O
                         net (fo=5, routed)           0.145     1.498    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[7]_INST_0_i_4_n_12
    SLICE_X67Y97         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.533 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[11]_INST_0_i_4/O
                         net (fo=2, routed)           0.093     1.626    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[11]_INST_0_i_4_n_12
    SLICE_X67Y97         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     1.676 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.106     1.782    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[13]_INST_0_i_4_n_12
    SLICE_X67Y97         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     1.930 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[13]_INST_0_i_1/O
                         net (fo=4, routed)           0.215     2.145    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/sel0[13]
    SLICE_X65Y98         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     2.245 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[13]_INST_0/O
                         net (fo=0)                   0.000     2.245    LARc_d0[13]
                                                                      r  LARc_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.215ns  (logic 0.789ns (35.615%)  route 1.426ns (64.385%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/ap_clk
    SLICE_X66Y66         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/ap_CS_fsm_reg[0]/Q
                         net (fo=39, routed)          0.429     0.537    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]
    SLICE_X67Y67         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     0.694 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address1[3]_INST_0_i_4/O
                         net (fo=15, routed)          0.331     1.025    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address1[3]_INST_0_i_4_n_12
    SLICE_X69Y64         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     1.121 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address1[6]_INST_0_i_8/O
                         net (fo=7, routed)           0.166     1.287    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address1[6]_INST_0_i_8_n_12
    SLICE_X67Y65         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     1.383 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address0[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.155     1.538    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address0[3]_INST_0_i_5_n_12
    SLICE_X68Y65         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     1.628 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address0[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.098     1.726    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0[0]
    SLICE_X66Y65         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     1.849 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_address0[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.247     2.096    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_address0[3]_INST_0_i_1_n_12
    SLICE_X66Y65         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     2.244 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_address0[3]_INST_0/O
                         net (fo=0)                   0.000     2.244    indata_address0[3]
                                                                      r  indata_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln198_reg_1608_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.202ns  (logic 0.815ns (37.014%)  route 1.387ns (62.986%))
  Logic Levels:           6  (LUT5=4 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ap_clk
    SLICE_X74Y93         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln198_reg_1608_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y93         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln198_reg_1608_reg[0]/Q
                         net (fo=3, routed)           0.354     0.463    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/icmp_ln198_reg_1608
    SLICE_X68Y91         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     0.612 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[14]_INST_0_i_3/O
                         net (fo=42, routed)          0.289     0.901    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/icmp_ln134_reg_1617_reg[0]
    SLICE_X68Y100        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     1.000 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[7]_INST_0_i_6/O
                         net (fo=3, routed)           0.182     1.183    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[7]_INST_0_i_6_n_12
    SLICE_X68Y99         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     1.282 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_8__0/O
                         net (fo=1, routed)           0.144     1.426    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_8__0_n_12
    SLICE_X68Y99         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     1.572 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_3__0/O
                         net (fo=4, routed)           0.203     1.775    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/sel0[5]
    SLICE_X64Y97         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     1.871 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.214     2.085    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[5]_INST_0_i_3_n_12
    SLICE_X64Y97         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.147     2.232 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[5]_INST_0/O
                         net (fo=0)                   0.000     2.232    LARc_d0[5]
                                                                      r  LARc_d0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.175ns  (logic 0.731ns (33.613%)  route 1.444ns (66.387%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/ap_clk
    SLICE_X66Y66         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/ap_CS_fsm_reg[0]/Q
                         net (fo=39, routed)          0.429     0.537    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]
    SLICE_X67Y67         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     0.694 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address1[3]_INST_0_i_4/O
                         net (fo=15, routed)          0.331     1.025    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address1[3]_INST_0_i_4_n_12
    SLICE_X69Y64         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     1.121 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address1[6]_INST_0_i_8/O
                         net (fo=7, routed)           0.338     1.460    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address1[6]_INST_0_i_8_n_12
    SLICE_X66Y63         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     1.606 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address1[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.085     1.691    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address1[5]_INST_0_i_3_n_12
    SLICE_X66Y62         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     1.741 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address1[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.044     1.785    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address1[5]_INST_0_i_2_n_12
    SLICE_X66Y62         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.836 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address1[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.216     2.052    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410/flow_control_loop_pipe_sequential_init_U/indata_address1_5_sn_1
    SLICE_X65Y63         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.204 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410/flow_control_loop_pipe_sequential_init_U/indata_address1[5]_INST_0/O
                         net (fo=0)                   0.000     2.204    indata_address1[5]
                                                                      r  indata_address1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln198_reg_1608_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.165ns  (logic 0.840ns (38.791%)  route 1.325ns (61.209%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ap_clk
    SLICE_X74Y93         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln198_reg_1608_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y93         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln198_reg_1608_reg[0]/Q
                         net (fo=3, routed)           0.354     0.463    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/icmp_ln198_reg_1608
    SLICE_X68Y91         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     0.612 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[14]_INST_0_i_3/O
                         net (fo=42, routed)          0.273     0.885    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/icmp_ln134_reg_1617_reg[0]
    SLICE_X67Y98         LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104     0.989 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/retval_0_i43_reg_380[6]_i_1/O
                         net (fo=2, routed)           0.266     1.254    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/D[4]
    SLICE_X68Y99         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     1.353 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[7]_INST_0_i_4/O
                         net (fo=5, routed)           0.142     1.495    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[7]_INST_0_i_4_n_12
    SLICE_X67Y97         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     1.618 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[12]_INST_0_i_4/O
                         net (fo=4, routed)           0.103     1.722    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/div_3_loc_fu_134_reg[10]
    SLICE_X67Y96         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     1.819 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[14]_INST_0_i_4/O
                         net (fo=1, routed)           0.040     1.859    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[14]_INST_0_i_4_n_12
    SLICE_X67Y96         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     1.949 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[14]_INST_0_i_2/O
                         net (fo=4, routed)           0.147     2.096    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/sel0[14]
    SLICE_X66Y97         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     2.195 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[14]_INST_0/O
                         net (fo=0)                   0.000     2.195    LARc_d0[14]
                                                                      r  LARc_d0[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln198_reg_1608_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.153ns  (logic 0.754ns (35.027%)  route 1.399ns (64.973%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ap_clk
    SLICE_X74Y93         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln198_reg_1608_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y93         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln198_reg_1608_reg[0]/Q
                         net (fo=3, routed)           0.354     0.463    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/icmp_ln198_reg_1608
    SLICE_X68Y91         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     0.612 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[14]_INST_0_i_3/O
                         net (fo=42, routed)          0.273     0.885    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/icmp_ln134_reg_1617_reg[0]
    SLICE_X67Y98         LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104     0.989 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/retval_0_i43_reg_380[6]_i_1/O
                         net (fo=2, routed)           0.266     1.254    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/D[4]
    SLICE_X68Y99         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     1.353 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[7]_INST_0_i_4/O
                         net (fo=5, routed)           0.218     1.572    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[7]_INST_0_i_4_n_12
    SLICE_X67Y98         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     1.696 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[9]_INST_0_i_4/O
                         net (fo=1, routed)           0.190     1.886    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[9]_INST_0_i_4_n_12
    SLICE_X67Y98         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     1.985 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.098     2.083    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/sel0[9]
    SLICE_X65Y98         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     2.183 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[9]_INST_0/O
                         net (fo=0)                   0.000     2.183    LARc_d0[9]
                                                                      r  LARc_d0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln198_reg_1608_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.150ns  (logic 0.705ns (32.791%)  route 1.445ns (67.209%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ap_clk
    SLICE_X74Y93         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln198_reg_1608_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y93         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/icmp_ln198_reg_1608_reg[0]/Q
                         net (fo=3, routed)           0.354     0.463    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/icmp_ln198_reg_1608
    SLICE_X68Y91         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     0.612 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[14]_INST_0_i_3/O
                         net (fo=42, routed)          0.273     0.885    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/icmp_ln134_reg_1617_reg[0]
    SLICE_X67Y98         LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104     0.989 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/retval_0_i43_reg_380[6]_i_1/O
                         net (fo=2, routed)           0.266     1.254    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/D[4]
    SLICE_X68Y99         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     1.353 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[7]_INST_0_i_4/O
                         net (fo=5, routed)           0.142     1.495    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[7]_INST_0_i_4_n_12
    SLICE_X67Y97         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     1.618 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U82/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[12]_INST_0_i_4/O
                         net (fo=4, routed)           0.102     1.721    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U81/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/LARc_d0[15]_INST_0_i_4
    SLICE_X67Y96         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     1.771 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/mac_muladd_16s_16s_15ns_31_4_1_U81/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_i_1__1/O
                         net (fo=22, routed)          0.131     1.902    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/sel0[15]
    SLICE_X66Y97         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     1.953 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.177     2.130    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0_i_4_n_12
    SLICE_X66Y97         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050     2.180 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/LARc_d0[15]_INST_0/O
                         net (fo=0)                   0.000     2.180    LARc_d0[15]
                                                                      r  LARc_d0[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410/indata_addr_reg_118_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.085ns  (logic 0.061ns (71.765%)  route 0.024ns (28.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410/ap_clk
    SLICE_X66Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410/indata_addr_reg_118_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y65         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410/indata_addr_reg_118_reg[3]/Q
                         net (fo=1, routed)           0.024     0.076    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_address0[7][1]
    SLICE_X66Y65         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.022     0.098 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_address0[3]_INST_0/O
                         net (fo=0)                   0.000     0.098    indata_address0[3]
                                                                      r  indata_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_address1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.095ns  (logic 0.061ns (64.066%)  route 0.034ns (35.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y92         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg/Q
                         net (fo=9, routed)           0.034     0.086    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_enable_reg_pp0_iter0
    SLICE_X63Y92         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.022     0.108 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_address1[2]_INST_0/O
                         net (fo=0)                   0.000     0.108    LARc_address1[2]
                                                                      r  LARc_address1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/idx_fu_74_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_address1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.107ns  (logic 0.074ns (69.354%)  route 0.033ns (30.646%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y92         FDRE                                         r  bd_0_i/hls_inst/inst/idx_fu_74_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/idx_fu_74_reg[1]/Q
                         net (fo=4, routed)           0.033     0.085    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_address1[2][0]
    SLICE_X63Y92         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.035     0.120 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_address1[1]_INST_0/O
                         net (fo=0)                   0.000     0.120    LARc_address1[1]
                                                                      r  LARc_address1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln277_1_reg_1449_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.111ns  (logic 0.072ns (64.954%)  route 0.039ns (35.046%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X62Y95         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln277_1_reg_1449_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln277_1_reg_1449_reg[6]/Q
                         net (fo=2, routed)           0.025     0.076    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln277_1_reg_1449_reg_n_12_[6]
    SLICE_X62Y95         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     0.109 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d1[6]_INST_0/O
                         net (fo=0)                   0.014     0.123    LARc_d1[6]
                                                                      r  LARc_d1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.110ns  (logic 0.059ns (53.605%)  route 0.051ns (46.395%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X63Y93         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_CS_fsm_reg[0]/Q
                         net (fo=7, routed)           0.036     0.087    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_CS_fsm_reg_n_12_[0]
    SLICE_X63Y93         LUT4 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.021     0.108 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_ready_INST_0/O
                         net (fo=0)                   0.015     0.123    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.110ns  (logic 0.059ns (53.605%)  route 0.051ns (46.395%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X63Y93         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_CS_fsm_reg[0]/Q
                         net (fo=7, routed)           0.036     0.087    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_CS_fsm_reg_n_12_[0]
    SLICE_X63Y93         LUT4 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.021     0.108 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_ready_INST_0/O
                         net (fo=0)                   0.015     0.123    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_ce1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.110ns  (logic 0.053ns (48.110%)  route 0.057ns (51.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y92         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg/Q
                         net (fo=9, routed)           0.057     0.109    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_enable_reg_pp0_iter0
    SLICE_X63Y93         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.014     0.123 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_ce1_INST_0/O
                         net (fo=0)                   0.000     0.123    LARc_ce1
                                                                      r  LARc_ce1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_we0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.115ns  (logic 0.053ns (46.044%)  route 0.062ns (53.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X63Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[22]/Q
                         net (fo=25, routed)          0.062     0.113    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410/Q[8]
    SLICE_X63Y65         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.015     0.128 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410/indata_we0_INST_0/O
                         net (fo=0)                   0.000     0.128    indata_we0
                                                                      r  indata_we0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/LARc_addr_reg_317_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.117ns  (logic 0.089ns (76.068%)  route 0.028ns (23.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y91         FDRE                                         r  bd_0_i/hls_inst/inst/LARc_addr_reg_317_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/LARc_addr_reg_317_reg[1]/Q
                         net (fo=1, routed)           0.028     0.080    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_address0[2][0]
    SLICE_X64Y91         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     0.130 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_address0[1]_INST_0/O
                         net (fo=0)                   0.000     0.130    LARc_address0[1]
                                                                      r  LARc_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410/indata_addr_reg_118_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.117ns  (logic 0.089ns (76.068%)  route 0.028ns (23.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410/ap_clk
    SLICE_X64Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410/indata_addr_reg_118_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410/indata_addr_reg_118_reg[2]/Q
                         net (fo=1, routed)           0.028     0.080    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/flow_control_loop_pipe_sequential_init_U/grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0[0]
    SLICE_X64Y65         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     0.130 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379/flow_control_loop_pipe_sequential_init_U/indata_address0[2]_INST_0/O
                         net (fo=0)                   0.000     0.130    indata_address0[2]
                                                                      r  indata_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           890 Endpoints
Min Delay           890 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LARc_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_18_reg_1529_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.202ns  (logic 2.229ns (69.615%)  route 0.973ns (30.385%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q0[15] (IN)
                         net (fo=23, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/A[17]
    DSP48E2_X8Y32        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[17]_A2_DATA[17])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_A_B_DATA_INST/A2_DATA[17]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_A_B_DATA.A2_DATA<17>
    DSP48E2_X8Y32        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[17]_A2A1[17])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_PREADD_DATA_INST/A2A1[17]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_PREADD_DATA.A2A1<17>
    DSP48E2_X8Y32        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[17]_U[18])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_MULTIPLIER_INST/U[18]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_MULTIPLIER.U<18>
    DSP48E2_X8Y32        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[18]_U_DATA[18])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_M_DATA_INST/U_DATA[18]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_M_DATA.U_DATA<18>
    DSP48E2_X8Y32        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[18]_ALU_OUT[18])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_ALU.ALU_OUT<18>
    DSP48E2_X8Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_OUTPUT_INST/P[18]
                         net (fo=2, routed)           0.221     1.735    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/sext_ln39_15_fu_1239_p1[3]
    SLICE_X60Y97         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     1.885 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[5]_i_4/O
                         net (fo=3, routed)           0.099     1.984    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[5]_i_4_n_12
    SLICE_X60Y98         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     2.085 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_17_fu_1249_p2_carry_i_4/O
                         net (fo=4, routed)           0.098     2.183    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_17_fu_1249_p2_carry_i_4_n_12
    SLICE_X60Y98         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     2.236 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_17_fu_1249_p2_carry_i_3/O
                         net (fo=1, routed)           0.013     2.249    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91_n_21
    SLICE_X60Y98         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[1])
                                                      0.109     2.358 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_17_fu_1249_p2_carry/CO[1]
                         net (fo=10, routed)          0.143     2.501    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/CO[0]
    SLICE_X60Y99         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.601 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[5]_i_2/O
                         net (fo=4, routed)           0.243     2.844    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[5]_i_2_n_12
    SLICE_X59Y99         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     2.993 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[6]_i_2/O
                         net (fo=2, routed)           0.098     3.091    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[6]_i_2_n_12
    SLICE_X60Y99         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     3.144 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_18_reg_1529[0]_i_1/O
                         net (fo=1, routed)           0.058     3.202    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91_n_19
    SLICE_X60Y99         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_18_reg_1529_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X60Y99         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_18_reg_1529_reg[0]/C

Slack:                    inf
  Source:                 LARc_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.175ns  (logic 2.242ns (70.616%)  route 0.933ns (29.384%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT6=4)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q0[15] (IN)
                         net (fo=23, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/A[17]
    DSP48E2_X8Y32        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[17]_A2_DATA[17])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_A_B_DATA_INST/A2_DATA[17]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_A_B_DATA.A2_DATA<17>
    DSP48E2_X8Y32        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[17]_A2A1[17])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_PREADD_DATA_INST/A2A1[17]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_PREADD_DATA.A2A1<17>
    DSP48E2_X8Y32        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[17]_U[18])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_MULTIPLIER_INST/U[18]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_MULTIPLIER.U<18>
    DSP48E2_X8Y32        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[18]_U_DATA[18])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_M_DATA_INST/U_DATA[18]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_M_DATA.U_DATA<18>
    DSP48E2_X8Y32        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[18]_ALU_OUT[18])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_ALU.ALU_OUT<18>
    DSP48E2_X8Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_OUTPUT_INST/P[18]
                         net (fo=2, routed)           0.221     1.735    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/sext_ln39_15_fu_1239_p1[3]
    SLICE_X60Y97         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     1.885 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[5]_i_4/O
                         net (fo=3, routed)           0.099     1.984    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[5]_i_4_n_12
    SLICE_X60Y98         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     2.085 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_17_fu_1249_p2_carry_i_4/O
                         net (fo=4, routed)           0.098     2.183    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_17_fu_1249_p2_carry_i_4_n_12
    SLICE_X60Y98         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     2.236 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_17_fu_1249_p2_carry_i_3/O
                         net (fo=1, routed)           0.013     2.249    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91_n_21
    SLICE_X60Y98         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[1])
                                                      0.109     2.358 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_17_fu_1249_p2_carry/CO[1]
                         net (fo=10, routed)          0.143     2.501    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/CO[0]
    SLICE_X60Y99         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.601 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[5]_i_2/O
                         net (fo=4, routed)           0.243     2.844    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[5]_i_2_n_12
    SLICE_X59Y99         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     2.993 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[6]_i_2/O
                         net (fo=2, routed)           0.098     3.091    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[6]_i_2_n_12
    SLICE_X60Y99         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.066     3.157 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[6]_i_1/O
                         net (fo=1, routed)           0.018     3.175    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/sum_15_fu_1271_p2[15]
    SLICE_X60Y99         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X60Y99         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[6]/C

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_12_reg_1489_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.146ns  (logic 2.037ns (64.747%)  route 1.109ns (35.253%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_product/A[17]
    DSP48E2_X7Y32        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[17]_A2_DATA[17])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_product/DSP_A_B_DATA_INST/A2_DATA[17]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_product/DSP_A_B_DATA.A2_DATA<17>
    DSP48E2_X7Y32        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[17]_A2A1[17])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_product/DSP_PREADD_DATA_INST/A2A1[17]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_product/DSP_PREADD_DATA.A2A1<17>
    DSP48E2_X7Y32        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[17]_U[18])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_product/DSP_MULTIPLIER_INST/U[18]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_product/DSP_MULTIPLIER.U<18>
    DSP48E2_X7Y32        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[18]_U_DATA[18])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_product/DSP_M_DATA_INST/U_DATA[18]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_product/DSP_M_DATA.U_DATA<18>
    DSP48E2_X7Y32        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[18]_ALU_OUT[18])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_product/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_product/DSP_ALU.ALU_OUT<18>
    DSP48E2_X7Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_product/DSP_OUTPUT_INST/P[18]
                         net (fo=1, routed)           0.292     1.806    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/sext_ln39_9_fu_835_p1[3]
    SLICE_X56Y97         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     1.929 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_4_reg_1494[0]_i_2/O
                         net (fo=3, routed)           0.093     2.022    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_4_reg_1494[0]_i_2_n_12
    SLICE_X56Y96         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     2.075 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_4_reg_1494[6]_i_2/O
                         net (fo=6, routed)           0.183     2.258    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_4_reg_1494[6]_i_2_n_12
    SLICE_X56Y96         LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.052     2.310 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_4_reg_1494[2]_i_2/O
                         net (fo=3, routed)           0.242     2.552    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_4_reg_1494[2]_i_2_n_12
    SLICE_X56Y96         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     2.589 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_4_reg_1494[6]_i_3/O
                         net (fo=5, routed)           0.180     2.769    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/tmp_4_reg_1494[6]_i_3_n_12
    SLICE_X56Y95         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.892 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/icmp_ln40_12_reg_1489[0]_i_2/O
                         net (fo=1, routed)           0.089     2.981    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/icmp_ln40_12_reg_1489[0]_i_2_n_12
    SLICE_X56Y94         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     3.116 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89/icmp_ln40_12_reg_1489[0]_i_1/O
                         net (fo=1, routed)           0.030     3.146    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U89_n_19
    SLICE_X56Y94         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_12_reg_1489_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X56Y94         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_12_reg_1489_reg[0]/C

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.144ns  (logic 2.114ns (67.242%)  route 1.030ns (32.758%))
  Logic Levels:           11  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/A[18]
    DSP48E2_X6Y32        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X6Y32        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_A2A1[18])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_PREADD_DATA_INST/A2A1[18]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_PREADD_DATA.A2A1<18>
    DSP48E2_X6Y32        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[18]_U[19])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_MULTIPLIER.U<19>
    DSP48E2_X6Y32        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[19]_U_DATA[19])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_M_DATA.U_DATA<19>
    DSP48E2_X6Y32        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[19]_ALU_OUT[19])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_ALU.ALU_OUT<19>
    DSP48E2_X6Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_OUTPUT_INST/P[19]
                         net (fo=1, routed)           0.308     1.822    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/sext_ln39_13_fu_1155_p1[4]
    SLICE_X52Y97         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     1.947 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_4/O
                         net (fo=2, routed)           0.189     2.136    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_4_n_12
    SLICE_X53Y97         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     2.294 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_3/O
                         net (fo=7, routed)           0.179     2.473    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_3_n_12
    SLICE_X54Y98         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     2.571 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/icmp_ln40_15_fu_1165_p2_carry_i_3/O
                         net (fo=1, routed)           0.009     2.580    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90_n_20
    SLICE_X54Y98         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     2.687 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_15_fu_1165_p2_carry/CO[1]
                         net (fo=8, routed)           0.137     2.824    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/CO[0]
    SLICE_X53Y98         LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.112     2.936 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[0]_i_1/O
                         net (fo=1, routed)           0.208     3.144    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90_n_18
    SLICE_X53Y97         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X53Y97         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[0]/C

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_16_reg_1519_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.130ns  (logic 2.203ns (70.387%)  route 0.927ns (29.613%))
  Logic Levels:           12  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/A[18]
    DSP48E2_X6Y32        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X6Y32        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_A2A1[18])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_PREADD_DATA_INST/A2A1[18]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_PREADD_DATA.A2A1<18>
    DSP48E2_X6Y32        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[18]_U[19])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_MULTIPLIER.U<19>
    DSP48E2_X6Y32        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[19]_U_DATA[19])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_M_DATA.U_DATA<19>
    DSP48E2_X6Y32        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[19]_ALU_OUT[19])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_ALU.ALU_OUT<19>
    DSP48E2_X6Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_OUTPUT_INST/P[19]
                         net (fo=1, routed)           0.308     1.822    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/sext_ln39_13_fu_1155_p1[4]
    SLICE_X52Y97         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     1.947 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_4/O
                         net (fo=2, routed)           0.189     2.136    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_4_n_12
    SLICE_X53Y97         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     2.294 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_3/O
                         net (fo=7, routed)           0.179     2.473    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_3_n_12
    SLICE_X54Y98         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     2.571 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/icmp_ln40_15_fu_1165_p2_carry_i_3/O
                         net (fo=1, routed)           0.009     2.580    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90_n_20
    SLICE_X54Y98         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     2.687 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_15_fu_1165_p2_carry/CO[1]
                         net (fo=8, routed)           0.137     2.824    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/CO[0]
    SLICE_X53Y98         LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.924 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/icmp_ln40_16_reg_1519[0]_i_2/O
                         net (fo=1, routed)           0.047     2.971    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/icmp_ln40_16_reg_1519[0]_i_2_n_12
    SLICE_X53Y98         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     3.072 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/icmp_ln40_16_reg_1519[0]_i_1/O
                         net (fo=1, routed)           0.058     3.130    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90_n_22
    SLICE_X53Y98         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_16_reg_1519_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X53Y98         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_16_reg_1519_reg[0]/C

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.087ns  (logic 2.147ns (69.546%)  route 0.940ns (30.454%))
  Logic Levels:           11  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/A[18]
    DSP48E2_X6Y32        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X6Y32        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_A2A1[18])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_PREADD_DATA_INST/A2A1[18]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_PREADD_DATA.A2A1<18>
    DSP48E2_X6Y32        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[18]_U[19])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_MULTIPLIER.U<19>
    DSP48E2_X6Y32        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[19]_U_DATA[19])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_M_DATA.U_DATA<19>
    DSP48E2_X6Y32        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[19]_ALU_OUT[19])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_ALU.ALU_OUT<19>
    DSP48E2_X6Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_OUTPUT_INST/P[19]
                         net (fo=1, routed)           0.308     1.822    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/sext_ln39_13_fu_1155_p1[4]
    SLICE_X52Y97         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     1.947 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_4/O
                         net (fo=2, routed)           0.189     2.136    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_4_n_12
    SLICE_X53Y97         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     2.294 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_3/O
                         net (fo=7, routed)           0.179     2.473    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_3_n_12
    SLICE_X54Y98         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     2.571 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/icmp_ln40_15_fu_1165_p2_carry_i_3/O
                         net (fo=1, routed)           0.009     2.580    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90_n_20
    SLICE_X54Y98         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     2.687 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_15_fu_1165_p2_carry/CO[1]
                         net (fo=8, routed)           0.189     2.876    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/CO[0]
    SLICE_X53Y99         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     3.021 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[3]_i_1/O
                         net (fo=1, routed)           0.066     3.087    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90_n_15
    SLICE_X53Y99         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X53Y99         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[3]/C

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.017ns  (logic 2.090ns (69.269%)  route 0.927ns (30.731%))
  Logic Levels:           11  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/A[18]
    DSP48E2_X6Y32        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X6Y32        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_A2A1[18])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_PREADD_DATA_INST/A2A1[18]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_PREADD_DATA.A2A1<18>
    DSP48E2_X6Y32        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[18]_U[19])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_MULTIPLIER.U<19>
    DSP48E2_X6Y32        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[19]_U_DATA[19])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_M_DATA.U_DATA<19>
    DSP48E2_X6Y32        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[19]_ALU_OUT[19])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_ALU.ALU_OUT<19>
    DSP48E2_X6Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_OUTPUT_INST/P[19]
                         net (fo=1, routed)           0.308     1.822    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/sext_ln39_13_fu_1155_p1[4]
    SLICE_X52Y97         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     1.947 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_4/O
                         net (fo=2, routed)           0.189     2.136    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_4_n_12
    SLICE_X53Y97         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     2.294 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_3/O
                         net (fo=7, routed)           0.179     2.473    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_3_n_12
    SLICE_X54Y98         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     2.571 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/icmp_ln40_15_fu_1165_p2_carry_i_3/O
                         net (fo=1, routed)           0.009     2.580    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90_n_20
    SLICE_X54Y98         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     2.687 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_15_fu_1165_p2_carry/CO[1]
                         net (fo=8, routed)           0.171     2.857    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/CO[0]
    SLICE_X53Y99         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088     2.945 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[1]_i_1/O
                         net (fo=1, routed)           0.072     3.017    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90_n_17
    SLICE_X53Y99         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X53Y99         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[1]/C

Slack:                    inf
  Source:                 LARc_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.017ns  (logic 2.185ns (72.425%)  route 0.832ns (27.575%))
  Logic Levels:           12  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q0[15] (IN)
                         net (fo=23, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/A[17]
    DSP48E2_X8Y32        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[17]_A2_DATA[17])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_A_B_DATA_INST/A2_DATA[17]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_A_B_DATA.A2_DATA<17>
    DSP48E2_X8Y32        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[17]_A2A1[17])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_PREADD_DATA_INST/A2A1[17]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_PREADD_DATA.A2A1<17>
    DSP48E2_X8Y32        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[17]_U[18])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_MULTIPLIER_INST/U[18]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_MULTIPLIER.U<18>
    DSP48E2_X8Y32        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[18]_U_DATA[18])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_M_DATA_INST/U_DATA[18]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_M_DATA.U_DATA<18>
    DSP48E2_X8Y32        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[18]_ALU_OUT[18])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_ALU.ALU_OUT<18>
    DSP48E2_X8Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_product/DSP_OUTPUT_INST/P[18]
                         net (fo=2, routed)           0.221     1.735    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/sext_ln39_15_fu_1239_p1[3]
    SLICE_X60Y97         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     1.885 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[5]_i_4/O
                         net (fo=3, routed)           0.099     1.984    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[5]_i_4_n_12
    SLICE_X60Y98         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     2.085 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_17_fu_1249_p2_carry_i_4/O
                         net (fo=4, routed)           0.098     2.183    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_17_fu_1249_p2_carry_i_4_n_12
    SLICE_X60Y98         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     2.236 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/icmp_ln40_17_fu_1249_p2_carry_i_3/O
                         net (fo=1, routed)           0.013     2.249    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91_n_21
    SLICE_X60Y98         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[1])
                                                      0.109     2.358 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_17_fu_1249_p2_carry/CO[1]
                         net (fo=10, routed)          0.143     2.501    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/CO[0]
    SLICE_X60Y99         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.601 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[5]_i_2/O
                         net (fo=4, routed)           0.243     2.844    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[5]_i_2_n_12
    SLICE_X59Y99         LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.158     3.002 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91/tmp_7_reg_1534[4]_i_1/O
                         net (fo=1, routed)           0.015     3.017    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U91_n_14
    SLICE_X59Y99         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.020     0.020    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X59Y99         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_7_reg_1534_reg[4]/C

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.984ns  (logic 2.099ns (70.336%)  route 0.885ns (29.664%))
  Logic Levels:           11  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/A[18]
    DSP48E2_X6Y32        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X6Y32        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_A2A1[18])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_PREADD_DATA_INST/A2A1[18]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_PREADD_DATA.A2A1<18>
    DSP48E2_X6Y32        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[18]_U[19])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_MULTIPLIER.U<19>
    DSP48E2_X6Y32        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[19]_U_DATA[19])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_M_DATA.U_DATA<19>
    DSP48E2_X6Y32        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[19]_ALU_OUT[19])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_ALU.ALU_OUT<19>
    DSP48E2_X6Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_OUTPUT_INST/P[19]
                         net (fo=1, routed)           0.308     1.822    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/sext_ln39_13_fu_1155_p1[4]
    SLICE_X52Y97         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     1.947 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_4/O
                         net (fo=2, routed)           0.189     2.136    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_4_n_12
    SLICE_X53Y97         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     2.294 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_3/O
                         net (fo=7, routed)           0.179     2.473    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_3_n_12
    SLICE_X54Y98         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     2.571 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/icmp_ln40_15_fu_1165_p2_carry_i_3/O
                         net (fo=1, routed)           0.009     2.580    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90_n_20
    SLICE_X54Y98         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     2.687 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_15_fu_1165_p2_carry/CO[1]
                         net (fo=8, routed)           0.171     2.857    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/CO[0]
    SLICE_X53Y99         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.097     2.954 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[2]_i_1/O
                         net (fo=1, routed)           0.030     2.984    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90_n_16
    SLICE_X53Y99         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X53Y99         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[2]/C

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.960ns  (logic 2.074ns (70.064%)  route 0.886ns (29.936%))
  Logic Levels:           11  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/A[18]
    DSP48E2_X6Y32        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X6Y32        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_A2A1[18])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_PREADD_DATA_INST/A2A1[18]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_PREADD_DATA.A2A1<18>
    DSP48E2_X6Y32        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[18]_U[19])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_MULTIPLIER.U<19>
    DSP48E2_X6Y32        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[19]_U_DATA[19])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_M_DATA.U_DATA<19>
    DSP48E2_X6Y32        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[19]_ALU_OUT[19])
                                                      0.585     1.405 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_ALU.ALU_OUT<19>
    DSP48E2_X6Y32        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     1.514 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_product/DSP_OUTPUT_INST/P[19]
                         net (fo=1, routed)           0.308     1.822    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/sext_ln39_13_fu_1155_p1[4]
    SLICE_X52Y97         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     1.947 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_4/O
                         net (fo=2, routed)           0.189     2.136    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_4_n_12
    SLICE_X53Y97         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     2.294 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_3/O
                         net (fo=7, routed)           0.179     2.473    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[6]_i_3_n_12
    SLICE_X54Y98         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     2.571 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/icmp_ln40_15_fu_1165_p2_carry_i_3/O
                         net (fo=1, routed)           0.009     2.580    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90_n_20
    SLICE_X54Y98         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     2.687 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/icmp_ln40_15_fu_1165_p2_carry/CO[1]
                         net (fo=8, routed)           0.175     2.862    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/CO[0]
    SLICE_X53Y99         LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     2.934 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90/tmp_6_reg_1524[4]_i_1/O
                         net (fo=1, routed)           0.026     2.960    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/mul_16s_15ns_31_1_1_U90_n_14
    SLICE_X53Y99         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X53Y99         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/tmp_6_reg_1524_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 indata_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[0] (IN)
                         net (fo=32, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[0]
    SLICE_X60Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X60Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[0]/C

Slack:                    inf
  Source:                 indata_q0[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_reg_1395_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[7] (IN)
                         net (fo=29, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[7]
    SLICE_X71Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_reg_1395_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X71Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_reg_1395_reg[7]/C

Slack:                    inf
  Source:                 indata_q0[9]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_reg_1395_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[9] (IN)
                         net (fo=27, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[9]
    SLICE_X71Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_reg_1395_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X71Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_reg_1395_reg[9]/C

Slack:                    inf
  Source:                 indata_q0[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[11] (IN)
                         net (fo=28, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[11]
    SLICE_X61Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X61Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[11]/C

Slack:                    inf
  Source:                 indata_q0[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[13] (IN)
                         net (fo=27, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[13]
    SLICE_X61Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X61Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[13]/C

Slack:                    inf
  Source:                 indata_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[15] (IN)
                         net (fo=216, unset)          0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[15]
    SLICE_X61Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X61Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[15]/C

Slack:                    inf
  Source:                 indata_q0[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[2] (IN)
                         net (fo=29, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[2]
    SLICE_X59Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X59Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[2]/C

Slack:                    inf
  Source:                 indata_q0[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[3] (IN)
                         net (fo=28, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[3]
    SLICE_X61Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X61Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[3]/C

Slack:                    inf
  Source:                 indata_q0[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[4] (IN)
                         net (fo=27, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[4]
    SLICE_X59Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X59Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[4]/C

Slack:                    inf
  Source:                 indata_q0[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[5] (IN)
                         net (fo=26, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[5]
    SLICE_X60Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2459, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X60Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_1421_reg[5]/C





