/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [14:0] _03_;
  wire [13:0] _04_;
  wire [5:0] _05_;
  reg [25:0] _06_;
  reg [17:0] celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [30:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [22:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [5:0] celloutsig_0_38z;
  wire [2:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [4:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire [10:0] celloutsig_1_14z;
  reg [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [21:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = ~(celloutsig_1_1z | celloutsig_1_9z);
  assign celloutsig_0_27z = ~(celloutsig_0_2z[1] | celloutsig_0_15z);
  assign celloutsig_0_32z = ~(celloutsig_0_9z[7] | celloutsig_0_17z);
  assign celloutsig_0_14z = ~_00_;
  assign celloutsig_0_1z = celloutsig_0_0z[6] | ~(in_data[68]);
  assign celloutsig_1_2z = _01_ | celloutsig_1_1z;
  assign celloutsig_0_7z = celloutsig_0_1z | in_data[64];
  assign celloutsig_0_19z = _02_ | celloutsig_0_17z;
  assign celloutsig_0_23z = celloutsig_0_12z | celloutsig_0_19z;
  assign celloutsig_0_34z = ~(in_data[94] ^ celloutsig_0_29z[1]);
  assign celloutsig_0_42z = ~(celloutsig_0_24z ^ celloutsig_0_11z);
  assign celloutsig_0_5z = ~(celloutsig_0_2z[1] ^ celloutsig_0_4z);
  assign celloutsig_0_16z = ~(celloutsig_0_6z[0] ^ in_data[38]);
  assign celloutsig_0_9z = { celloutsig_0_0z[15:13], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_1z } + { celloutsig_0_0z[16:8], celloutsig_0_5z, celloutsig_0_4z };
  always_ff @(negedge clkin_data[128], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _03_ <= 15'h0000;
    else _03_ <= { celloutsig_0_10z, celloutsig_0_34z, celloutsig_0_28z, celloutsig_0_34z };
  reg [13:0] _22_;
  always_ff @(posedge clkin_data[160], posedge clkin_data[96])
    if (clkin_data[96]) _22_ <= 14'h0000;
    else _22_ <= in_data[109:96];
  assign { _04_[13:2], _01_, _04_[0] } = _22_;
  reg [5:0] _23_;
  always_ff @(posedge clkin_data[128], negedge clkin_data[64])
    if (!clkin_data[64]) _23_ <= 6'h00;
    else _23_ <= { in_data[47:44], celloutsig_0_7z, celloutsig_0_3z };
  assign { _05_[5], _02_, _05_[3], _00_, _05_[1:0] } = _23_;
  always_ff @(negedge clkin_data[128], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _06_ <= 26'h0000000;
    else _06_ <= { in_data[63:40], celloutsig_0_17z, celloutsig_0_5z };
  assign celloutsig_1_13z = celloutsig_1_5z[5:1] & celloutsig_1_7z[14:10];
  assign celloutsig_1_5z = _04_[8:3] / { 1'h1, in_data[165], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_3z = celloutsig_0_2z === { in_data[59:57], celloutsig_0_1z };
  assign celloutsig_1_3z = { _04_[13:5], celloutsig_1_2z, celloutsig_1_1z } === _04_[12:2];
  assign celloutsig_1_4z = { _04_[3:2], _01_ } === { _04_[8], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_6z = { in_data[118:104], celloutsig_1_1z, celloutsig_1_4z } === { _04_[12:11], _04_[13:2], _01_, _04_[0], celloutsig_1_3z };
  assign celloutsig_0_11z = celloutsig_0_9z[3:1] === celloutsig_0_6z;
  assign celloutsig_0_15z = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_12z } === celloutsig_0_10z[11:3];
  assign celloutsig_0_17z = { celloutsig_0_6z[2], celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_6z } === { celloutsig_0_10z[8:7], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_24z = { celloutsig_0_10z[9:0], celloutsig_0_23z, celloutsig_0_7z } === { _06_[23:16], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_1_12z = { _04_[13:8], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_6z } > { celloutsig_1_7z[20:18], celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_18z = { celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_1z } > { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_0_8z = in_data[89:84] <= { in_data[17:13], celloutsig_0_7z };
  assign celloutsig_0_12z = celloutsig_0_2z <= { celloutsig_0_2z[2], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_1_8z = { in_data[163:142], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_7z } && { celloutsig_1_7z[21:3], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_36z = { celloutsig_0_10z[3:0], celloutsig_0_32z, celloutsig_0_12z } < { celloutsig_0_0z[10:7], celloutsig_0_20z, celloutsig_0_30z };
  assign celloutsig_0_28z = celloutsig_0_1z & ~(celloutsig_0_20z);
  assign celloutsig_0_6z = { celloutsig_0_2z[1], celloutsig_0_5z, celloutsig_0_3z } * { celloutsig_0_2z[3], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_10z = { in_data[61:53], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z } * { celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_18z = { in_data[8:4], celloutsig_0_8z, celloutsig_0_15z } * { celloutsig_0_0z[2], celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_17z };
  assign celloutsig_1_10z = { _04_[6:2], celloutsig_1_8z } != { _04_[11:9], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_45z = & { celloutsig_0_29z[10:0], celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_20z = & { celloutsig_0_7z, celloutsig_0_2z[2:0] };
  assign celloutsig_0_30z = & { celloutsig_0_22z, _02_, _05_[5], celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_4z = celloutsig_0_3z & in_data[46];
  assign celloutsig_1_9z = celloutsig_1_4z & celloutsig_1_6z;
  assign celloutsig_0_22z = ^ { celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_0_38z = { celloutsig_0_2z, celloutsig_0_30z, celloutsig_0_19z } >> { celloutsig_0_2z[1], celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_28z };
  assign celloutsig_0_39z = { celloutsig_0_36z, celloutsig_0_24z, celloutsig_0_11z } << { _03_[4:3], celloutsig_0_30z };
  assign celloutsig_0_44z = { celloutsig_0_4z, celloutsig_0_42z, celloutsig_0_39z } << { celloutsig_0_38z[3:0], celloutsig_0_5z };
  assign celloutsig_0_2z = { celloutsig_0_0z[12:10], celloutsig_0_1z } << celloutsig_0_0z[8:5];
  assign celloutsig_1_7z = { in_data[167:153], celloutsig_1_5z, celloutsig_1_6z } - { in_data[114:107], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_14z = { in_data[166:159], celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_8z } - { celloutsig_1_7z[16:8], celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_1_19z = { celloutsig_1_17z[4:1], celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_9z } ^ celloutsig_1_14z[10:4];
  assign celloutsig_0_25z = in_data[77:47] ^ { celloutsig_0_0z[16:9], celloutsig_0_23z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_11z, _05_[5], _02_, _05_[3], _00_, _05_[1:0], celloutsig_0_23z, celloutsig_0_17z };
  assign celloutsig_0_29z = { celloutsig_0_25z[24:16], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_14z } ^ { celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_5z, _05_[5], _02_, _05_[3], _00_, _05_[1:0], celloutsig_0_7z };
  assign celloutsig_1_1z = ~((in_data[97] & _04_[11]) | in_data[141]);
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_0z = 18'h00000;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[59:42];
  always_latch
    if (clkin_data[96]) celloutsig_1_17z = 5'h00;
    else if (!clkin_data[32]) celloutsig_1_17z = { celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_1z };
  assign _04_[1] = _01_;
  assign { _05_[4], _05_[2] } = { _02_, _00_ };
  assign { out_data[128], out_data[102:96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
