// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sqrt_fixed_32_32_s (
        ap_clk,
        ap_rst,
        x_V,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [31:0] x_V;
output  [15:0] ap_return;
input   ap_ce;

reg[15:0] ap_return;

reg   [31:0] x_V_read_reg_1520;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] x_V_read_reg_1520_pp0_iter1_reg;
reg   [31:0] x_V_read_reg_1520_pp0_iter2_reg;
wire   [15:0] res_I_1_1_fu_346_p3;
reg   [15:0] res_I_1_1_reg_1525;
wire   [34:0] x_l_I_1_1_fu_354_p3;
reg   [34:0] x_l_I_1_1_reg_1531;
wire   [0:0] tmp_14_2_fu_394_p2;
reg   [0:0] tmp_14_2_reg_1537;
wire   [4:0] loc_V_1_2_trunc_fu_400_p2;
reg   [4:0] loc_V_1_2_trunc_reg_1543;
wire   [15:0] res_I_1_6_fu_749_p3;
reg   [15:0] res_I_1_6_reg_1548;
wire   [34:0] x_l_I_1_6_fu_757_p3;
reg   [34:0] x_l_I_1_6_reg_1554;
wire   [0:0] tmp_14_7_fu_797_p2;
reg   [0:0] tmp_14_7_reg_1560;
wire   [9:0] loc_V_1_7_trunc_fu_803_p2;
reg   [9:0] loc_V_1_7_trunc_reg_1566;
wire   [15:0] res_I_1_10_fu_1152_p3;
reg   [15:0] res_I_1_10_reg_1571;
wire   [34:0] x_l_I_1_10_fu_1160_p3;
reg   [34:0] x_l_I_1_10_reg_1577;
wire   [0:0] tmp_14_11_fu_1200_p2;
reg   [0:0] tmp_14_11_reg_1583;
wire   [14:0] loc_V_1_12_trunc_fu_1206_p2;
reg   [14:0] loc_V_1_12_trunc_reg_1589;
wire    ap_block_pp0_stage0;
wire   [1:0] tmp_fu_226_p4;
wire   [2:0] tmp_3_fu_236_p1;
wire   [34:0] x_l_I_V_fu_222_p1;
wire   [2:0] loc_V_1_fu_246_p2;
wire   [0:0] tmp_1_fu_240_p2;
wire   [34:0] p_Result_s_fu_252_p5;
wire   [15:0] res_I_1_fu_264_p3;
wire   [1:0] p_Result_46_1_fu_280_p4;
wire   [34:0] x_l_I_1_fu_272_p3;
wire   [2:0] tmp_4_fu_290_p3;
wire   [3:0] p_Result_50_1_fu_298_p4;
wire   [3:0] tmp_13_1_cast_fu_308_p1;
wire   [3:0] loc_V_1_1_trunc_fu_318_p2;
wire   [0:0] tmp_14_1_fu_312_p2;
reg   [15:0] tmp_20_fu_336_p4;
wire   [34:0] p_Result_52_1_fu_324_p5;
wire   [2:0] p_Result_46_2_fu_362_p4;
wire   [3:0] tmp_7_fu_372_p3;
wire   [4:0] p_Result_50_2_fu_380_p4;
wire   [4:0] tmp_13_2_cast_fu_390_p1;
reg   [15:0] tmp_21_fu_416_p4;
wire   [34:0] p_Result_52_2_fu_406_p5;
wire   [15:0] res_I_1_2_fu_425_p3;
wire   [3:0] p_Result_46_3_fu_437_p4;
wire   [34:0] x_l_I_1_2_fu_431_p3;
wire   [4:0] tmp_2_fu_447_p3;
wire   [5:0] p_Result_50_3_fu_455_p4;
wire   [5:0] tmp_13_3_cast_fu_465_p1;
wire   [5:0] loc_V_1_3_trunc_fu_475_p2;
wire   [0:0] tmp_14_3_fu_469_p2;
reg   [15:0] tmp_22_fu_493_p4;
wire   [34:0] p_Result_52_3_fu_481_p5;
wire   [15:0] res_I_1_3_fu_503_p3;
wire   [4:0] p_Result_46_4_fu_519_p4;
wire   [34:0] x_l_I_1_3_fu_511_p3;
wire   [5:0] tmp_5_fu_529_p3;
wire   [6:0] p_Result_50_4_fu_537_p4;
wire   [6:0] tmp_13_4_cast_fu_547_p1;
wire   [6:0] loc_V_1_4_trunc_fu_557_p2;
wire   [0:0] tmp_14_4_fu_551_p2;
reg   [15:0] tmp_23_fu_575_p4;
wire   [34:0] p_Result_52_4_fu_563_p5;
wire   [15:0] res_I_1_4_fu_585_p3;
wire   [5:0] p_Result_46_5_fu_601_p4;
wire   [34:0] x_l_I_1_4_fu_593_p3;
wire   [6:0] tmp_6_fu_611_p3;
wire   [7:0] p_Result_50_5_fu_619_p4;
wire   [7:0] tmp_13_5_cast_fu_629_p1;
wire   [7:0] loc_V_1_5_trunc_fu_639_p2;
wire   [0:0] tmp_14_5_fu_633_p2;
reg   [15:0] tmp_24_fu_657_p4;
wire   [34:0] p_Result_52_5_fu_645_p5;
wire   [15:0] res_I_1_5_fu_667_p3;
wire   [6:0] p_Result_46_6_fu_683_p4;
wire   [34:0] x_l_I_1_5_fu_675_p3;
wire   [7:0] tmp_8_fu_693_p3;
wire   [8:0] p_Result_50_6_fu_701_p4;
wire   [8:0] tmp_13_6_cast_fu_711_p1;
wire   [8:0] loc_V_1_6_trunc_fu_721_p2;
wire   [0:0] tmp_14_6_fu_715_p2;
reg   [15:0] tmp_25_fu_739_p4;
wire   [34:0] p_Result_52_6_fu_727_p5;
wire   [7:0] p_Result_46_7_fu_765_p4;
wire   [8:0] tmp_9_fu_775_p3;
wire   [9:0] p_Result_50_7_fu_783_p4;
wire   [9:0] tmp_13_7_cast_fu_793_p1;
reg   [15:0] tmp_26_fu_819_p4;
wire   [34:0] p_Result_52_7_fu_809_p5;
wire   [15:0] res_I_1_7_fu_828_p3;
wire   [8:0] p_Result_46_8_fu_840_p4;
wire   [34:0] x_l_I_1_7_fu_834_p3;
wire   [9:0] tmp_s_fu_850_p3;
wire   [10:0] p_Result_50_8_fu_858_p4;
wire   [10:0] tmp_13_8_cast_fu_868_p1;
wire   [10:0] loc_V_1_8_trunc_fu_878_p2;
wire   [0:0] tmp_14_8_fu_872_p2;
reg   [15:0] tmp_27_fu_896_p4;
wire   [34:0] p_Result_52_8_fu_884_p5;
wire   [15:0] res_I_1_8_fu_906_p3;
wire   [9:0] p_Result_46_9_fu_922_p4;
wire   [34:0] x_l_I_1_8_fu_914_p3;
wire   [10:0] tmp_10_fu_932_p3;
wire   [11:0] p_Result_50_9_fu_940_p4;
wire   [11:0] tmp_13_9_cast_fu_950_p1;
wire   [11:0] loc_V_1_9_trunc_fu_960_p2;
wire   [0:0] tmp_14_9_fu_954_p2;
reg   [15:0] tmp_28_fu_978_p4;
wire   [34:0] p_Result_52_9_fu_966_p5;
wire   [15:0] res_I_1_9_fu_988_p3;
wire   [10:0] p_Result_46_s_fu_1004_p4;
wire   [34:0] x_l_I_1_9_fu_996_p3;
wire   [11:0] tmp_11_fu_1014_p3;
wire   [12:0] p_Result_50_s_fu_1022_p4;
wire   [12:0] tmp_13_cast_fu_1032_p1;
wire   [12:0] loc_V_1_10_trunc_fu_1042_p2;
wire   [0:0] tmp_14_s_fu_1036_p2;
reg   [15:0] tmp_29_fu_1060_p4;
wire   [34:0] p_Result_52_s_fu_1048_p5;
wire   [15:0] res_I_1_s_fu_1070_p3;
wire   [11:0] p_Result_46_10_fu_1086_p4;
wire   [34:0] x_l_I_1_s_fu_1078_p3;
wire   [12:0] tmp_12_fu_1096_p3;
wire   [13:0] p_Result_50_10_fu_1104_p4;
wire   [13:0] tmp_13_10_cast_fu_1114_p1;
wire   [13:0] loc_V_1_11_trunc_fu_1124_p2;
wire   [0:0] tmp_14_10_fu_1118_p2;
reg   [15:0] tmp_30_fu_1142_p4;
wire   [34:0] p_Result_52_10_fu_1130_p5;
wire   [12:0] p_Result_46_11_fu_1168_p4;
wire   [13:0] tmp_13_fu_1178_p3;
wire   [14:0] p_Result_50_11_fu_1186_p4;
wire   [14:0] tmp_13_11_cast_fu_1196_p1;
reg   [15:0] tmp_31_fu_1229_p4;
wire   [34:0] p_Result_52_11_fu_1219_p5;
wire   [15:0] res_I_1_11_fu_1238_p3;
wire   [13:0] p_Result_46_12_fu_1250_p4;
wire   [34:0] x_l_I_1_11_fu_1244_p3;
wire   [14:0] tmp_14_fu_1260_p3;
wire   [15:0] p_Result_50_12_fu_1268_p4;
wire   [15:0] tmp_13_12_cast_fu_1278_p1;
wire   [15:0] loc_V_1_13_trunc_fu_1288_p2;
wire   [0:0] tmp_14_12_fu_1282_p2;
reg   [15:0] tmp_32_fu_1306_p4;
wire   [34:0] p_Result_52_12_fu_1294_p5;
wire   [15:0] res_I_1_12_fu_1316_p3;
wire   [14:0] p_Result_46_13_fu_1332_p4;
wire   [34:0] x_l_I_1_12_fu_1324_p3;
wire   [15:0] tmp_15_fu_1342_p3;
wire   [16:0] p_Result_50_13_fu_1350_p4;
wire   [16:0] tmp_13_13_cast_fu_1360_p1;
wire   [16:0] loc_V_1_14_trunc_fu_1370_p2;
wire   [0:0] tmp_14_13_fu_1364_p2;
reg   [15:0] tmp_33_fu_1388_p4;
wire   [34:0] p_Result_52_13_fu_1376_p5;
wire   [15:0] res_I_1_13_fu_1398_p3;
wire   [34:0] x_l_I_1_13_fu_1406_p3;
wire   [16:0] tmp_16_fu_1414_p3;
wire   [17:0] tmp_34_fu_1422_p1;
wire   [17:0] tmp_13_14_cast_fu_1426_p1;
wire   [17:0] loc_V_1_15_trunc_fu_1436_p2;
wire   [0:0] tmp_14_14_fu_1430_p2;
reg   [15:0] tmp_35_fu_1454_p4;
wire   [34:0] p_Result_52_14_fu_1442_p5;
wire   [15:0] res_I_1_14_fu_1464_p3;
wire   [32:0] p_Val2_s_fu_1480_p3;
wire   [34:0] x_l_I_1_14_fu_1472_p3;
wire   [34:0] tmp_17_fu_1488_p1;
wire   [0:0] tmp_18_fu_1492_p2;
wire   [15:0] res_I_V_fu_1498_p2;
wire   [0:0] tmp_19_fu_1212_p3;
wire   [15:0] p_Val2_s_188_fu_1504_p3;
wire   [15:0] agg_result_V_fu_1512_p3;
reg    ap_ce_reg;
reg   [31:0] x_V_int_reg;
reg   [15:0] ap_return_int_reg;

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= agg_result_V_fu_1512_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        loc_V_1_12_trunc_reg_1589 <= loc_V_1_12_trunc_fu_1206_p2;
        loc_V_1_2_trunc_reg_1543 <= loc_V_1_2_trunc_fu_400_p2;
        loc_V_1_7_trunc_reg_1566 <= loc_V_1_7_trunc_fu_803_p2;
        res_I_1_10_reg_1571 <= res_I_1_10_fu_1152_p3;
        res_I_1_1_reg_1525 <= res_I_1_1_fu_346_p3;
        res_I_1_6_reg_1548 <= res_I_1_6_fu_749_p3;
        tmp_14_11_reg_1583 <= tmp_14_11_fu_1200_p2;
        tmp_14_2_reg_1537 <= tmp_14_2_fu_394_p2;
        tmp_14_7_reg_1560 <= tmp_14_7_fu_797_p2;
        x_V_read_reg_1520 <= x_V_int_reg;
        x_V_read_reg_1520_pp0_iter1_reg <= x_V_read_reg_1520;
        x_V_read_reg_1520_pp0_iter2_reg <= x_V_read_reg_1520_pp0_iter1_reg;
        x_l_I_1_10_reg_1577 <= x_l_I_1_10_fu_1160_p3;
        x_l_I_1_1_reg_1531 <= x_l_I_1_1_fu_354_p3;
        x_l_I_1_6_reg_1554 <= x_l_I_1_6_fu_757_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_V_int_reg <= x_V;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = agg_result_V_fu_1512_p3;
    end
end

assign agg_result_V_fu_1512_p3 = ((tmp_19_fu_1212_p3[0:0] === 1'b1) ? 16'd0 : p_Val2_s_188_fu_1504_p3);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign loc_V_1_10_trunc_fu_1042_p2 = (p_Result_50_s_fu_1022_p4 - tmp_13_cast_fu_1032_p1);

assign loc_V_1_11_trunc_fu_1124_p2 = (p_Result_50_10_fu_1104_p4 - tmp_13_10_cast_fu_1114_p1);

assign loc_V_1_12_trunc_fu_1206_p2 = (p_Result_50_11_fu_1186_p4 - tmp_13_11_cast_fu_1196_p1);

assign loc_V_1_13_trunc_fu_1288_p2 = (p_Result_50_12_fu_1268_p4 - tmp_13_12_cast_fu_1278_p1);

assign loc_V_1_14_trunc_fu_1370_p2 = (p_Result_50_13_fu_1350_p4 - tmp_13_13_cast_fu_1360_p1);

assign loc_V_1_15_trunc_fu_1436_p2 = (tmp_34_fu_1422_p1 - tmp_13_14_cast_fu_1426_p1);

assign loc_V_1_1_trunc_fu_318_p2 = (p_Result_50_1_fu_298_p4 - tmp_13_1_cast_fu_308_p1);

assign loc_V_1_2_trunc_fu_400_p2 = (p_Result_50_2_fu_380_p4 - tmp_13_2_cast_fu_390_p1);

assign loc_V_1_3_trunc_fu_475_p2 = (p_Result_50_3_fu_455_p4 - tmp_13_3_cast_fu_465_p1);

assign loc_V_1_4_trunc_fu_557_p2 = (p_Result_50_4_fu_537_p4 - tmp_13_4_cast_fu_547_p1);

assign loc_V_1_5_trunc_fu_639_p2 = (p_Result_50_5_fu_619_p4 - tmp_13_5_cast_fu_629_p1);

assign loc_V_1_6_trunc_fu_721_p2 = (p_Result_50_6_fu_701_p4 - tmp_13_6_cast_fu_711_p1);

assign loc_V_1_7_trunc_fu_803_p2 = (p_Result_50_7_fu_783_p4 - tmp_13_7_cast_fu_793_p1);

assign loc_V_1_8_trunc_fu_878_p2 = (p_Result_50_8_fu_858_p4 - tmp_13_8_cast_fu_868_p1);

assign loc_V_1_9_trunc_fu_960_p2 = (p_Result_50_9_fu_940_p4 - tmp_13_9_cast_fu_950_p1);

assign loc_V_1_fu_246_p2 = ($signed(3'd7) + $signed(tmp_3_fu_236_p1));

assign p_Result_46_10_fu_1086_p4 = {{res_I_1_s_fu_1070_p3[15:4]}};

assign p_Result_46_11_fu_1168_p4 = {{res_I_1_10_fu_1152_p3[15:3]}};

assign p_Result_46_12_fu_1250_p4 = {{res_I_1_11_fu_1238_p3[15:2]}};

assign p_Result_46_13_fu_1332_p4 = {{res_I_1_12_fu_1316_p3[15:1]}};

assign p_Result_46_1_fu_280_p4 = {{res_I_1_fu_264_p3[15:14]}};

assign p_Result_46_2_fu_362_p4 = {{res_I_1_1_fu_346_p3[15:13]}};

assign p_Result_46_3_fu_437_p4 = {{res_I_1_2_fu_425_p3[15:12]}};

assign p_Result_46_4_fu_519_p4 = {{res_I_1_3_fu_503_p3[15:11]}};

assign p_Result_46_5_fu_601_p4 = {{res_I_1_4_fu_585_p3[15:10]}};

assign p_Result_46_6_fu_683_p4 = {{res_I_1_5_fu_667_p3[15:9]}};

assign p_Result_46_7_fu_765_p4 = {{res_I_1_6_fu_749_p3[15:8]}};

assign p_Result_46_8_fu_840_p4 = {{res_I_1_7_fu_828_p3[15:7]}};

assign p_Result_46_9_fu_922_p4 = {{res_I_1_8_fu_906_p3[15:6]}};

assign p_Result_46_s_fu_1004_p4 = {{res_I_1_9_fu_988_p3[15:5]}};

assign p_Result_50_10_fu_1104_p4 = {{x_l_I_1_s_fu_1078_p3[21:8]}};

assign p_Result_50_11_fu_1186_p4 = {{x_l_I_1_10_fu_1160_p3[20:6]}};

assign p_Result_50_12_fu_1268_p4 = {{x_l_I_1_11_fu_1244_p3[19:4]}};

assign p_Result_50_13_fu_1350_p4 = {{x_l_I_1_12_fu_1324_p3[18:2]}};

assign p_Result_50_1_fu_298_p4 = {{x_l_I_1_fu_272_p3[31:28]}};

assign p_Result_50_2_fu_380_p4 = {{x_l_I_1_1_fu_354_p3[30:26]}};

assign p_Result_50_3_fu_455_p4 = {{x_l_I_1_2_fu_431_p3[29:24]}};

assign p_Result_50_4_fu_537_p4 = {{x_l_I_1_3_fu_511_p3[28:22]}};

assign p_Result_50_5_fu_619_p4 = {{x_l_I_1_4_fu_593_p3[27:20]}};

assign p_Result_50_6_fu_701_p4 = {{x_l_I_1_5_fu_675_p3[26:18]}};

assign p_Result_50_7_fu_783_p4 = {{x_l_I_1_6_fu_757_p3[25:16]}};

assign p_Result_50_8_fu_858_p4 = {{x_l_I_1_7_fu_834_p3[24:14]}};

assign p_Result_50_9_fu_940_p4 = {{x_l_I_1_8_fu_914_p3[23:12]}};

assign p_Result_50_s_fu_1022_p4 = {{x_l_I_1_9_fu_996_p3[22:10]}};

assign p_Result_52_10_fu_1130_p5 = {{x_l_I_1_s_fu_1078_p3[34:22]}, {loc_V_1_11_trunc_fu_1124_p2}, {x_l_I_1_s_fu_1078_p3[7:0]}};

assign p_Result_52_11_fu_1219_p5 = {{x_l_I_1_10_reg_1577[34:21]}, {loc_V_1_12_trunc_reg_1589}, {x_l_I_1_10_reg_1577[5:0]}};

assign p_Result_52_12_fu_1294_p5 = {{x_l_I_1_11_fu_1244_p3[34:20]}, {loc_V_1_13_trunc_fu_1288_p2}, {x_l_I_1_11_fu_1244_p3[3:0]}};

assign p_Result_52_13_fu_1376_p5 = {{x_l_I_1_12_fu_1324_p3[34:19]}, {loc_V_1_14_trunc_fu_1370_p2}, {x_l_I_1_12_fu_1324_p3[1:0]}};

assign p_Result_52_14_fu_1442_p5 = {{x_l_I_1_13_fu_1406_p3[34:18]}, {loc_V_1_15_trunc_fu_1436_p2}};

assign p_Result_52_1_fu_324_p5 = {{x_l_I_1_fu_272_p3[34:32]}, {loc_V_1_1_trunc_fu_318_p2}, {x_l_I_1_fu_272_p3[27:0]}};

assign p_Result_52_2_fu_406_p5 = {{x_l_I_1_1_reg_1531[34:31]}, {loc_V_1_2_trunc_reg_1543}, {x_l_I_1_1_reg_1531[25:0]}};

assign p_Result_52_3_fu_481_p5 = {{x_l_I_1_2_fu_431_p3[34:30]}, {loc_V_1_3_trunc_fu_475_p2}, {x_l_I_1_2_fu_431_p3[23:0]}};

assign p_Result_52_4_fu_563_p5 = {{x_l_I_1_3_fu_511_p3[34:29]}, {loc_V_1_4_trunc_fu_557_p2}, {x_l_I_1_3_fu_511_p3[21:0]}};

assign p_Result_52_5_fu_645_p5 = {{x_l_I_1_4_fu_593_p3[34:28]}, {loc_V_1_5_trunc_fu_639_p2}, {x_l_I_1_4_fu_593_p3[19:0]}};

assign p_Result_52_6_fu_727_p5 = {{x_l_I_1_5_fu_675_p3[34:27]}, {loc_V_1_6_trunc_fu_721_p2}, {x_l_I_1_5_fu_675_p3[17:0]}};

assign p_Result_52_7_fu_809_p5 = {{x_l_I_1_6_reg_1554[34:26]}, {loc_V_1_7_trunc_reg_1566}, {x_l_I_1_6_reg_1554[15:0]}};

assign p_Result_52_8_fu_884_p5 = {{x_l_I_1_7_fu_834_p3[34:25]}, {loc_V_1_8_trunc_fu_878_p2}, {x_l_I_1_7_fu_834_p3[13:0]}};

assign p_Result_52_9_fu_966_p5 = {{x_l_I_1_8_fu_914_p3[34:24]}, {loc_V_1_9_trunc_fu_960_p2}, {x_l_I_1_8_fu_914_p3[11:0]}};

assign p_Result_52_s_fu_1048_p5 = {{x_l_I_1_9_fu_996_p3[34:23]}, {loc_V_1_10_trunc_fu_1042_p2}, {x_l_I_1_9_fu_996_p3[9:0]}};

assign p_Result_s_fu_252_p5 = {{x_l_I_V_fu_222_p1[34:33]}, {loc_V_1_fu_246_p2}, {x_l_I_V_fu_222_p1[29:0]}};

assign p_Val2_s_188_fu_1504_p3 = ((tmp_18_fu_1492_p2[0:0] === 1'b1) ? res_I_V_fu_1498_p2 : res_I_1_14_fu_1464_p3);

assign p_Val2_s_fu_1480_p3 = {{17'd0}, {res_I_1_14_fu_1464_p3}};

assign res_I_1_10_fu_1152_p3 = ((tmp_14_10_fu_1118_p2[0:0] === 1'b1) ? res_I_1_s_fu_1070_p3 : tmp_30_fu_1142_p4);

assign res_I_1_11_fu_1238_p3 = ((tmp_14_11_reg_1583[0:0] === 1'b1) ? res_I_1_10_reg_1571 : tmp_31_fu_1229_p4);

assign res_I_1_12_fu_1316_p3 = ((tmp_14_12_fu_1282_p2[0:0] === 1'b1) ? res_I_1_11_fu_1238_p3 : tmp_32_fu_1306_p4);

assign res_I_1_13_fu_1398_p3 = ((tmp_14_13_fu_1364_p2[0:0] === 1'b1) ? res_I_1_12_fu_1316_p3 : tmp_33_fu_1388_p4);

assign res_I_1_14_fu_1464_p3 = ((tmp_14_14_fu_1430_p2[0:0] === 1'b1) ? res_I_1_13_fu_1398_p3 : tmp_35_fu_1454_p4);

assign res_I_1_1_fu_346_p3 = ((tmp_14_1_fu_312_p2[0:0] === 1'b1) ? res_I_1_fu_264_p3 : tmp_20_fu_336_p4);

assign res_I_1_2_fu_425_p3 = ((tmp_14_2_reg_1537[0:0] === 1'b1) ? res_I_1_1_reg_1525 : tmp_21_fu_416_p4);

assign res_I_1_3_fu_503_p3 = ((tmp_14_3_fu_469_p2[0:0] === 1'b1) ? res_I_1_2_fu_425_p3 : tmp_22_fu_493_p4);

assign res_I_1_4_fu_585_p3 = ((tmp_14_4_fu_551_p2[0:0] === 1'b1) ? res_I_1_3_fu_503_p3 : tmp_23_fu_575_p4);

assign res_I_1_5_fu_667_p3 = ((tmp_14_5_fu_633_p2[0:0] === 1'b1) ? res_I_1_4_fu_585_p3 : tmp_24_fu_657_p4);

assign res_I_1_6_fu_749_p3 = ((tmp_14_6_fu_715_p2[0:0] === 1'b1) ? res_I_1_5_fu_667_p3 : tmp_25_fu_739_p4);

assign res_I_1_7_fu_828_p3 = ((tmp_14_7_reg_1560[0:0] === 1'b1) ? res_I_1_6_reg_1548 : tmp_26_fu_819_p4);

assign res_I_1_8_fu_906_p3 = ((tmp_14_8_fu_872_p2[0:0] === 1'b1) ? res_I_1_7_fu_828_p3 : tmp_27_fu_896_p4);

assign res_I_1_9_fu_988_p3 = ((tmp_14_9_fu_954_p2[0:0] === 1'b1) ? res_I_1_8_fu_906_p3 : tmp_28_fu_978_p4);

assign res_I_1_fu_264_p3 = ((tmp_1_fu_240_p2[0:0] === 1'b1) ? 16'd0 : 16'd32768);

assign res_I_1_s_fu_1070_p3 = ((tmp_14_s_fu_1036_p2[0:0] === 1'b1) ? res_I_1_9_fu_988_p3 : tmp_29_fu_1060_p4);

assign res_I_V_fu_1498_p2 = (16'd1 + res_I_1_14_fu_1464_p3);

assign tmp_10_fu_932_p3 = {{p_Result_46_9_fu_922_p4}, {1'd1}};

assign tmp_11_fu_1014_p3 = {{p_Result_46_s_fu_1004_p4}, {1'd1}};

assign tmp_12_fu_1096_p3 = {{p_Result_46_10_fu_1086_p4}, {1'd1}};

assign tmp_13_10_cast_fu_1114_p1 = tmp_12_fu_1096_p3;

assign tmp_13_11_cast_fu_1196_p1 = tmp_13_fu_1178_p3;

assign tmp_13_12_cast_fu_1278_p1 = tmp_14_fu_1260_p3;

assign tmp_13_13_cast_fu_1360_p1 = tmp_15_fu_1342_p3;

assign tmp_13_14_cast_fu_1426_p1 = tmp_16_fu_1414_p3;

assign tmp_13_1_cast_fu_308_p1 = tmp_4_fu_290_p3;

assign tmp_13_2_cast_fu_390_p1 = tmp_7_fu_372_p3;

assign tmp_13_3_cast_fu_465_p1 = tmp_2_fu_447_p3;

assign tmp_13_4_cast_fu_547_p1 = tmp_5_fu_529_p3;

assign tmp_13_5_cast_fu_629_p1 = tmp_6_fu_611_p3;

assign tmp_13_6_cast_fu_711_p1 = tmp_8_fu_693_p3;

assign tmp_13_7_cast_fu_793_p1 = tmp_9_fu_775_p3;

assign tmp_13_8_cast_fu_868_p1 = tmp_s_fu_850_p3;

assign tmp_13_9_cast_fu_950_p1 = tmp_10_fu_932_p3;

assign tmp_13_cast_fu_1032_p1 = tmp_11_fu_1014_p3;

assign tmp_13_fu_1178_p3 = {{p_Result_46_11_fu_1168_p4}, {1'd1}};

assign tmp_14_10_fu_1118_p2 = ((p_Result_50_10_fu_1104_p4 < tmp_13_10_cast_fu_1114_p1) ? 1'b1 : 1'b0);

assign tmp_14_11_fu_1200_p2 = ((p_Result_50_11_fu_1186_p4 < tmp_13_11_cast_fu_1196_p1) ? 1'b1 : 1'b0);

assign tmp_14_12_fu_1282_p2 = ((p_Result_50_12_fu_1268_p4 < tmp_13_12_cast_fu_1278_p1) ? 1'b1 : 1'b0);

assign tmp_14_13_fu_1364_p2 = ((p_Result_50_13_fu_1350_p4 < tmp_13_13_cast_fu_1360_p1) ? 1'b1 : 1'b0);

assign tmp_14_14_fu_1430_p2 = ((tmp_34_fu_1422_p1 < tmp_13_14_cast_fu_1426_p1) ? 1'b1 : 1'b0);

assign tmp_14_1_fu_312_p2 = ((p_Result_50_1_fu_298_p4 < tmp_13_1_cast_fu_308_p1) ? 1'b1 : 1'b0);

assign tmp_14_2_fu_394_p2 = ((p_Result_50_2_fu_380_p4 < tmp_13_2_cast_fu_390_p1) ? 1'b1 : 1'b0);

assign tmp_14_3_fu_469_p2 = ((p_Result_50_3_fu_455_p4 < tmp_13_3_cast_fu_465_p1) ? 1'b1 : 1'b0);

assign tmp_14_4_fu_551_p2 = ((p_Result_50_4_fu_537_p4 < tmp_13_4_cast_fu_547_p1) ? 1'b1 : 1'b0);

assign tmp_14_5_fu_633_p2 = ((p_Result_50_5_fu_619_p4 < tmp_13_5_cast_fu_629_p1) ? 1'b1 : 1'b0);

assign tmp_14_6_fu_715_p2 = ((p_Result_50_6_fu_701_p4 < tmp_13_6_cast_fu_711_p1) ? 1'b1 : 1'b0);

assign tmp_14_7_fu_797_p2 = ((p_Result_50_7_fu_783_p4 < tmp_13_7_cast_fu_793_p1) ? 1'b1 : 1'b0);

assign tmp_14_8_fu_872_p2 = ((p_Result_50_8_fu_858_p4 < tmp_13_8_cast_fu_868_p1) ? 1'b1 : 1'b0);

assign tmp_14_9_fu_954_p2 = ((p_Result_50_9_fu_940_p4 < tmp_13_9_cast_fu_950_p1) ? 1'b1 : 1'b0);

assign tmp_14_fu_1260_p3 = {{p_Result_46_12_fu_1250_p4}, {1'd1}};

assign tmp_14_s_fu_1036_p2 = ((p_Result_50_s_fu_1022_p4 < tmp_13_cast_fu_1032_p1) ? 1'b1 : 1'b0);

assign tmp_15_fu_1342_p3 = {{p_Result_46_13_fu_1332_p4}, {1'd1}};

assign tmp_16_fu_1414_p3 = {{res_I_1_13_fu_1398_p3}, {1'd1}};

assign tmp_17_fu_1488_p1 = p_Val2_s_fu_1480_p3;

assign tmp_18_fu_1492_p2 = ((x_l_I_1_14_fu_1472_p3 > tmp_17_fu_1488_p1) ? 1'b1 : 1'b0);

assign tmp_19_fu_1212_p3 = x_V_read_reg_1520_pp0_iter2_reg[32'd31];

assign tmp_1_fu_240_p2 = ((tmp_fu_226_p4 == 2'd0) ? 1'b1 : 1'b0);

always @ (*) begin
    tmp_20_fu_336_p4 = res_I_1_fu_264_p3;
    tmp_20_fu_336_p4[32'd14] = |(1'd1);
end

always @ (*) begin
    tmp_21_fu_416_p4 = res_I_1_1_reg_1525;
    tmp_21_fu_416_p4[32'd13] = |(1'd1);
end

always @ (*) begin
    tmp_22_fu_493_p4 = res_I_1_2_fu_425_p3;
    tmp_22_fu_493_p4[32'd12] = |(1'd1);
end

always @ (*) begin
    tmp_23_fu_575_p4 = res_I_1_3_fu_503_p3;
    tmp_23_fu_575_p4[32'd11] = |(1'd1);
end

always @ (*) begin
    tmp_24_fu_657_p4 = res_I_1_4_fu_585_p3;
    tmp_24_fu_657_p4[32'd10] = |(1'd1);
end

always @ (*) begin
    tmp_25_fu_739_p4 = res_I_1_5_fu_667_p3;
    tmp_25_fu_739_p4[32'd9] = |(1'd1);
end

always @ (*) begin
    tmp_26_fu_819_p4 = res_I_1_6_reg_1548;
    tmp_26_fu_819_p4[32'd8] = |(1'd1);
end

always @ (*) begin
    tmp_27_fu_896_p4 = res_I_1_7_fu_828_p3;
    tmp_27_fu_896_p4[32'd7] = |(1'd1);
end

always @ (*) begin
    tmp_28_fu_978_p4 = res_I_1_8_fu_906_p3;
    tmp_28_fu_978_p4[32'd6] = |(1'd1);
end

always @ (*) begin
    tmp_29_fu_1060_p4 = res_I_1_9_fu_988_p3;
    tmp_29_fu_1060_p4[32'd5] = |(1'd1);
end

assign tmp_2_fu_447_p3 = {{p_Result_46_3_fu_437_p4}, {1'd1}};

always @ (*) begin
    tmp_30_fu_1142_p4 = res_I_1_s_fu_1070_p3;
    tmp_30_fu_1142_p4[32'd4] = |(1'd1);
end

always @ (*) begin
    tmp_31_fu_1229_p4 = res_I_1_10_reg_1571;
    tmp_31_fu_1229_p4[32'd3] = |(1'd1);
end

always @ (*) begin
    tmp_32_fu_1306_p4 = res_I_1_11_fu_1238_p3;
    tmp_32_fu_1306_p4[32'd2] = |(1'd1);
end

always @ (*) begin
    tmp_33_fu_1388_p4 = res_I_1_12_fu_1316_p3;
    tmp_33_fu_1388_p4[32'd1] = |(1'd1);
end

assign tmp_34_fu_1422_p1 = x_l_I_1_13_fu_1406_p3[17:0];

always @ (*) begin
    tmp_35_fu_1454_p4 = res_I_1_13_fu_1398_p3;
    tmp_35_fu_1454_p4[32'd0] = |(1'd1);
end

assign tmp_3_fu_236_p1 = tmp_fu_226_p4;

assign tmp_4_fu_290_p3 = {{p_Result_46_1_fu_280_p4}, {1'd1}};

assign tmp_5_fu_529_p3 = {{p_Result_46_4_fu_519_p4}, {1'd1}};

assign tmp_6_fu_611_p3 = {{p_Result_46_5_fu_601_p4}, {1'd1}};

assign tmp_7_fu_372_p3 = {{p_Result_46_2_fu_362_p4}, {1'd1}};

assign tmp_8_fu_693_p3 = {{p_Result_46_6_fu_683_p4}, {1'd1}};

assign tmp_9_fu_775_p3 = {{p_Result_46_7_fu_765_p4}, {1'd1}};

assign tmp_fu_226_p4 = {{x_V_int_reg[31:30]}};

assign tmp_s_fu_850_p3 = {{p_Result_46_8_fu_840_p4}, {1'd1}};

assign x_l_I_1_10_fu_1160_p3 = ((tmp_14_10_fu_1118_p2[0:0] === 1'b1) ? x_l_I_1_s_fu_1078_p3 : p_Result_52_10_fu_1130_p5);

assign x_l_I_1_11_fu_1244_p3 = ((tmp_14_11_reg_1583[0:0] === 1'b1) ? x_l_I_1_10_reg_1577 : p_Result_52_11_fu_1219_p5);

assign x_l_I_1_12_fu_1324_p3 = ((tmp_14_12_fu_1282_p2[0:0] === 1'b1) ? x_l_I_1_11_fu_1244_p3 : p_Result_52_12_fu_1294_p5);

assign x_l_I_1_13_fu_1406_p3 = ((tmp_14_13_fu_1364_p2[0:0] === 1'b1) ? x_l_I_1_12_fu_1324_p3 : p_Result_52_13_fu_1376_p5);

assign x_l_I_1_14_fu_1472_p3 = ((tmp_14_14_fu_1430_p2[0:0] === 1'b1) ? x_l_I_1_13_fu_1406_p3 : p_Result_52_14_fu_1442_p5);

assign x_l_I_1_1_fu_354_p3 = ((tmp_14_1_fu_312_p2[0:0] === 1'b1) ? x_l_I_1_fu_272_p3 : p_Result_52_1_fu_324_p5);

assign x_l_I_1_2_fu_431_p3 = ((tmp_14_2_reg_1537[0:0] === 1'b1) ? x_l_I_1_1_reg_1531 : p_Result_52_2_fu_406_p5);

assign x_l_I_1_3_fu_511_p3 = ((tmp_14_3_fu_469_p2[0:0] === 1'b1) ? x_l_I_1_2_fu_431_p3 : p_Result_52_3_fu_481_p5);

assign x_l_I_1_4_fu_593_p3 = ((tmp_14_4_fu_551_p2[0:0] === 1'b1) ? x_l_I_1_3_fu_511_p3 : p_Result_52_4_fu_563_p5);

assign x_l_I_1_5_fu_675_p3 = ((tmp_14_5_fu_633_p2[0:0] === 1'b1) ? x_l_I_1_4_fu_593_p3 : p_Result_52_5_fu_645_p5);

assign x_l_I_1_6_fu_757_p3 = ((tmp_14_6_fu_715_p2[0:0] === 1'b1) ? x_l_I_1_5_fu_675_p3 : p_Result_52_6_fu_727_p5);

assign x_l_I_1_7_fu_834_p3 = ((tmp_14_7_reg_1560[0:0] === 1'b1) ? x_l_I_1_6_reg_1554 : p_Result_52_7_fu_809_p5);

assign x_l_I_1_8_fu_914_p3 = ((tmp_14_8_fu_872_p2[0:0] === 1'b1) ? x_l_I_1_7_fu_834_p3 : p_Result_52_8_fu_884_p5);

assign x_l_I_1_9_fu_996_p3 = ((tmp_14_9_fu_954_p2[0:0] === 1'b1) ? x_l_I_1_8_fu_914_p3 : p_Result_52_9_fu_966_p5);

assign x_l_I_1_fu_272_p3 = ((tmp_1_fu_240_p2[0:0] === 1'b1) ? x_l_I_V_fu_222_p1 : p_Result_s_fu_252_p5);

assign x_l_I_1_s_fu_1078_p3 = ((tmp_14_s_fu_1036_p2[0:0] === 1'b1) ? x_l_I_1_9_fu_996_p3 : p_Result_52_s_fu_1048_p5);

assign x_l_I_V_fu_222_p1 = x_V_int_reg;

endmodule //sqrt_fixed_32_32_s
