<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GICV_EOIR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">GICV_EOIR, Virtual Machine End Of Interrupt Register</h1><p>The GICV_EOIR characteristics are:</p><h2>Purpose</h2>
          <p>A write to this register performs a priority drop for the specified Group 0 virtual interrupt and, if <a href="ext-gicv_ctlr.html">GICV_CTLR</a>.EOImode == 0, also deactivates the interrupt.</p>
        
          <p>This register corresponds to the physical CPU interface register <a href="ext-gicc_eoir.html">GICC_EOIR</a>.</p>
        <p>This 
        register
       is part of the GIC virtual CPU interface registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Security disabled</th><th>Secure</th><th>Non-secure</th></tr><tr><td>WO</td><td>WO</td><td>WO</td></tr></table>
          <p>This register is used only when System register access is not enabled. When System register access is enabled:</p>
        
          <ul>
            <li>
              For AArch32 implementations, <a href="AArch32-icc_eoir0.html">ICC_EOIR0</a> provides equivalent functionality.
            </li>
            <li>
              For AArch64 implementations, <a href="AArch64-icc_eoir0_el1.html">ICC_EOIR0_EL1</a> provides equivalent functionality.
            </li>
          </ul>
        
          <p>This register is used for Group 0 interrupts only. <a href="ext-gicv_aeoir.html">GICV_AEOIR</a> provides equivalent functionality for Group 1 interrupts.</p>
        
          <p>When affinity routing is enabled, it is a programming error to use memory-mapped registers to access the GIC.</p>
        <h2>Configuration</h2><p></p>
          <p>This register is available when the GIC implementation supports interrupt virtualization.</p>
        <h2>Attributes</h2>
          <p>GICV_EOIR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The GICV_EOIR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="25"><a href="#INTID">INTID</a></td></tr></tbody></table><h4 id="0">
                Bits [31:25]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="INTID">INTID, bits [24:0]
                  </h4>
              <p>The INTID of the signaled interrupt.</p>
            
              <div class="note"><span class="note-header">Note</span>
                <p>INTIDs 1020-1023 are reserved and convey additional information such as spurious interrupts.</p>
              </div>
            
              <p>When affinity routing is not enabled:</p>
            
              <ul>
                <li>
                  Bits [23:13] are <span class="arm-defined-word">RES0</span>.
                </li>
                <li>
                  For SGIs, bits [12:10] identify the CPU interface corresponding to the source PE. For all other interrupts these bits are <span class="arm-defined-word">RES0</span>.
                </li>
              </ul>
            <div class="text_after_fields">
            <p>The behavior of this register depends on the setting of <a href="ext-gicv_ctlr.html">GICV_CTLR</a>.EOImode:</p>
            <table class="valuetable">
              
                <thead>
                  <tr>
                    <th><a href="ext-gicv_ctlr.html">GICV_CTLR</a>.EOImode</th>
                    <th>Behavior</th>
                  </tr>
                </thead>
                <tbody>
                  <tr>
                    <td>0</td>
                    <td>Both the priority drop and the deactivate interrupt effects occur.</td>
                  </tr>
                  <tr>
                    <td>1</td>
                    <td>Only the priority drop effect occurs.</td>
                  </tr>
                </tbody>
              
            </table>
            <p>A successful EOI request means that:</p>
            <ul>
              <li>
                The highest priority bit in <a href="ext-gich_aprn.html">GICH_APR&lt;n&gt;</a> is cleared, causing the running priority to drop.
              </li>
              <li>
                If the appropriate <a href="ext-gicv_ctlr.html">GICV_CTLR</a>.EOImode bit == 0, the interrupt is deactivated in the corresponding List register <a href="ext-gich_lrn.html">GICH_LR&lt;n&gt;</a>. If <a href="ext-gich_lrn.html">GICH_LR&lt;n&gt;</a>.HW == 1, indicating the INTID corresponds to a hardware interrupt, a deactivate request is also sent to the physical Distributor, identifying the physical INTID from the corresponding field in the List register. This effect is identical to a Non-secure write to <a href="ext-gicc_dir.html">GICC_DIR</a> from the PE having that physical INTID. This means that if the corresponding physical interrupt is marked as Group 0, and <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS == 0, the deactivation request is ignored. See <a href="ext-gicc_eoir.html">GICC_EOIR</a> for more information.
              </li>
            </ul>
            <div class="note"><span class="note-header">Note</span>
              <p>Only Group 1 interrupts can target the hypervisor, and therefore only Group 1 interrupts are deactivated in the Distributor.</p>
            </div>
          </div><h2>Accessing the GICV_EOIR</h2><p>GICV_EOIR can be accessed through its memory-mapped interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>GIC Virtual CPU interface</td><td>
          <span class="hexnumber">0x0010</span>
        </td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
