## 2:1 Multiplexer â€“ Verilog RTL

This module is part of my RTL design journey.
The focus is on understanding combinational logic,
module instantiation, and waveform observation.

Verification frameworks are not used at this stage.

