
Slave.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000588  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000048  00800060  00000588  000005fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .comment      00000030  00000000  00000000  00000644  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000674  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 000001a0  00000000  00000000  000006b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000018f3  00000000  00000000  00000850  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000009c4  00000000  00000000  00002143  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000c39  00000000  00000000  00002b07  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000002e0  00000000  00000000  00003740  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000613  00000000  00000000  00003a20  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000875  00000000  00000000  00004033  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000150  00000000  00000000  000048a8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 31 00 	jmp	0x62	; 0x62 <__ctors_end>
   4:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
   8:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
   c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  10:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  14:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  18:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  1c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  20:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  24:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  28:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  2c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  30:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  34:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  38:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  3c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  40:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  44:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  48:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  4c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  50:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  54:	3e 02       	muls	r19, r30
  56:	47 02       	muls	r20, r23
  58:	50 02       	muls	r21, r16
  5a:	59 02       	muls	r21, r25
  5c:	62 02       	muls	r22, r18
  5e:	6b 02       	muls	r22, r27
  60:	74 02       	muls	r23, r20

00000062 <__ctors_end>:
  62:	11 24       	eor	r1, r1
  64:	1f be       	out	0x3f, r1	; 63
  66:	cf e5       	ldi	r28, 0x5F	; 95
  68:	d8 e0       	ldi	r29, 0x08	; 8
  6a:	de bf       	out	0x3e, r29	; 62
  6c:	cd bf       	out	0x3d, r28	; 61

0000006e <__do_copy_data>:
  6e:	10 e0       	ldi	r17, 0x00	; 0
  70:	a0 e6       	ldi	r26, 0x60	; 96
  72:	b0 e0       	ldi	r27, 0x00	; 0
  74:	e8 e8       	ldi	r30, 0x88	; 136
  76:	f5 e0       	ldi	r31, 0x05	; 5
  78:	02 c0       	rjmp	.+4      	; 0x7e <__do_copy_data+0x10>
  7a:	05 90       	lpm	r0, Z+
  7c:	0d 92       	st	X+, r0
  7e:	a8 3a       	cpi	r26, 0xA8	; 168
  80:	b1 07       	cpc	r27, r17
  82:	d9 f7       	brne	.-10     	; 0x7a <__do_copy_data+0xc>
  84:	0e 94 0f 02 	call	0x41e	; 0x41e <main>
  88:	0c 94 c2 02 	jmp	0x584	; 0x584 <_exit>

0000008c <__bad_interrupt>:
  8c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000090 <DIO_SetPin_Direction>:

#include "DIO.h"

void DIO_SetPin_Direction(DIO_Port port, DIO_Pin pin, DIO_Direction direction)
{
	switch (direction)
  90:	44 23       	and	r20, r20
  92:	19 f0       	breq	.+6      	; 0x9a <DIO_SetPin_Direction+0xa>
  94:	41 30       	cpi	r20, 0x01	; 1
  96:	c9 f1       	breq	.+114    	; 0x10a <DIO_SetPin_Direction+0x7a>
  98:	08 95       	ret
	{
		case DIO_INPUT:
		switch (port)
  9a:	81 30       	cpi	r24, 0x01	; 1
  9c:	91 f0       	breq	.+36     	; 0xc2 <DIO_SetPin_Direction+0x32>
  9e:	28 f0       	brcs	.+10     	; 0xaa <DIO_SetPin_Direction+0x1a>
  a0:	82 30       	cpi	r24, 0x02	; 2
  a2:	d9 f0       	breq	.+54     	; 0xda <DIO_SetPin_Direction+0x4a>
  a4:	83 30       	cpi	r24, 0x03	; 3
  a6:	29 f1       	breq	.+74     	; 0xf2 <DIO_SetPin_Direction+0x62>
  a8:	08 95       	ret
		{
			case DIO_PORTA:
			CLR_BIT(DDRA, pin);
  aa:	2a b3       	in	r18, 0x1a	; 26
  ac:	81 e0       	ldi	r24, 0x01	; 1
  ae:	90 e0       	ldi	r25, 0x00	; 0
  b0:	02 c0       	rjmp	.+4      	; 0xb6 <DIO_SetPin_Direction+0x26>
  b2:	88 0f       	add	r24, r24
  b4:	99 1f       	adc	r25, r25
  b6:	6a 95       	dec	r22
  b8:	e2 f7       	brpl	.-8      	; 0xb2 <DIO_SetPin_Direction+0x22>
  ba:	80 95       	com	r24
  bc:	82 23       	and	r24, r18
  be:	8a bb       	out	0x1a, r24	; 26
			break;
  c0:	08 95       	ret
			case DIO_PORTB:
			CLR_BIT(DDRB, pin);
  c2:	27 b3       	in	r18, 0x17	; 23
  c4:	81 e0       	ldi	r24, 0x01	; 1
  c6:	90 e0       	ldi	r25, 0x00	; 0
  c8:	02 c0       	rjmp	.+4      	; 0xce <DIO_SetPin_Direction+0x3e>
  ca:	88 0f       	add	r24, r24
  cc:	99 1f       	adc	r25, r25
  ce:	6a 95       	dec	r22
  d0:	e2 f7       	brpl	.-8      	; 0xca <DIO_SetPin_Direction+0x3a>
  d2:	80 95       	com	r24
  d4:	82 23       	and	r24, r18
  d6:	87 bb       	out	0x17, r24	; 23
			break;
  d8:	08 95       	ret
			case DIO_PORTC:
			CLR_BIT(DDRC, pin);
  da:	24 b3       	in	r18, 0x14	; 20
  dc:	81 e0       	ldi	r24, 0x01	; 1
  de:	90 e0       	ldi	r25, 0x00	; 0
  e0:	02 c0       	rjmp	.+4      	; 0xe6 <DIO_SetPin_Direction+0x56>
  e2:	88 0f       	add	r24, r24
  e4:	99 1f       	adc	r25, r25
  e6:	6a 95       	dec	r22
  e8:	e2 f7       	brpl	.-8      	; 0xe2 <DIO_SetPin_Direction+0x52>
  ea:	80 95       	com	r24
  ec:	82 23       	and	r24, r18
  ee:	84 bb       	out	0x14, r24	; 20
			break;
  f0:	08 95       	ret
			case DIO_PORTD:
			CLR_BIT(DDRD, pin);
  f2:	21 b3       	in	r18, 0x11	; 17
  f4:	81 e0       	ldi	r24, 0x01	; 1
  f6:	90 e0       	ldi	r25, 0x00	; 0
  f8:	02 c0       	rjmp	.+4      	; 0xfe <DIO_SetPin_Direction+0x6e>
  fa:	88 0f       	add	r24, r24
  fc:	99 1f       	adc	r25, r25
  fe:	6a 95       	dec	r22
 100:	e2 f7       	brpl	.-8      	; 0xfa <DIO_SetPin_Direction+0x6a>
 102:	80 95       	com	r24
 104:	82 23       	and	r24, r18
 106:	81 bb       	out	0x11, r24	; 17
			break;
 108:	08 95       	ret
		}
		break;
		case DIO_OUTPUT:
		switch (port)
 10a:	81 30       	cpi	r24, 0x01	; 1
 10c:	89 f0       	breq	.+34     	; 0x130 <DIO_SetPin_Direction+0xa0>
 10e:	28 f0       	brcs	.+10     	; 0x11a <DIO_SetPin_Direction+0x8a>
 110:	82 30       	cpi	r24, 0x02	; 2
 112:	c9 f0       	breq	.+50     	; 0x146 <DIO_SetPin_Direction+0xb6>
 114:	83 30       	cpi	r24, 0x03	; 3
 116:	11 f1       	breq	.+68     	; 0x15c <DIO_SetPin_Direction+0xcc>
 118:	08 95       	ret
		{
			case DIO_PORTA:
			SET_BIT(DDRA, pin);
 11a:	2a b3       	in	r18, 0x1a	; 26
 11c:	81 e0       	ldi	r24, 0x01	; 1
 11e:	90 e0       	ldi	r25, 0x00	; 0
 120:	02 c0       	rjmp	.+4      	; 0x126 <DIO_SetPin_Direction+0x96>
 122:	88 0f       	add	r24, r24
 124:	99 1f       	adc	r25, r25
 126:	6a 95       	dec	r22
 128:	e2 f7       	brpl	.-8      	; 0x122 <DIO_SetPin_Direction+0x92>
 12a:	82 2b       	or	r24, r18
 12c:	8a bb       	out	0x1a, r24	; 26
			break;
 12e:	08 95       	ret
			case DIO_PORTB:
			SET_BIT(DDRB, pin);
 130:	27 b3       	in	r18, 0x17	; 23
 132:	81 e0       	ldi	r24, 0x01	; 1
 134:	90 e0       	ldi	r25, 0x00	; 0
 136:	02 c0       	rjmp	.+4      	; 0x13c <DIO_SetPin_Direction+0xac>
 138:	88 0f       	add	r24, r24
 13a:	99 1f       	adc	r25, r25
 13c:	6a 95       	dec	r22
 13e:	e2 f7       	brpl	.-8      	; 0x138 <DIO_SetPin_Direction+0xa8>
 140:	82 2b       	or	r24, r18
 142:	87 bb       	out	0x17, r24	; 23
			break;
 144:	08 95       	ret
			case DIO_PORTC:
			SET_BIT(DDRC, pin);
 146:	24 b3       	in	r18, 0x14	; 20
 148:	81 e0       	ldi	r24, 0x01	; 1
 14a:	90 e0       	ldi	r25, 0x00	; 0
 14c:	02 c0       	rjmp	.+4      	; 0x152 <DIO_SetPin_Direction+0xc2>
 14e:	88 0f       	add	r24, r24
 150:	99 1f       	adc	r25, r25
 152:	6a 95       	dec	r22
 154:	e2 f7       	brpl	.-8      	; 0x14e <DIO_SetPin_Direction+0xbe>
 156:	82 2b       	or	r24, r18
 158:	84 bb       	out	0x14, r24	; 20
			break;
 15a:	08 95       	ret
			case DIO_PORTD:
			SET_BIT(DDRD, pin);
 15c:	21 b3       	in	r18, 0x11	; 17
 15e:	81 e0       	ldi	r24, 0x01	; 1
 160:	90 e0       	ldi	r25, 0x00	; 0
 162:	02 c0       	rjmp	.+4      	; 0x168 <DIO_SetPin_Direction+0xd8>
 164:	88 0f       	add	r24, r24
 166:	99 1f       	adc	r25, r25
 168:	6a 95       	dec	r22
 16a:	e2 f7       	brpl	.-8      	; 0x164 <DIO_SetPin_Direction+0xd4>
 16c:	82 2b       	or	r24, r18
 16e:	81 bb       	out	0x11, r24	; 17
 170:	08 95       	ret

00000172 <DIO_SetPin_State>:
		break;
	}
}
void DIO_SetPin_State(DIO_Port port, DIO_Pin pin, DIO_State state)
{
	switch (state)
 172:	44 23       	and	r20, r20
 174:	19 f0       	breq	.+6      	; 0x17c <DIO_SetPin_State+0xa>
 176:	41 30       	cpi	r20, 0x01	; 1
 178:	c9 f1       	breq	.+114    	; 0x1ec <DIO_SetPin_State+0x7a>
 17a:	08 95       	ret
	{
		case DIO_LOW:
		switch (port)
 17c:	81 30       	cpi	r24, 0x01	; 1
 17e:	91 f0       	breq	.+36     	; 0x1a4 <DIO_SetPin_State+0x32>
 180:	28 f0       	brcs	.+10     	; 0x18c <DIO_SetPin_State+0x1a>
 182:	82 30       	cpi	r24, 0x02	; 2
 184:	d9 f0       	breq	.+54     	; 0x1bc <DIO_SetPin_State+0x4a>
 186:	83 30       	cpi	r24, 0x03	; 3
 188:	29 f1       	breq	.+74     	; 0x1d4 <DIO_SetPin_State+0x62>
 18a:	08 95       	ret
		{
			case DIO_PORTA:
			CLR_BIT(PORTA, pin);
 18c:	2b b3       	in	r18, 0x1b	; 27
 18e:	81 e0       	ldi	r24, 0x01	; 1
 190:	90 e0       	ldi	r25, 0x00	; 0
 192:	02 c0       	rjmp	.+4      	; 0x198 <DIO_SetPin_State+0x26>
 194:	88 0f       	add	r24, r24
 196:	99 1f       	adc	r25, r25
 198:	6a 95       	dec	r22
 19a:	e2 f7       	brpl	.-8      	; 0x194 <DIO_SetPin_State+0x22>
 19c:	80 95       	com	r24
 19e:	82 23       	and	r24, r18
 1a0:	8b bb       	out	0x1b, r24	; 27
			break;
 1a2:	08 95       	ret
			case DIO_PORTB:
			CLR_BIT(PORTB, pin);
 1a4:	28 b3       	in	r18, 0x18	; 24
 1a6:	81 e0       	ldi	r24, 0x01	; 1
 1a8:	90 e0       	ldi	r25, 0x00	; 0
 1aa:	02 c0       	rjmp	.+4      	; 0x1b0 <DIO_SetPin_State+0x3e>
 1ac:	88 0f       	add	r24, r24
 1ae:	99 1f       	adc	r25, r25
 1b0:	6a 95       	dec	r22
 1b2:	e2 f7       	brpl	.-8      	; 0x1ac <DIO_SetPin_State+0x3a>
 1b4:	80 95       	com	r24
 1b6:	82 23       	and	r24, r18
 1b8:	88 bb       	out	0x18, r24	; 24
			break;
 1ba:	08 95       	ret
			case DIO_PORTC:
			CLR_BIT(PORTC, pin);
 1bc:	25 b3       	in	r18, 0x15	; 21
 1be:	81 e0       	ldi	r24, 0x01	; 1
 1c0:	90 e0       	ldi	r25, 0x00	; 0
 1c2:	02 c0       	rjmp	.+4      	; 0x1c8 <DIO_SetPin_State+0x56>
 1c4:	88 0f       	add	r24, r24
 1c6:	99 1f       	adc	r25, r25
 1c8:	6a 95       	dec	r22
 1ca:	e2 f7       	brpl	.-8      	; 0x1c4 <DIO_SetPin_State+0x52>
 1cc:	80 95       	com	r24
 1ce:	82 23       	and	r24, r18
 1d0:	85 bb       	out	0x15, r24	; 21
			break;
 1d2:	08 95       	ret
			case DIO_PORTD:
			CLR_BIT(PORTD, pin);
 1d4:	22 b3       	in	r18, 0x12	; 18
 1d6:	81 e0       	ldi	r24, 0x01	; 1
 1d8:	90 e0       	ldi	r25, 0x00	; 0
 1da:	02 c0       	rjmp	.+4      	; 0x1e0 <DIO_SetPin_State+0x6e>
 1dc:	88 0f       	add	r24, r24
 1de:	99 1f       	adc	r25, r25
 1e0:	6a 95       	dec	r22
 1e2:	e2 f7       	brpl	.-8      	; 0x1dc <DIO_SetPin_State+0x6a>
 1e4:	80 95       	com	r24
 1e6:	82 23       	and	r24, r18
 1e8:	82 bb       	out	0x12, r24	; 18
			break;
 1ea:	08 95       	ret
		}
		break;
		case DIO_HIGH:
		switch (port)
 1ec:	81 30       	cpi	r24, 0x01	; 1
 1ee:	89 f0       	breq	.+34     	; 0x212 <DIO_SetPin_State+0xa0>
 1f0:	28 f0       	brcs	.+10     	; 0x1fc <DIO_SetPin_State+0x8a>
 1f2:	82 30       	cpi	r24, 0x02	; 2
 1f4:	c9 f0       	breq	.+50     	; 0x228 <DIO_SetPin_State+0xb6>
 1f6:	83 30       	cpi	r24, 0x03	; 3
 1f8:	11 f1       	breq	.+68     	; 0x23e <DIO_SetPin_State+0xcc>
 1fa:	08 95       	ret
		{
			case DIO_PORTA:
			SET_BIT(PORTA, pin);
 1fc:	2b b3       	in	r18, 0x1b	; 27
 1fe:	81 e0       	ldi	r24, 0x01	; 1
 200:	90 e0       	ldi	r25, 0x00	; 0
 202:	02 c0       	rjmp	.+4      	; 0x208 <DIO_SetPin_State+0x96>
 204:	88 0f       	add	r24, r24
 206:	99 1f       	adc	r25, r25
 208:	6a 95       	dec	r22
 20a:	e2 f7       	brpl	.-8      	; 0x204 <DIO_SetPin_State+0x92>
 20c:	82 2b       	or	r24, r18
 20e:	8b bb       	out	0x1b, r24	; 27
			break;
 210:	08 95       	ret
			case DIO_PORTB:
			SET_BIT(PORTB, pin);
 212:	28 b3       	in	r18, 0x18	; 24
 214:	81 e0       	ldi	r24, 0x01	; 1
 216:	90 e0       	ldi	r25, 0x00	; 0
 218:	02 c0       	rjmp	.+4      	; 0x21e <DIO_SetPin_State+0xac>
 21a:	88 0f       	add	r24, r24
 21c:	99 1f       	adc	r25, r25
 21e:	6a 95       	dec	r22
 220:	e2 f7       	brpl	.-8      	; 0x21a <DIO_SetPin_State+0xa8>
 222:	82 2b       	or	r24, r18
 224:	88 bb       	out	0x18, r24	; 24
			break;
 226:	08 95       	ret
			case DIO_PORTC:
			SET_BIT(PORTC, pin);
 228:	25 b3       	in	r18, 0x15	; 21
 22a:	81 e0       	ldi	r24, 0x01	; 1
 22c:	90 e0       	ldi	r25, 0x00	; 0
 22e:	02 c0       	rjmp	.+4      	; 0x234 <DIO_SetPin_State+0xc2>
 230:	88 0f       	add	r24, r24
 232:	99 1f       	adc	r25, r25
 234:	6a 95       	dec	r22
 236:	e2 f7       	brpl	.-8      	; 0x230 <DIO_SetPin_State+0xbe>
 238:	82 2b       	or	r24, r18
 23a:	85 bb       	out	0x15, r24	; 21
			break;
 23c:	08 95       	ret
			case DIO_PORTD:
			SET_BIT(PORTD, pin);
 23e:	22 b3       	in	r18, 0x12	; 18
 240:	81 e0       	ldi	r24, 0x01	; 1
 242:	90 e0       	ldi	r25, 0x00	; 0
 244:	02 c0       	rjmp	.+4      	; 0x24a <DIO_SetPin_State+0xd8>
 246:	88 0f       	add	r24, r24
 248:	99 1f       	adc	r25, r25
 24a:	6a 95       	dec	r22
 24c:	e2 f7       	brpl	.-8      	; 0x246 <DIO_SetPin_State+0xd4>
 24e:	82 2b       	or	r24, r18
 250:	82 bb       	out	0x12, r24	; 18
 252:	08 95       	ret

00000254 <LCD_WRITE_CMD>:
void LCD_WRITE_NBR(uint32_t numbr)
{
	uint8_t num[10];
	ltoa(numbr, (uint8_t*)num, 10);//Long to Ascii
	LCD_WRITE_STR(num);
}
 254:	cf 93       	push	r28
 256:	c8 2f       	mov	r28, r24
 258:	40 e0       	ldi	r20, 0x00	; 0
 25a:	61 e0       	ldi	r22, 0x01	; 1
 25c:	81 e0       	ldi	r24, 0x01	; 1
 25e:	0e 94 b9 00 	call	0x172	; 0x172 <DIO_SetPin_State>
 262:	40 e0       	ldi	r20, 0x00	; 0
 264:	62 e0       	ldi	r22, 0x02	; 2
 266:	81 e0       	ldi	r24, 0x01	; 1
 268:	0e 94 b9 00 	call	0x172	; 0x172 <DIO_SetPin_State>
 26c:	40 e0       	ldi	r20, 0x00	; 0
 26e:	63 e0       	ldi	r22, 0x03	; 3
 270:	81 e0       	ldi	r24, 0x01	; 1
 272:	0e 94 b9 00 	call	0x172	; 0x172 <DIO_SetPin_State>
 276:	8b b3       	in	r24, 0x1b	; 27
 278:	9c 2f       	mov	r25, r28
 27a:	90 7f       	andi	r25, 0xF0	; 240
 27c:	8f 70       	andi	r24, 0x0F	; 15
 27e:	89 2b       	or	r24, r25
 280:	8b bb       	out	0x1b, r24	; 27
 282:	41 e0       	ldi	r20, 0x01	; 1
 284:	63 e0       	ldi	r22, 0x03	; 3
 286:	81 e0       	ldi	r24, 0x01	; 1
 288:	0e 94 b9 00 	call	0x172	; 0x172 <DIO_SetPin_State>
 28c:	8f e9       	ldi	r24, 0x9F	; 159
 28e:	9f e0       	ldi	r25, 0x0F	; 15
 290:	01 97       	sbiw	r24, 0x01	; 1
 292:	f1 f7       	brne	.-4      	; 0x290 <LCD_WRITE_CMD+0x3c>
 294:	00 c0       	rjmp	.+0      	; 0x296 <LCD_WRITE_CMD+0x42>
 296:	00 00       	nop
 298:	40 e0       	ldi	r20, 0x00	; 0
 29a:	63 e0       	ldi	r22, 0x03	; 3
 29c:	81 e0       	ldi	r24, 0x01	; 1
 29e:	0e 94 b9 00 	call	0x172	; 0x172 <DIO_SetPin_State>
 2a2:	2b b3       	in	r18, 0x1b	; 27
 2a4:	30 e1       	ldi	r19, 0x10	; 16
 2a6:	c3 9f       	mul	r28, r19
 2a8:	c0 01       	movw	r24, r0
 2aa:	11 24       	eor	r1, r1
 2ac:	92 2f       	mov	r25, r18
 2ae:	9f 70       	andi	r25, 0x0F	; 15
 2b0:	89 2b       	or	r24, r25
 2b2:	8b bb       	out	0x1b, r24	; 27
 2b4:	41 e0       	ldi	r20, 0x01	; 1
 2b6:	63 e0       	ldi	r22, 0x03	; 3
 2b8:	81 e0       	ldi	r24, 0x01	; 1
 2ba:	0e 94 b9 00 	call	0x172	; 0x172 <DIO_SetPin_State>
 2be:	8f e9       	ldi	r24, 0x9F	; 159
 2c0:	9f e0       	ldi	r25, 0x0F	; 15
 2c2:	01 97       	sbiw	r24, 0x01	; 1
 2c4:	f1 f7       	brne	.-4      	; 0x2c2 <LCD_WRITE_CMD+0x6e>
 2c6:	00 c0       	rjmp	.+0      	; 0x2c8 <LCD_WRITE_CMD+0x74>
 2c8:	00 00       	nop
 2ca:	40 e0       	ldi	r20, 0x00	; 0
 2cc:	63 e0       	ldi	r22, 0x03	; 3
 2ce:	81 e0       	ldi	r24, 0x01	; 1
 2d0:	0e 94 b9 00 	call	0x172	; 0x172 <DIO_SetPin_State>
 2d4:	8f e3       	ldi	r24, 0x3F	; 63
 2d6:	9f e1       	ldi	r25, 0x1F	; 31
 2d8:	01 97       	sbiw	r24, 0x01	; 1
 2da:	f1 f7       	brne	.-4      	; 0x2d8 <LCD_WRITE_CMD+0x84>
 2dc:	00 c0       	rjmp	.+0      	; 0x2de <LCD_WRITE_CMD+0x8a>
 2de:	00 00       	nop
 2e0:	cf 91       	pop	r28
 2e2:	08 95       	ret

000002e4 <LCD_Init>:
 2e4:	41 e0       	ldi	r20, 0x01	; 1
 2e6:	61 e0       	ldi	r22, 0x01	; 1
 2e8:	81 e0       	ldi	r24, 0x01	; 1
 2ea:	0e 94 48 00 	call	0x90	; 0x90 <DIO_SetPin_Direction>
 2ee:	41 e0       	ldi	r20, 0x01	; 1
 2f0:	62 e0       	ldi	r22, 0x02	; 2
 2f2:	81 e0       	ldi	r24, 0x01	; 1
 2f4:	0e 94 48 00 	call	0x90	; 0x90 <DIO_SetPin_Direction>
 2f8:	41 e0       	ldi	r20, 0x01	; 1
 2fa:	63 e0       	ldi	r22, 0x03	; 3
 2fc:	81 e0       	ldi	r24, 0x01	; 1
 2fe:	0e 94 48 00 	call	0x90	; 0x90 <DIO_SetPin_Direction>
 302:	41 e0       	ldi	r20, 0x01	; 1
 304:	64 e0       	ldi	r22, 0x04	; 4
 306:	80 e0       	ldi	r24, 0x00	; 0
 308:	0e 94 48 00 	call	0x90	; 0x90 <DIO_SetPin_Direction>
 30c:	41 e0       	ldi	r20, 0x01	; 1
 30e:	65 e0       	ldi	r22, 0x05	; 5
 310:	80 e0       	ldi	r24, 0x00	; 0
 312:	0e 94 48 00 	call	0x90	; 0x90 <DIO_SetPin_Direction>
 316:	41 e0       	ldi	r20, 0x01	; 1
 318:	66 e0       	ldi	r22, 0x06	; 6
 31a:	80 e0       	ldi	r24, 0x00	; 0
 31c:	0e 94 48 00 	call	0x90	; 0x90 <DIO_SetPin_Direction>
 320:	41 e0       	ldi	r20, 0x01	; 1
 322:	67 e0       	ldi	r22, 0x07	; 7
 324:	80 e0       	ldi	r24, 0x00	; 0
 326:	0e 94 48 00 	call	0x90	; 0x90 <DIO_SetPin_Direction>
 32a:	2f ef       	ldi	r18, 0xFF	; 255
 32c:	81 ee       	ldi	r24, 0xE1	; 225
 32e:	94 e0       	ldi	r25, 0x04	; 4
 330:	21 50       	subi	r18, 0x01	; 1
 332:	80 40       	sbci	r24, 0x00	; 0
 334:	90 40       	sbci	r25, 0x00	; 0
 336:	e1 f7       	brne	.-8      	; 0x330 <LCD_Init+0x4c>
 338:	00 c0       	rjmp	.+0      	; 0x33a <LCD_Init+0x56>
 33a:	00 00       	nop
 33c:	82 e0       	ldi	r24, 0x02	; 2
 33e:	0e 94 2a 01 	call	0x254	; 0x254 <LCD_WRITE_CMD>
 342:	83 e3       	ldi	r24, 0x33	; 51
 344:	0e 94 2a 01 	call	0x254	; 0x254 <LCD_WRITE_CMD>
 348:	82 e3       	ldi	r24, 0x32	; 50
 34a:	0e 94 2a 01 	call	0x254	; 0x254 <LCD_WRITE_CMD>
 34e:	88 e2       	ldi	r24, 0x28	; 40
 350:	0e 94 2a 01 	call	0x254	; 0x254 <LCD_WRITE_CMD>
 354:	8c e0       	ldi	r24, 0x0C	; 12
 356:	0e 94 2a 01 	call	0x254	; 0x254 <LCD_WRITE_CMD>
 35a:	81 e0       	ldi	r24, 0x01	; 1
 35c:	0e 94 2a 01 	call	0x254	; 0x254 <LCD_WRITE_CMD>
 360:	86 e0       	ldi	r24, 0x06	; 6
 362:	0e 94 2a 01 	call	0x254	; 0x254 <LCD_WRITE_CMD>
 366:	08 95       	ret

00000368 <LCD_WRITE_DTA>:
 368:	cf 93       	push	r28
 36a:	c8 2f       	mov	r28, r24
 36c:	41 e0       	ldi	r20, 0x01	; 1
 36e:	61 e0       	ldi	r22, 0x01	; 1
 370:	81 e0       	ldi	r24, 0x01	; 1
 372:	0e 94 b9 00 	call	0x172	; 0x172 <DIO_SetPin_State>
 376:	40 e0       	ldi	r20, 0x00	; 0
 378:	62 e0       	ldi	r22, 0x02	; 2
 37a:	81 e0       	ldi	r24, 0x01	; 1
 37c:	0e 94 b9 00 	call	0x172	; 0x172 <DIO_SetPin_State>
 380:	40 e0       	ldi	r20, 0x00	; 0
 382:	63 e0       	ldi	r22, 0x03	; 3
 384:	81 e0       	ldi	r24, 0x01	; 1
 386:	0e 94 b9 00 	call	0x172	; 0x172 <DIO_SetPin_State>
 38a:	8b b3       	in	r24, 0x1b	; 27
 38c:	9c 2f       	mov	r25, r28
 38e:	90 7f       	andi	r25, 0xF0	; 240
 390:	8f 70       	andi	r24, 0x0F	; 15
 392:	89 2b       	or	r24, r25
 394:	8b bb       	out	0x1b, r24	; 27
 396:	41 e0       	ldi	r20, 0x01	; 1
 398:	63 e0       	ldi	r22, 0x03	; 3
 39a:	81 e0       	ldi	r24, 0x01	; 1
 39c:	0e 94 b9 00 	call	0x172	; 0x172 <DIO_SetPin_State>
 3a0:	8f e9       	ldi	r24, 0x9F	; 159
 3a2:	9f e0       	ldi	r25, 0x0F	; 15
 3a4:	01 97       	sbiw	r24, 0x01	; 1
 3a6:	f1 f7       	brne	.-4      	; 0x3a4 <LCD_WRITE_DTA+0x3c>
 3a8:	00 c0       	rjmp	.+0      	; 0x3aa <LCD_WRITE_DTA+0x42>
 3aa:	00 00       	nop
 3ac:	40 e0       	ldi	r20, 0x00	; 0
 3ae:	63 e0       	ldi	r22, 0x03	; 3
 3b0:	81 e0       	ldi	r24, 0x01	; 1
 3b2:	0e 94 b9 00 	call	0x172	; 0x172 <DIO_SetPin_State>
 3b6:	2b b3       	in	r18, 0x1b	; 27
 3b8:	30 e1       	ldi	r19, 0x10	; 16
 3ba:	c3 9f       	mul	r28, r19
 3bc:	c0 01       	movw	r24, r0
 3be:	11 24       	eor	r1, r1
 3c0:	92 2f       	mov	r25, r18
 3c2:	9f 70       	andi	r25, 0x0F	; 15
 3c4:	89 2b       	or	r24, r25
 3c6:	8b bb       	out	0x1b, r24	; 27
 3c8:	41 e0       	ldi	r20, 0x01	; 1
 3ca:	63 e0       	ldi	r22, 0x03	; 3
 3cc:	81 e0       	ldi	r24, 0x01	; 1
 3ce:	0e 94 b9 00 	call	0x172	; 0x172 <DIO_SetPin_State>
 3d2:	8f e9       	ldi	r24, 0x9F	; 159
 3d4:	9f e0       	ldi	r25, 0x0F	; 15
 3d6:	01 97       	sbiw	r24, 0x01	; 1
 3d8:	f1 f7       	brne	.-4      	; 0x3d6 <LCD_WRITE_DTA+0x6e>
 3da:	00 c0       	rjmp	.+0      	; 0x3dc <LCD_WRITE_DTA+0x74>
 3dc:	00 00       	nop
 3de:	40 e0       	ldi	r20, 0x00	; 0
 3e0:	63 e0       	ldi	r22, 0x03	; 3
 3e2:	81 e0       	ldi	r24, 0x01	; 1
 3e4:	0e 94 b9 00 	call	0x172	; 0x172 <DIO_SetPin_State>
 3e8:	8f e3       	ldi	r24, 0x3F	; 63
 3ea:	9f e1       	ldi	r25, 0x1F	; 31
 3ec:	01 97       	sbiw	r24, 0x01	; 1
 3ee:	f1 f7       	brne	.-4      	; 0x3ec <LCD_WRITE_DTA+0x84>
 3f0:	00 c0       	rjmp	.+0      	; 0x3f2 <LCD_WRITE_DTA+0x8a>
 3f2:	00 00       	nop
 3f4:	cf 91       	pop	r28
 3f6:	08 95       	ret

000003f8 <LCD_WRITE_STR>:
 3f8:	cf 93       	push	r28
 3fa:	df 93       	push	r29
 3fc:	ec 01       	movw	r28, r24
 3fe:	88 81       	ld	r24, Y
 400:	88 23       	and	r24, r24
 402:	31 f0       	breq	.+12     	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
 404:	21 96       	adiw	r28, 0x01	; 1
 406:	0e 94 b4 01 	call	0x368	; 0x368 <LCD_WRITE_DTA>
 40a:	89 91       	ld	r24, Y+
 40c:	81 11       	cpse	r24, r1
 40e:	fb cf       	rjmp	.-10     	; 0x406 <__LOCK_REGION_LENGTH__+0x6>
 410:	df 91       	pop	r29
 412:	cf 91       	pop	r28
 414:	08 95       	ret

00000416 <LCD_CLEAR>:
void LCD_CLEAR(void)/*Clear data display on screen*/
{
	LCD_WRITE_CMD(0x01);
 416:	81 e0       	ldi	r24, 0x01	; 1
 418:	0e 94 2a 01 	call	0x254	; 0x254 <LCD_WRITE_CMD>
 41c:	08 95       	ret

0000041e <main>:
#include "SPI.h"

int main(void)
{
	uint8_t dataReceived;
	LCD_Init();
 41e:	0e 94 72 01 	call	0x2e4	; 0x2e4 <LCD_Init>
	LCD_CLEAR();
 422:	0e 94 0b 02 	call	0x416	; 0x416 <LCD_CLEAR>
	LED0_Initialize();
 426:	0e 94 7b 02 	call	0x4f6	; 0x4f6 <LED0_Initialize>
	LED1_Initialize();
 42a:	0e 94 8d 02 	call	0x51a	; 0x51a <LED1_Initialize>
	LED2_Initialize();
 42e:	0e 94 9f 02 	call	0x53e	; 0x53e <LED2_Initialize>
	SPI_Slave_Init();
 432:	0e 94 b1 02 	call	0x562	; 0x562 <SPI_Slave_Init>
	LCD_CLEAR();
 436:	0e 94 0b 02 	call	0x416	; 0x416 <LCD_CLEAR>
	LCD_WRITE_STR("Slave");
 43a:	80 e6       	ldi	r24, 0x60	; 96
 43c:	90 e0       	ldi	r25, 0x00	; 0
 43e:	0e 94 fc 01 	call	0x3f8	; 0x3f8 <LCD_WRITE_STR>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 442:	2f ef       	ldi	r18, 0xFF	; 255
 444:	83 ed       	ldi	r24, 0xD3	; 211
 446:	90 e3       	ldi	r25, 0x30	; 48
 448:	21 50       	subi	r18, 0x01	; 1
 44a:	80 40       	sbci	r24, 0x00	; 0
 44c:	90 40       	sbci	r25, 0x00	; 0
 44e:	e1 f7       	brne	.-8      	; 0x448 <main+0x2a>
 450:	00 c0       	rjmp	.+0      	; 0x452 <main+0x34>
 452:	00 00       	nop
	_delay_ms(1000);
	LCD_CLEAR();
 454:	0e 94 0b 02 	call	0x416	; 0x416 <LCD_CLEAR>
	
    while (1) 
    {
		dataReceived=SPI_Rx();
 458:	0e 94 b8 02 	call	0x570	; 0x570 <SPI_Rx>
 45c:	ef e3       	ldi	r30, 0x3F	; 63
 45e:	fc e9       	ldi	r31, 0x9C	; 156
 460:	31 97       	sbiw	r30, 0x01	; 1
 462:	f1 f7       	brne	.-4      	; 0x460 <main+0x42>
 464:	00 c0       	rjmp	.+0      	; 0x466 <main+0x48>
 466:	00 00       	nop
		_delay_ms(10);
		switch (dataReceived)
 468:	90 e0       	ldi	r25, 0x00	; 0
 46a:	fc 01       	movw	r30, r24
 46c:	31 97       	sbiw	r30, 0x01	; 1
 46e:	e7 30       	cpi	r30, 0x07	; 7
 470:	f1 05       	cpc	r31, r1
 472:	90 f7       	brcc	.-28     	; 0x458 <main+0x3a>
 474:	e6 5d       	subi	r30, 0xD6	; 214
 476:	ff 4f       	sbci	r31, 0xFF	; 255
 478:	0c 94 bc 02 	jmp	0x578	; 0x578 <__tablejump2__>
		{
			case 1:
			LCD_CLEAR();
 47c:	0e 94 0b 02 	call	0x416	; 0x416 <LCD_CLEAR>
			LCD_WRITE_STR("led0 on");
 480:	86 e6       	ldi	r24, 0x66	; 102
 482:	90 e0       	ldi	r25, 0x00	; 0
 484:	0e 94 fc 01 	call	0x3f8	; 0x3f8 <LCD_WRITE_STR>
			LED0_ON();
 488:	0e 94 81 02 	call	0x502	; 0x502 <LED0_ON>
			dataReceived=0;
			break;
 48c:	e5 cf       	rjmp	.-54     	; 0x458 <main+0x3a>
			
			case 2:
			LCD_CLEAR();
 48e:	0e 94 0b 02 	call	0x416	; 0x416 <LCD_CLEAR>
			LCD_WRITE_STR("led0 off");
 492:	8e e6       	ldi	r24, 0x6E	; 110
 494:	90 e0       	ldi	r25, 0x00	; 0
 496:	0e 94 fc 01 	call	0x3f8	; 0x3f8 <LCD_WRITE_STR>
			LED0_OFF();
 49a:	0e 94 87 02 	call	0x50e	; 0x50e <LED0_OFF>
			dataReceived=0;
			break;
 49e:	dc cf       	rjmp	.-72     	; 0x458 <main+0x3a>
			
			case 3:
			LCD_CLEAR();
 4a0:	0e 94 0b 02 	call	0x416	; 0x416 <LCD_CLEAR>
			LCD_WRITE_STR("led1 on");
 4a4:	87 e7       	ldi	r24, 0x77	; 119
 4a6:	90 e0       	ldi	r25, 0x00	; 0
 4a8:	0e 94 fc 01 	call	0x3f8	; 0x3f8 <LCD_WRITE_STR>
			LED1_ON();
 4ac:	0e 94 93 02 	call	0x526	; 0x526 <LED1_ON>
			dataReceived=0;
			break;
 4b0:	d3 cf       	rjmp	.-90     	; 0x458 <main+0x3a>
			
			case 4:
			LCD_CLEAR();
 4b2:	0e 94 0b 02 	call	0x416	; 0x416 <LCD_CLEAR>
			LCD_WRITE_STR("led1 off");
 4b6:	8f e7       	ldi	r24, 0x7F	; 127
 4b8:	90 e0       	ldi	r25, 0x00	; 0
 4ba:	0e 94 fc 01 	call	0x3f8	; 0x3f8 <LCD_WRITE_STR>
			LED1_OFF();
 4be:	0e 94 99 02 	call	0x532	; 0x532 <LED1_OFF>
			dataReceived=0;
			break;
 4c2:	ca cf       	rjmp	.-108    	; 0x458 <main+0x3a>
			
			case 5:
			LCD_CLEAR();
 4c4:	0e 94 0b 02 	call	0x416	; 0x416 <LCD_CLEAR>
			LCD_WRITE_STR("led2 on");
 4c8:	88 e8       	ldi	r24, 0x88	; 136
 4ca:	90 e0       	ldi	r25, 0x00	; 0
 4cc:	0e 94 fc 01 	call	0x3f8	; 0x3f8 <LCD_WRITE_STR>
			LED2_ON();
 4d0:	0e 94 a5 02 	call	0x54a	; 0x54a <LED2_ON>
			dataReceived=0;
			break;
 4d4:	c1 cf       	rjmp	.-126    	; 0x458 <main+0x3a>
			
			case 6:
			LCD_CLEAR();
 4d6:	0e 94 0b 02 	call	0x416	; 0x416 <LCD_CLEAR>
			LCD_WRITE_STR("led2 off");
 4da:	80 e9       	ldi	r24, 0x90	; 144
 4dc:	90 e0       	ldi	r25, 0x00	; 0
 4de:	0e 94 fc 01 	call	0x3f8	; 0x3f8 <LCD_WRITE_STR>
			LED2_OFF();
 4e2:	0e 94 ab 02 	call	0x556	; 0x556 <LED2_OFF>
			dataReceived=0;
			break;
 4e6:	b8 cf       	rjmp	.-144    	; 0x458 <main+0x3a>
			
			case 7:
			LCD_CLEAR();
 4e8:	0e 94 0b 02 	call	0x416	; 0x416 <LCD_CLEAR>
			LCD_WRITE_STR("invalid entry");
 4ec:	89 e9       	ldi	r24, 0x99	; 153
 4ee:	90 e0       	ldi	r25, 0x00	; 0
 4f0:	0e 94 fc 01 	call	0x3f8	; 0x3f8 <LCD_WRITE_STR>
			dataReceived=0;
			break;
 4f4:	b1 cf       	rjmp	.-158    	; 0x458 <main+0x3a>

000004f6 <LED0_Initialize>:
{
	DIO_SetPin_State(LED1_PRT, LED1, LED_LOW);
}
LED1_Toggle(void)
{
	DIO_TglPin_State(LED1_PRT, LED1);
 4f6:	41 e0       	ldi	r20, 0x01	; 1
 4f8:	62 e0       	ldi	r22, 0x02	; 2
 4fa:	82 e0       	ldi	r24, 0x02	; 2
 4fc:	0e 94 48 00 	call	0x90	; 0x90 <DIO_SetPin_Direction>
 500:	08 95       	ret

00000502 <LED0_ON>:
 502:	41 e0       	ldi	r20, 0x01	; 1
 504:	62 e0       	ldi	r22, 0x02	; 2
 506:	82 e0       	ldi	r24, 0x02	; 2
 508:	0e 94 b9 00 	call	0x172	; 0x172 <DIO_SetPin_State>
 50c:	08 95       	ret

0000050e <LED0_OFF>:
 50e:	40 e0       	ldi	r20, 0x00	; 0
 510:	62 e0       	ldi	r22, 0x02	; 2
 512:	82 e0       	ldi	r24, 0x02	; 2
 514:	0e 94 b9 00 	call	0x172	; 0x172 <DIO_SetPin_State>
 518:	08 95       	ret

0000051a <LED1_Initialize>:
 51a:	41 e0       	ldi	r20, 0x01	; 1
 51c:	67 e0       	ldi	r22, 0x07	; 7
 51e:	82 e0       	ldi	r24, 0x02	; 2
 520:	0e 94 48 00 	call	0x90	; 0x90 <DIO_SetPin_Direction>
 524:	08 95       	ret

00000526 <LED1_ON>:
 526:	41 e0       	ldi	r20, 0x01	; 1
 528:	67 e0       	ldi	r22, 0x07	; 7
 52a:	82 e0       	ldi	r24, 0x02	; 2
 52c:	0e 94 b9 00 	call	0x172	; 0x172 <DIO_SetPin_State>
 530:	08 95       	ret

00000532 <LED1_OFF>:
 532:	40 e0       	ldi	r20, 0x00	; 0
 534:	67 e0       	ldi	r22, 0x07	; 7
 536:	82 e0       	ldi	r24, 0x02	; 2
 538:	0e 94 b9 00 	call	0x172	; 0x172 <DIO_SetPin_State>
 53c:	08 95       	ret

0000053e <LED2_Initialize>:
}

LED2_Initialize(void)
{
	DIO_SetPin_Direction(LED2_DDR, LED2, LED_OUTPUT);
 53e:	41 e0       	ldi	r20, 0x01	; 1
 540:	63 e0       	ldi	r22, 0x03	; 3
 542:	83 e0       	ldi	r24, 0x03	; 3
 544:	0e 94 48 00 	call	0x90	; 0x90 <DIO_SetPin_Direction>
 548:	08 95       	ret

0000054a <LED2_ON>:
}

LED2_ON(void)
{
	DIO_SetPin_State(LED2_PRT, LED2, LED_HIGH);
 54a:	41 e0       	ldi	r20, 0x01	; 1
 54c:	63 e0       	ldi	r22, 0x03	; 3
 54e:	83 e0       	ldi	r24, 0x03	; 3
 550:	0e 94 b9 00 	call	0x172	; 0x172 <DIO_SetPin_State>
 554:	08 95       	ret

00000556 <LED2_OFF>:
}
LED2_OFF(void)
{
	DIO_SetPin_State(LED2_PRT, LED2, LED_LOW);
 556:	40 e0       	ldi	r20, 0x00	; 0
 558:	63 e0       	ldi	r22, 0x03	; 3
 55a:	83 e0       	ldi	r24, 0x03	; 3
 55c:	0e 94 b9 00 	call	0x172	; 0x172 <DIO_SetPin_State>
 560:	08 95       	ret

00000562 <SPI_Slave_Init>:

void SPI_Tx(uint8_t data){
	
	SPDR=data; //insert data in data register to be transmitted
	while(GET_BIT(SPSR,SPIF) !=1 ); //wait till data is transmitted, SPIF flag =1 when transfer is complete
}
 562:	bd 98       	cbi	0x17, 5	; 23
 564:	be 9a       	sbi	0x17, 6	; 23
 566:	bf 98       	cbi	0x17, 7	; 23
 568:	bc 98       	cbi	0x17, 4	; 23
 56a:	83 e4       	ldi	r24, 0x43	; 67
 56c:	8d b9       	out	0x0d, r24	; 13
 56e:	08 95       	ret

00000570 <SPI_Rx>:
uint8_t  SPI_Rx(void){
	
	uint8_t data;
	while(GET_BIT(SPSR,SPIF) !=1 ); //wait till all data in transferred
 570:	77 9b       	sbis	0x0e, 7	; 14
 572:	fe cf       	rjmp	.-4      	; 0x570 <SPI_Rx>
	data=SPDR;                      //data is received in SPDR (data register)
 574:	8f b1       	in	r24, 0x0f	; 15
	return data;                    //return the data
	
}
 576:	08 95       	ret

00000578 <__tablejump2__>:
 578:	ee 0f       	add	r30, r30
 57a:	ff 1f       	adc	r31, r31
 57c:	05 90       	lpm	r0, Z+
 57e:	f4 91       	lpm	r31, Z
 580:	e0 2d       	mov	r30, r0
 582:	09 94       	ijmp

00000584 <_exit>:
 584:	f8 94       	cli

00000586 <__stop_program>:
 586:	ff cf       	rjmp	.-2      	; 0x586 <__stop_program>
