// Seed: 1718131421
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_8;
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input tri1 id_4,
    input wand id_5,
    input supply1 id_6,
    output tri1 id_7,
    output wire id_8,
    output wor id_9,
    input supply0 id_10,
    input wire id_11,
    output wor id_12,
    input supply0 id_13,
    input supply1 id_14,
    output tri id_15
);
  wire id_17;
  wire id_18;
  module_0(
      id_18, id_17, id_18, id_18, id_18, id_17, id_18
  );
endmodule
