Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 25 01:42:21 2025
| Host         : clucktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     56          
TIMING-18  Warning           Missing input or output delay   21          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (344)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (133)
5. checking no_input_delay (5)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (344)
--------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ff1/temp_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff14/temp_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff0/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff1/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff2/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff3/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ff4/ff4/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (133)
--------------------------------------------------
 There are 133 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.791        0.000                      0                  143        0.236        0.000                      0                  143        4.500        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.791        0.000                      0                  143        0.236        0.000                      0                  143        4.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.791ns  (required time - arrival time)
  Source:                 ff14/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.606ns (49.236%)  route 0.625ns (50.764%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 10.028 - 5.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.724     5.327    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  ff14/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  ff14/temp_reg/Q
                         net (fo=10, routed)          0.625     6.407    ff0/CLK
    SLICE_X2Y93          LUT5 (Prop_lut5_I0_O)        0.150     6.557 r  ff0/CLK_VAR_HZ_SWITCHABLE_OUT_i_1/O
                         net (fo=1, routed)           0.000     6.557    ff0/CLK_VAR_HZ_SWITCHABLE_OUT_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.605    10.028    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.287    
                         clock uncertainty           -0.035    10.251    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.097    10.348    ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg
  -------------------------------------------------------------------
                         required time                         10.348    
                         arrival time                          -6.557    
  -------------------------------------------------------------------
                         slack                                  3.791    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 ff1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 1.387ns (36.344%)  route 2.429ns (63.656%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.722     5.325    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  ff1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  ff1/count_reg[3]/Q
                         net (fo=2, routed)           0.826     6.606    ff1/count_reg[3]
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.124     6.730 r  ff1/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.730    ff1/count0_carry_i_3_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.263 r  ff1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.263    ff1/count0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.380 r  ff1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.380    ff1/count0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.537 r  ff1/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.604     9.141    ff1/clear
    SLICE_X3Y88          FDRE                                         r  ff1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.602    15.025    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  ff1/count_reg[0]/C
                         clock pessimism              0.300    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.637    14.652    ff1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 ff1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 1.387ns (36.344%)  route 2.429ns (63.656%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.722     5.325    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  ff1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  ff1/count_reg[3]/Q
                         net (fo=2, routed)           0.826     6.606    ff1/count_reg[3]
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.124     6.730 r  ff1/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.730    ff1/count0_carry_i_3_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.263 r  ff1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.263    ff1/count0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.380 r  ff1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.380    ff1/count0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.537 r  ff1/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.604     9.141    ff1/clear
    SLICE_X3Y88          FDRE                                         r  ff1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.602    15.025    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  ff1/count_reg[1]/C
                         clock pessimism              0.300    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.637    14.652    ff1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 ff1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 1.387ns (36.344%)  route 2.429ns (63.656%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.722     5.325    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  ff1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  ff1/count_reg[3]/Q
                         net (fo=2, routed)           0.826     6.606    ff1/count_reg[3]
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.124     6.730 r  ff1/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.730    ff1/count0_carry_i_3_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.263 r  ff1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.263    ff1/count0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.380 r  ff1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.380    ff1/count0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.537 r  ff1/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.604     9.141    ff1/clear
    SLICE_X3Y88          FDRE                                         r  ff1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.602    15.025    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  ff1/count_reg[2]/C
                         clock pessimism              0.300    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.637    14.652    ff1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 ff1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 1.387ns (36.344%)  route 2.429ns (63.656%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.722     5.325    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  ff1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  ff1/count_reg[3]/Q
                         net (fo=2, routed)           0.826     6.606    ff1/count_reg[3]
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.124     6.730 r  ff1/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.730    ff1/count0_carry_i_3_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.263 r  ff1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.263    ff1/count0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.380 r  ff1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.380    ff1/count0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.537 r  ff1/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.604     9.141    ff1/clear
    SLICE_X3Y88          FDRE                                         r  ff1/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.602    15.025    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  ff1/count_reg[3]/C
                         clock pessimism              0.300    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.637    14.652    ff1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 ff1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 1.387ns (36.817%)  route 2.380ns (63.183%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.722     5.325    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  ff1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  ff1/count_reg[3]/Q
                         net (fo=2, routed)           0.826     6.606    ff1/count_reg[3]
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.124     6.730 r  ff1/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.730    ff1/count0_carry_i_3_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.263 r  ff1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.263    ff1/count0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.380 r  ff1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.380    ff1/count0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.537 r  ff1/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.555     9.092    ff1/clear
    SLICE_X3Y89          FDRE                                         r  ff1/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.603    15.026    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  ff1/count_reg[4]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.637    14.628    ff1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 ff1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 1.387ns (36.817%)  route 2.380ns (63.183%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.722     5.325    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  ff1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  ff1/count_reg[3]/Q
                         net (fo=2, routed)           0.826     6.606    ff1/count_reg[3]
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.124     6.730 r  ff1/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.730    ff1/count0_carry_i_3_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.263 r  ff1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.263    ff1/count0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.380 r  ff1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.380    ff1/count0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.537 r  ff1/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.555     9.092    ff1/clear
    SLICE_X3Y89          FDRE                                         r  ff1/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.603    15.026    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  ff1/count_reg[5]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.637    14.628    ff1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 ff1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 1.387ns (36.817%)  route 2.380ns (63.183%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.722     5.325    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  ff1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  ff1/count_reg[3]/Q
                         net (fo=2, routed)           0.826     6.606    ff1/count_reg[3]
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.124     6.730 r  ff1/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.730    ff1/count0_carry_i_3_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.263 r  ff1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.263    ff1/count0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.380 r  ff1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.380    ff1/count0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.537 r  ff1/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.555     9.092    ff1/clear
    SLICE_X3Y89          FDRE                                         r  ff1/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.603    15.026    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  ff1/count_reg[6]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.637    14.628    ff1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 ff1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 1.387ns (36.817%)  route 2.380ns (63.183%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.722     5.325    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  ff1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  ff1/count_reg[3]/Q
                         net (fo=2, routed)           0.826     6.606    ff1/count_reg[3]
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.124     6.730 r  ff1/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.730    ff1/count0_carry_i_3_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.263 r  ff1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.263    ff1/count0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.380 r  ff1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.380    ff1/count0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.537 r  ff1/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.555     9.092    ff1/clear
    SLICE_X3Y89          FDRE                                         r  ff1/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.603    15.026    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  ff1/count_reg[7]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.637    14.628    ff1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 ff1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 1.387ns (37.832%)  route 2.279ns (62.168%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.722     5.325    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  ff1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  ff1/count_reg[3]/Q
                         net (fo=2, routed)           0.826     6.606    ff1/count_reg[3]
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.124     6.730 r  ff1/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.730    ff1/count0_carry_i_3_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.263 r  ff1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.263    ff1/count0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.380 r  ff1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.380    ff1/count0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.537 r  ff1/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.454     8.991    ff1/clear
    SLICE_X3Y90          FDRE                                         r  ff1/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.603    15.026    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  ff1/count_reg[10]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y90          FDRE (Setup_fdre_C_R)       -0.637    14.628    ff1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  5.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ff0/last_triggers_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.361ns  (logic 0.212ns (58.677%)  route 0.149ns (41.323%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns = ( 7.011 - 5.000 ) 
    Source Clock Delay      (SCD):    1.494ns = ( 6.494 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.575     6.494    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  ff0/last_triggers_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.167     6.661 r  ff0/last_triggers_reg[1]/Q
                         net (fo=2, routed)           0.149     6.811    ff0/last_triggers__0[1]
    SLICE_X8Y94          LUT5 (Prop_lut5_I4_O)        0.045     6.856 r  ff0/last_triggers[1]_i_1/O
                         net (fo=1, routed)           0.000     6.856    ff0/last_triggers[1]_i_1_n_0
    SLICE_X8Y94          FDRE                                         r  ff0/last_triggers_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.846     7.011    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  ff0/last_triggers_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.494    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.125     6.619    ff0/last_triggers_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.619    
                         arrival time                           6.856    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ff1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.603     1.522    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  ff1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ff1/count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.781    ff1/count_reg[15]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  ff1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    ff1/count_reg[12]_i_1_n_4
    SLICE_X3Y91          FDRE                                         r  ff1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.876     2.041    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  ff1/count_reg[15]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    ff1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ff0/clk_cycle_count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/clk_cycle_count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.747%)  route 0.175ns (45.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns = ( 7.011 - 5.000 ) 
    Source Clock Delay      (SCD):    1.494ns = ( 6.494 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.575     6.494    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  ff0/clk_cycle_count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.167     6.661 r  ff0/clk_cycle_count_reg[0]/Q
                         net (fo=3, routed)           0.175     6.837    ff0/clk_cycle_count_reg_n_0_[0]
    SLICE_X8Y94          LUT6 (Prop_lut6_I5_O)        0.045     6.882 r  ff0/clk_cycle_count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.882    ff0/clk_cycle_count[0]_i_1_n_0
    SLICE_X8Y94          FDRE                                         r  ff0/clk_cycle_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.846     7.011    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  ff0/clk_cycle_count_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.494    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.124     6.618    ff0/clk_cycle_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.618    
                         arrival time                           6.882    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ff1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.603     1.522    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  ff1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ff1/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.783    ff1/count_reg[11]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  ff1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    ff1/count_reg[8]_i_1_n_4
    SLICE_X3Y90          FDRE                                         r  ff1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.876     2.041    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  ff1/count_reg[11]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    ff1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ff1/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.603     1.522    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  ff1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ff1/count_reg[19]/Q
                         net (fo=2, routed)           0.120     1.784    ff1/count_reg[19]
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  ff1/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    ff1/count_reg[16]_i_1_n_4
    SLICE_X3Y92          FDRE                                         r  ff1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.876     2.041    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  ff1/count_reg[19]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.105     1.627    ff1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ff1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.602     1.521    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  ff1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ff1/count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.783    ff1/count_reg[7]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  ff1/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    ff1/count_reg[4]_i_1_n_4
    SLICE_X3Y89          FDRE                                         r  ff1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.875     2.040    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  ff1/count_reg[7]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    ff1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ff1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.602     1.521    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  ff1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ff1/count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.783    ff1/count_reg[3]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  ff1/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    ff1/count_reg[0]_i_1_n_4
    SLICE_X3Y88          FDRE                                         r  ff1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.875     2.040    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  ff1/count_reg[3]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    ff1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ff1/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.604     1.523    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  ff1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ff1/count_reg[23]/Q
                         net (fo=2, routed)           0.120     1.785    ff1/count_reg[23]
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  ff1/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    ff1/count_reg[20]_i_1_n_4
    SLICE_X3Y93          FDRE                                         r  ff1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.877     2.042    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  ff1/count_reg[23]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.105     1.628    ff1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ff1/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.604     1.523    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  ff1/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ff1/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.785    ff1/count_reg[27]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  ff1/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    ff1/count_reg[24]_i_1_n_4
    SLICE_X3Y94          FDRE                                         r  ff1/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.877     2.042    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  ff1/count_reg[27]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.105     1.628    ff1/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ff1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.603     1.522    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  ff1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ff1/count_reg[12]/Q
                         net (fo=2, routed)           0.116     1.780    ff1/count_reg[12]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.895 r  ff1/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.895    ff1/count_reg[12]_i_1_n_7
    SLICE_X3Y91          FDRE                                         r  ff1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.876     2.041    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  ff1/count_reg[12]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    ff1/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y93     ff0/DOTIEY_COUNTDOWN_EN_OUT_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y94     ff0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y93     ff0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y94     ff0/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y92     ff0/REACTION_TIME_COUNT_EN_OUT_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     ff0/DOTIEY_COUNTDOWN_EN_OUT_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     ff0/DOTIEY_COUNTDOWN_EN_OUT_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     ff0/DOTIEY_COUNTDOWN_EN_OUT_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     ff0/DOTIEY_COUNTDOWN_EN_OUT_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff3/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.717ns  (logic 4.432ns (45.606%)  route 5.285ns (54.394%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE                         0.000     0.000 r  ff3/count_reg[1]/C
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ff3/count_reg[1]/Q
                         net (fo=32, routed)          1.021     1.440    ff3/count_reg[2]_0[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I0_O)        0.293     1.733 r  ff3/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.264     5.997    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.720     9.717 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.717    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.685ns  (logic 4.507ns (51.896%)  route 4.178ns (48.104%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE                         0.000     0.000 r  ff3/count_reg[1]/C
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ff3/count_reg[1]/Q
                         net (fo=32, routed)          1.035     1.454    ff3/count_reg[2]_0[1]
    SLICE_X0Y95          LUT3 (Prop_lut3_I0_O)        0.327     1.781 r  ff3/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.143     4.924    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.761     8.685 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.685    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.482ns  (logic 5.020ns (59.182%)  route 3.462ns (40.818%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=9, routed)           3.462     4.930    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     8.482 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.482    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.479ns  (logic 4.292ns (50.624%)  route 4.187ns (49.376%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE                         0.000     0.000 r  ff3/count_reg[1]/C
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ff3/count_reg[1]/Q
                         net (fo=32, routed)          1.035     1.454    ff3/count_reg[2]_0[1]
    SLICE_X0Y95          LUT3 (Prop_lut3_I0_O)        0.299     1.753 r  ff3/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.151     4.905    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     8.479 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.479    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.210ns  (logic 4.997ns (60.867%)  route 3.213ns (39.133%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTNC_IBUF_inst/O
                         net (fo=13, routed)          3.213     4.689    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     8.210 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.210    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.997ns  (logic 4.500ns (56.271%)  route 3.497ns (43.729%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE                         0.000     0.000 r  ff3/count_reg[1]/C
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ff3/count_reg[1]/Q
                         net (fo=32, routed)          1.368     1.787    ff3/count_reg[2]_0[1]
    SLICE_X0Y97          LUT3 (Prop_lut3_I0_O)        0.327     2.114 r  ff3/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.129     4.243    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754     7.997 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.997    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.790ns  (logic 4.270ns (54.811%)  route 3.520ns (45.189%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE                         0.000     0.000 r  ff3/count_reg[1]/C
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ff3/count_reg[1]/Q
                         net (fo=32, routed)          1.021     1.440    ff3/count_reg[2]_0[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I1_O)        0.299     1.739 r  ff3/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.499     4.238    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552     7.790 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.790    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.785ns  (logic 5.032ns (64.631%)  route 2.754ns (35.369%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  BTND_IBUF_inst/O
                         net (fo=4, routed)           2.754     4.234    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552     7.785 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.785    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.606ns  (logic 4.498ns (59.140%)  route 3.108ns (40.860%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE                         0.000     0.000 r  ff3/count_reg[1]/C
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ff3/count_reg[1]/Q
                         net (fo=32, routed)          1.042     1.461    ff3/count_reg[2]_0[1]
    SLICE_X0Y95          LUT3 (Prop_lut3_I0_O)        0.327     1.788 r  ff3/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.065     3.854    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.752     7.606 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.606    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.475ns  (logic 4.254ns (56.906%)  route 3.221ns (43.094%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE                         0.000     0.000 r  ff3/count_reg[1]/C
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ff3/count_reg[1]/Q
                         net (fo=32, routed)          1.368     1.787    ff3/count_reg[2]_0[1]
    SLICE_X0Y97          LUT3 (Prop_lut3_I1_O)        0.299     2.086 r  ff3/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.853     3.939    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     7.475 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.475    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff4/ff2/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff2/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE                         0.000     0.000 r  ff4/ff2/tick_reg__0/C
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff4/ff2/tick_reg__0/Q
                         net (fo=1, routed)           0.087     0.228    ff4/ff2/tick_reg__0_n_0
    SLICE_X6Y96          LUT2 (Prop_lut2_I0_O)        0.045     0.273 r  ff4/ff2/tick_i_1__1/O
                         net (fo=1, routed)           0.000     0.273    ff4/ff2/tick_i_1__1_n_0
    SLICE_X6Y96          FDRE                                         r  ff4/ff2/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff1/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (64.969%)  route 0.100ns (35.031%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE                         0.000     0.000 r  ff4/ff1/count_reg[3]/C
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff4/ff1/count_reg[3]/Q
                         net (fo=6, routed)           0.100     0.241    ff4/ff1/Q[3]
    SLICE_X5Y97          LUT6 (Prop_lut6_I3_O)        0.045     0.286 r  ff4/ff1/tick__0_i_1__0/O
                         net (fo=1, routed)           0.000     0.286    ff4/ff1/tick__0_i_1__0_n_0
    SLICE_X5Y97          FDRE                                         r  ff4/ff1/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff1/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE                         0.000     0.000 r  ff4/ff1/tick_reg__0/C
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff4/ff1/tick_reg__0/Q
                         net (fo=1, routed)           0.102     0.243    ff4/ff1/tick_reg__0_n_0
    SLICE_X6Y97          LUT2 (Prop_lut2_I0_O)        0.045     0.288 r  ff4/ff1/tick_i_1__0/O
                         net (fo=1, routed)           0.000     0.288    ff4/ff1/tick_i_1__0_n_0
    SLICE_X6Y97          FDRE                                         r  ff4/ff1/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff3/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff3/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE                         0.000     0.000 r  ff4/ff3/tick_reg__0/C
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ff4/ff3/tick_reg__0/Q
                         net (fo=1, routed)           0.082     0.246    ff4/ff3/tick_reg__0_n_0
    SLICE_X7Y95          LUT2 (Prop_lut2_I0_O)        0.045     0.291 r  ff4/ff3/tick_i_1__2/O
                         net (fo=1, routed)           0.000     0.291    ff4/ff3/tick_i_1__2_n_0
    SLICE_X7Y95          FDRE                                         r  ff4/ff3/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff13/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff13/current_rand_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.149%)  route 0.171ns (54.851%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE                         0.000     0.000 r  ff13/current_rand_reg[4]/C
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[4]/Q
                         net (fo=3, routed)           0.171     0.312    ff13/Q[4]
    SLICE_X5Y91          FDRE                                         r  ff13/current_rand_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff13/current_rand_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff13/current_rand_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.246ns (76.655%)  route 0.075ns (23.345%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE                         0.000     0.000 r  ff13/current_rand_reg[5]/C
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  ff13/current_rand_reg[5]/Q
                         net (fo=3, routed)           0.075     0.223    ff13/Q[5]
    SLICE_X6Y90          LUT4 (Prop_lut4_I0_O)        0.098     0.321 r  ff13/p_0_out/O
                         net (fo=1, routed)           0.000     0.321    ff13/p_0_out__0[7]
    SLICE_X6Y90          FDRE                                         r  ff13/current_rand_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff3/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff3/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.191ns (58.636%)  route 0.135ns (41.364%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE                         0.000     0.000 r  ff4/ff3/tick_reg/C
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ff4/ff3/tick_reg/Q
                         net (fo=9, routed)           0.135     0.281    ff4/ff3/tick_3
    SLICE_X6Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.326 r  ff4/ff3/tick__0_i_1__2/O
                         net (fo=1, routed)           0.000     0.326    ff4/ff3/tick__0_i_1__2_n_0
    SLICE_X6Y95          FDRE                                         r  ff4/ff3/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff2/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff2/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.212ns (64.344%)  route 0.117ns (35.656%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE                         0.000     0.000 r  ff4/ff2/tick_reg/C
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ff4/ff2/tick_reg/Q
                         net (fo=9, routed)           0.117     0.284    ff4/ff2/tick_2
    SLICE_X7Y96          LUT6 (Prop_lut6_I5_O)        0.045     0.329 r  ff4/ff2/tick__0_i_1__1/O
                         net (fo=1, routed)           0.000     0.329    ff4/ff2/tick__0_i_1__1_n_0
    SLICE_X7Y96          FDRE                                         r  ff4/ff2/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff9/count_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ff9/TIMER_FINISHED_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.179%)  route 0.145ns (43.821%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDPE                         0.000     0.000 r  ff9/count_reg[1]/C
    SLICE_X3Y97          FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  ff9/count_reg[1]/Q
                         net (fo=6, routed)           0.145     0.286    ff9/count_reg[1]
    SLICE_X3Y96          LUT6 (Prop_lut6_I1_O)        0.045     0.331 r  ff9/TIMER_FINISHED_i_1/O
                         net (fo=1, routed)           0.000     0.331    ff9/TIMER_FINISHED_i_1_n_0
    SLICE_X3Y96          FDCE                                         r  ff9/TIMER_FINISHED_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff13/current_rand_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff13/current_rand_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.141ns (41.567%)  route 0.198ns (58.433%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE                         0.000     0.000 r  ff13/current_rand_reg[2]/C
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[2]/Q
                         net (fo=2, routed)           0.198     0.339    ff13/Q[2]
    SLICE_X5Y90          FDRE                                         r  ff13/current_rand_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            87 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff0/FSM_sequential_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.375ns  (logic 4.426ns (52.843%)  route 3.949ns (47.157%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.724    10.327    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  ff0/FSM_sequential_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.524    10.851 r  ff0/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.265    12.116    ff0/state__0[0]
    SLICE_X6Y92          LUT3 (Prop_lut3_I2_O)        0.150    12.266 r  ff0/LED_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.684    14.950    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.752    18.702 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    18.702    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/FSM_sequential_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.147ns  (logic 4.203ns (51.591%)  route 3.944ns (48.409%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.724    10.327    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  ff0/FSM_sequential_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.524    10.851 f  ff0/FSM_sequential_state_reg[2]/Q
                         net (fo=26, routed)          1.193    12.044    ff0/state__0[2]
    SLICE_X0Y93          LUT3 (Prop_lut3_I2_O)        0.124    12.168 r  ff0/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.751    14.919    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    18.474 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    18.474    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/FSM_sequential_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.761ns  (logic 4.202ns (54.143%)  route 3.559ns (45.857%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.724    10.327    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  ff0/FSM_sequential_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.524    10.851 r  ff0/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.039    11.890    ff0/state__0[0]
    SLICE_X2Y93          LUT3 (Prop_lut3_I1_O)        0.124    12.014 r  ff0/LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.520    14.534    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554    18.088 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    18.088    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/TEMP_OUT_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.363ns  (logic 3.990ns (62.711%)  route 2.373ns (37.289%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.723    10.326    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  ff0/TEMP_OUT_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.459    10.785 r  ff0/TEMP_OUT_reg[4]/Q
                         net (fo=1, routed)           2.373    13.157    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.531    16.689 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000    16.689    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.516ns  (logic 1.089ns (24.115%)  route 3.427ns (75.885%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725    10.328    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.459    10.787 r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/Q
                         net (fo=8, routed)           1.131    11.918    ff3/Q[1]
    SLICE_X1Y96          LUT5 (Prop_lut5_I0_O)        0.152    12.070 r  ff3/g0_b0_i_7/O
                         net (fo=2, routed)           0.615    12.685    ff0/g0_b0_4
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.326    13.011 r  ff0/g0_b0_i_4/O
                         net (fo=8, routed)           1.019    14.030    ff0/SEG_OUT[3]
    SLICE_X1Y95          LUT5 (Prop_lut5_I3_O)        0.152    14.182 r  ff0/g0_b0/O
                         net (fo=1, routed)           0.661    14.844    ff12/ff1/D[0]
    SLICE_X1Y95          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.500ns  (logic 1.089ns (24.198%)  route 3.411ns (75.802%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725    10.328    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.459    10.787 r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/Q
                         net (fo=8, routed)           1.131    11.918    ff3/Q[1]
    SLICE_X1Y96          LUT5 (Prop_lut5_I0_O)        0.152    12.070 r  ff3/g0_b0_i_7/O
                         net (fo=2, routed)           0.615    12.685    ff0/g0_b0_4
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.326    13.011 r  ff0/g0_b0_i_4/O
                         net (fo=8, routed)           1.021    14.032    ff0/SEG_OUT[3]
    SLICE_X1Y95          LUT5 (Prop_lut5_I3_O)        0.152    14.184 r  ff0/g0_b3/O
                         net (fo=1, routed)           0.644    14.828    ff12/ff1/D[3]
    SLICE_X1Y96          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.406ns  (logic 1.091ns (24.763%)  route 3.315ns (75.237%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725    10.328    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.459    10.787 r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/Q
                         net (fo=8, routed)           1.131    11.918    ff3/Q[1]
    SLICE_X1Y96          LUT5 (Prop_lut5_I0_O)        0.152    12.070 r  ff3/g0_b0_i_7/O
                         net (fo=2, routed)           0.615    12.685    ff0/g0_b0_4
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.326    13.011 r  ff0/g0_b0_i_4/O
                         net (fo=8, routed)           0.798    13.809    ff0/SEG_OUT[3]
    SLICE_X1Y95          LUT5 (Prop_lut5_I3_O)        0.154    13.963 r  ff0/g0_b5/O
                         net (fo=1, routed)           0.771    14.734    ff12/ff1/D[5]
    SLICE_X1Y95          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.369ns  (logic 1.061ns (24.287%)  route 3.308ns (75.713%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725    10.328    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.459    10.787 r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/Q
                         net (fo=8, routed)           1.131    11.918    ff3/Q[1]
    SLICE_X1Y96          LUT5 (Prop_lut5_I0_O)        0.152    12.070 r  ff3/g0_b0_i_7/O
                         net (fo=2, routed)           0.615    12.685    ff0/g0_b0_4
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.326    13.011 r  ff0/g0_b0_i_4/O
                         net (fo=8, routed)           0.798    13.809    ff0/SEG_OUT[3]
    SLICE_X1Y95          LUT5 (Prop_lut5_I3_O)        0.124    13.933 r  ff0/g0_b4/O
                         net (fo=1, routed)           0.764    14.696    ff12/ff1/D[4]
    SLICE_X1Y95          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.343ns  (logic 1.061ns (24.431%)  route 3.282ns (75.569%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725    10.328    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.459    10.787 r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/Q
                         net (fo=8, routed)           1.131    11.918    ff3/Q[1]
    SLICE_X1Y96          LUT5 (Prop_lut5_I0_O)        0.152    12.070 r  ff3/g0_b0_i_7/O
                         net (fo=2, routed)           0.615    12.685    ff0/g0_b0_4
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.326    13.011 r  ff0/g0_b0_i_4/O
                         net (fo=8, routed)           1.021    14.032    ff0/SEG_OUT[3]
    SLICE_X1Y95          LUT5 (Prop_lut5_I3_O)        0.124    14.156 r  ff0/g0_b2/O
                         net (fo=1, routed)           0.514    14.670    ff12/ff1/D[2]
    SLICE_X1Y96          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.205ns  (logic 1.061ns (25.232%)  route 3.144ns (74.768%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725    10.328    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.459    10.787 r  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/Q
                         net (fo=8, routed)           1.131    11.918    ff3/Q[1]
    SLICE_X1Y96          LUT5 (Prop_lut5_I0_O)        0.152    12.070 r  ff3/g0_b0_i_7/O
                         net (fo=2, routed)           0.615    12.685    ff0/g0_b0_4
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.326    13.011 r  ff0/g0_b0_i_4/O
                         net (fo=8, routed)           1.019    14.030    ff0/SEG_OUT[3]
    SLICE_X1Y95          LUT5 (Prop_lut5_I3_O)        0.124    14.154 r  ff0/g0_b1/O
                         net (fo=1, routed)           0.378    14.533    ff12/ff1/D[1]
    SLICE_X1Y95          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff4/ff4/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.146ns (45.434%)  route 0.175ns (54.566%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.604     6.523    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.146     6.669 f  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/Q
                         net (fo=30, routed)          0.175     6.845    ff4/ff4/AR[0]
    SLICE_X2Y94          FDCE                                         f  ff4/ff4/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff4/ff4/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.146ns (45.434%)  route 0.175ns (54.566%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.604     6.523    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.146     6.669 f  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/Q
                         net (fo=30, routed)          0.175     6.845    ff4/ff4/AR[0]
    SLICE_X2Y94          FDCE                                         f  ff4/ff4/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff4/ff4/count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.146ns (45.434%)  route 0.175ns (54.566%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.604     6.523    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.146     6.669 f  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/Q
                         net (fo=30, routed)          0.175     6.845    ff4/ff4/AR[0]
    SLICE_X2Y94          FDCE                                         f  ff4/ff4/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff4/ff4/count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.146ns (45.434%)  route 0.175ns (54.566%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.604     6.523    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.146     6.669 f  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/Q
                         net (fo=30, routed)          0.175     6.845    ff4/ff4/AR[0]
    SLICE_X2Y94          FDCE                                         f  ff4/ff4/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff4/ff4/count_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.146ns (45.434%)  route 0.175ns (54.566%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.604     6.523    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.146     6.669 f  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/Q
                         net (fo=30, routed)          0.175     6.845    ff4/ff4/AR[0]
    SLICE_X2Y94          FDCE                                         f  ff4/ff4/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff4/ff0/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.146ns (37.479%)  route 0.244ns (62.521%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.604     6.523    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.146     6.669 f  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/Q
                         net (fo=30, routed)          0.244     6.913    ff4/ff0/AR[0]
    SLICE_X5Y95          FDCE                                         f  ff4/ff0/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff4/ff0/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.146ns (37.479%)  route 0.244ns (62.521%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.604     6.523    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.146     6.669 f  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/Q
                         net (fo=30, routed)          0.244     6.913    ff4/ff0/AR[0]
    SLICE_X5Y95          FDCE                                         f  ff4/ff0/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff4/ff0/count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.146ns (37.479%)  route 0.244ns (62.521%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.604     6.523    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.146     6.669 f  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/Q
                         net (fo=30, routed)          0.244     6.913    ff4/ff0/AR[0]
    SLICE_X5Y95          FDCE                                         f  ff4/ff0/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff4/ff0/count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.146ns (37.479%)  route 0.244ns (62.521%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.604     6.523    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.146     6.669 f  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/Q
                         net (fo=30, routed)          0.244     6.913    ff4/ff0/AR[0]
    SLICE_X5Y95          FDCE                                         f  ff4/ff0/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff4/ff0/count_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.146ns (37.479%)  route 0.244ns (62.521%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.604     6.523    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.146     6.669 f  ff0/REACTION_TIME_COUNT_RSET_OUT_reg/Q
                         net (fo=30, routed)          0.244     6.913    ff4/ff0/AR[0]
    SLICE_X5Y95          FDCE                                         f  ff4/ff0/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            ff0/last_triggers_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.344ns  (logic 1.867ns (29.437%)  route 4.476ns (70.563%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=9, routed)           2.732     4.199    ff0/LED_OBUF[2]
    SLICE_X6Y94          LUT6 (Prop_lut6_I4_O)        0.124     4.323 r  ff0/FSM_sequential_state[2]_i_9/O
                         net (fo=1, routed)           0.427     4.750    ff0/FSM_sequential_state[2]_i_9_n_0
    SLICE_X6Y93          LUT2 (Prop_lut2_I0_O)        0.124     4.874 r  ff0/FSM_sequential_state[2]_i_6/O
                         net (fo=7, routed)           0.824     5.698    ff0/FSM_sequential_state[2]_i_6_n_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.152     5.850 r  ff0/last_triggers[5]_i_1/O
                         net (fo=5, routed)           0.494     6.344    ff0/last_triggers
    SLICE_X5Y92          FDRE                                         r  ff0/last_triggers_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.602    10.025    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  ff0/last_triggers_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            ff0/last_triggers_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.344ns  (logic 1.867ns (29.437%)  route 4.476ns (70.563%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=9, routed)           2.732     4.199    ff0/LED_OBUF[2]
    SLICE_X6Y94          LUT6 (Prop_lut6_I4_O)        0.124     4.323 r  ff0/FSM_sequential_state[2]_i_9/O
                         net (fo=1, routed)           0.427     4.750    ff0/FSM_sequential_state[2]_i_9_n_0
    SLICE_X6Y93          LUT2 (Prop_lut2_I0_O)        0.124     4.874 r  ff0/FSM_sequential_state[2]_i_6/O
                         net (fo=7, routed)           0.824     5.698    ff0/FSM_sequential_state[2]_i_6_n_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.152     5.850 r  ff0/last_triggers[5]_i_1/O
                         net (fo=5, routed)           0.494     6.344    ff0/last_triggers
    SLICE_X5Y92          FDRE                                         r  ff0/last_triggers_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.602    10.025    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  ff0/last_triggers_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            ff0/last_triggers_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.344ns  (logic 1.867ns (29.437%)  route 4.476ns (70.563%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=9, routed)           2.732     4.199    ff0/LED_OBUF[2]
    SLICE_X6Y94          LUT6 (Prop_lut6_I4_O)        0.124     4.323 r  ff0/FSM_sequential_state[2]_i_9/O
                         net (fo=1, routed)           0.427     4.750    ff0/FSM_sequential_state[2]_i_9_n_0
    SLICE_X6Y93          LUT2 (Prop_lut2_I0_O)        0.124     4.874 r  ff0/FSM_sequential_state[2]_i_6/O
                         net (fo=7, routed)           0.824     5.698    ff0/FSM_sequential_state[2]_i_6_n_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.152     5.850 r  ff0/last_triggers[5]_i_1/O
                         net (fo=5, routed)           0.494     6.344    ff0/last_triggers
    SLICE_X5Y92          FDRE                                         r  ff0/last_triggers_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.602    10.025    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  ff0/last_triggers_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            ff0/last_triggers_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.201ns  (logic 1.867ns (30.116%)  route 4.333ns (69.884%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=9, routed)           2.732     4.199    ff0/LED_OBUF[2]
    SLICE_X6Y94          LUT6 (Prop_lut6_I4_O)        0.124     4.323 r  ff0/FSM_sequential_state[2]_i_9/O
                         net (fo=1, routed)           0.427     4.750    ff0/FSM_sequential_state[2]_i_9_n_0
    SLICE_X6Y93          LUT2 (Prop_lut2_I0_O)        0.124     4.874 r  ff0/FSM_sequential_state[2]_i_6/O
                         net (fo=7, routed)           0.824     5.698    ff0/FSM_sequential_state[2]_i_6_n_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.152     5.850 r  ff0/last_triggers[5]_i_1/O
                         net (fo=5, routed)           0.351     6.201    ff0/last_triggers
    SLICE_X5Y94          FDRE                                         r  ff0/last_triggers_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.603    10.026    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  ff0/last_triggers_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            ff0/last_triggers_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.201ns  (logic 1.867ns (30.116%)  route 4.333ns (69.884%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=9, routed)           2.732     4.199    ff0/LED_OBUF[2]
    SLICE_X6Y94          LUT6 (Prop_lut6_I4_O)        0.124     4.323 r  ff0/FSM_sequential_state[2]_i_9/O
                         net (fo=1, routed)           0.427     4.750    ff0/FSM_sequential_state[2]_i_9_n_0
    SLICE_X6Y93          LUT2 (Prop_lut2_I0_O)        0.124     4.874 r  ff0/FSM_sequential_state[2]_i_6/O
                         net (fo=7, routed)           0.824     5.698    ff0/FSM_sequential_state[2]_i_6_n_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.152     5.850 r  ff0/last_triggers[5]_i_1/O
                         net (fo=5, routed)           0.351     6.201    ff0/last_triggers
    SLICE_X5Y94          FDRE                                         r  ff0/last_triggers_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.603    10.026    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  ff0/last_triggers_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            ff0/last_triggers_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.894ns  (logic 1.839ns (31.209%)  route 4.055ns (68.791%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 9.947 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=9, routed)           2.732     4.199    ff0/LED_OBUF[2]
    SLICE_X6Y94          LUT6 (Prop_lut6_I4_O)        0.124     4.323 r  ff0/FSM_sequential_state[2]_i_9/O
                         net (fo=1, routed)           0.427     4.750    ff0/FSM_sequential_state[2]_i_9_n_0
    SLICE_X6Y93          LUT2 (Prop_lut2_I0_O)        0.124     4.874 r  ff0/FSM_sequential_state[2]_i_6/O
                         net (fo=7, routed)           0.896     5.770    ff0/FSM_sequential_state[2]_i_6_n_0
    SLICE_X8Y94          LUT5 (Prop_lut5_I1_O)        0.124     5.894 r  ff0/last_triggers[1]_i_1/O
                         net (fo=1, routed)           0.000     5.894    ff0/last_triggers[1]_i_1_n_0
    SLICE_X8Y94          FDRE                                         r  ff0/last_triggers_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.524     9.947    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  ff0/last_triggers_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            ff0/clk_cycle_count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.839ns  (logic 1.839ns (31.502%)  route 4.000ns (68.498%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 9.947 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=9, routed)           2.732     4.199    ff0/LED_OBUF[2]
    SLICE_X6Y94          LUT6 (Prop_lut6_I4_O)        0.124     4.323 r  ff0/FSM_sequential_state[2]_i_9/O
                         net (fo=1, routed)           0.427     4.750    ff0/FSM_sequential_state[2]_i_9_n_0
    SLICE_X6Y93          LUT2 (Prop_lut2_I0_O)        0.124     4.874 r  ff0/FSM_sequential_state[2]_i_6/O
                         net (fo=7, routed)           0.841     5.715    ff0/FSM_sequential_state[2]_i_6_n_0
    SLICE_X8Y94          LUT6 (Prop_lut6_I4_O)        0.124     5.839 r  ff0/clk_cycle_count[1]_i_1/O
                         net (fo=1, routed)           0.000     5.839    ff0/clk_cycle_count[1]_i_1_n_0
    SLICE_X8Y94          FDRE                                         r  ff0/clk_cycle_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.524     9.947    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  ff0/clk_cycle_count_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            ff0/FSM_sequential_state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.702ns  (logic 1.839ns (32.258%)  route 3.863ns (67.742%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=9, routed)           2.732     4.199    ff0/LED_OBUF[2]
    SLICE_X6Y94          LUT6 (Prop_lut6_I4_O)        0.124     4.323 r  ff0/FSM_sequential_state[2]_i_9/O
                         net (fo=1, routed)           0.427     4.750    ff0/FSM_sequential_state[2]_i_9_n_0
    SLICE_X6Y93          LUT2 (Prop_lut2_I0_O)        0.124     4.874 r  ff0/FSM_sequential_state[2]_i_6/O
                         net (fo=7, routed)           0.704     5.578    ff0/FSM_sequential_state[2]_i_6_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I4_O)        0.124     5.702 r  ff0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.702    ff0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  ff0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.603    10.026    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  ff0/FSM_sequential_state_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            ff0/FSM_sequential_state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.695ns  (logic 1.860ns (32.661%)  route 3.835ns (67.339%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  BTNL_IBUF_inst/O
                         net (fo=11, routed)          2.905     4.393    ff0/LED_OBUF[3]
    SLICE_X7Y94          LUT5 (Prop_lut5_I4_O)        0.124     4.517 f  ff0/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.291     4.808    ff0/FSM_sequential_state[0]_i_3_n_0
    SLICE_X7Y94          LUT5 (Prop_lut5_I0_O)        0.124     4.932 r  ff0/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.639     5.571    ff0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.124     5.695 r  ff0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.695    ff0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  ff0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.603    10.026    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  ff0/FSM_sequential_state_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            ff0/FSM_sequential_state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.643ns  (logic 1.839ns (32.596%)  route 3.804ns (67.404%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=9, routed)           2.732     4.199    ff0/LED_OBUF[2]
    SLICE_X6Y94          LUT6 (Prop_lut6_I4_O)        0.124     4.323 r  ff0/FSM_sequential_state[2]_i_9/O
                         net (fo=1, routed)           0.427     4.750    ff0/FSM_sequential_state[2]_i_9_n_0
    SLICE_X6Y93          LUT2 (Prop_lut2_I0_O)        0.124     4.874 r  ff0/FSM_sequential_state[2]_i_6/O
                         net (fo=7, routed)           0.645     5.519    ff0/FSM_sequential_state[2]_i_6_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I4_O)        0.124     5.643 r  ff0/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     5.643    ff0/FSM_sequential_state[2]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  ff0/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.603    10.026    ff0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  ff0/FSM_sequential_state_reg[2]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff13/current_rand_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.346ns (55.797%)  route 0.274ns (44.203%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE                         0.000     0.000 r  ff13/current_rand_reg[2]/C
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[2]/Q
                         net (fo=2, routed)           0.115     0.256    ff14/Q[2]
    SLICE_X5Y90          LUT6 (Prop_lut6_I1_O)        0.045     0.301 r  ff14/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.301    ff14/count0_carry__0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.416 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.416    ff14/count0_carry__0_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.461 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.159     0.620    ff14/clear
    SLICE_X4Y91          FDRE                                         r  ff14/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.873     2.038    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  ff14/count_reg[16]/C

Slack:                    inf
  Source:                 ff13/current_rand_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.346ns (55.797%)  route 0.274ns (44.203%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE                         0.000     0.000 r  ff13/current_rand_reg[2]/C
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[2]/Q
                         net (fo=2, routed)           0.115     0.256    ff14/Q[2]
    SLICE_X5Y90          LUT6 (Prop_lut6_I1_O)        0.045     0.301 r  ff14/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.301    ff14/count0_carry__0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.416 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.416    ff14/count0_carry__0_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.461 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.159     0.620    ff14/clear
    SLICE_X4Y91          FDRE                                         r  ff14/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.873     2.038    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  ff14/count_reg[17]/C

Slack:                    inf
  Source:                 ff13/current_rand_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.346ns (55.797%)  route 0.274ns (44.203%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE                         0.000     0.000 r  ff13/current_rand_reg[2]/C
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[2]/Q
                         net (fo=2, routed)           0.115     0.256    ff14/Q[2]
    SLICE_X5Y90          LUT6 (Prop_lut6_I1_O)        0.045     0.301 r  ff14/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.301    ff14/count0_carry__0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.416 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.416    ff14/count0_carry__0_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.461 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.159     0.620    ff14/clear
    SLICE_X4Y91          FDRE                                         r  ff14/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.873     2.038    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  ff14/count_reg[18]/C

Slack:                    inf
  Source:                 ff13/current_rand_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.346ns (55.797%)  route 0.274ns (44.203%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE                         0.000     0.000 r  ff13/current_rand_reg[2]/C
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[2]/Q
                         net (fo=2, routed)           0.115     0.256    ff14/Q[2]
    SLICE_X5Y90          LUT6 (Prop_lut6_I1_O)        0.045     0.301 r  ff14/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.301    ff14/count0_carry__0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.416 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.416    ff14/count0_carry__0_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.461 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.159     0.620    ff14/clear
    SLICE_X4Y91          FDRE                                         r  ff14/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.873     2.038    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  ff14/count_reg[19]/C

Slack:                    inf
  Source:                 ff13/current_rand_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.346ns (50.670%)  route 0.337ns (49.330%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE                         0.000     0.000 r  ff13/current_rand_reg[2]/C
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[2]/Q
                         net (fo=2, routed)           0.115     0.256    ff14/Q[2]
    SLICE_X5Y90          LUT6 (Prop_lut6_I1_O)        0.045     0.301 r  ff14/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.301    ff14/count0_carry__0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.416 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.416    ff14/count0_carry__0_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.461 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.222     0.683    ff14/clear
    SLICE_X4Y90          FDRE                                         r  ff14/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.873     2.038    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  ff14/count_reg[12]/C

Slack:                    inf
  Source:                 ff13/current_rand_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.346ns (50.670%)  route 0.337ns (49.330%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE                         0.000     0.000 r  ff13/current_rand_reg[2]/C
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[2]/Q
                         net (fo=2, routed)           0.115     0.256    ff14/Q[2]
    SLICE_X5Y90          LUT6 (Prop_lut6_I1_O)        0.045     0.301 r  ff14/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.301    ff14/count0_carry__0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.416 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.416    ff14/count0_carry__0_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.461 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.222     0.683    ff14/clear
    SLICE_X4Y90          FDRE                                         r  ff14/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.873     2.038    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  ff14/count_reg[13]/C

Slack:                    inf
  Source:                 ff13/current_rand_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.346ns (50.670%)  route 0.337ns (49.330%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE                         0.000     0.000 r  ff13/current_rand_reg[2]/C
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[2]/Q
                         net (fo=2, routed)           0.115     0.256    ff14/Q[2]
    SLICE_X5Y90          LUT6 (Prop_lut6_I1_O)        0.045     0.301 r  ff14/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.301    ff14/count0_carry__0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.416 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.416    ff14/count0_carry__0_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.461 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.222     0.683    ff14/clear
    SLICE_X4Y90          FDRE                                         r  ff14/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.873     2.038    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  ff14/count_reg[14]/C

Slack:                    inf
  Source:                 ff13/current_rand_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.346ns (50.670%)  route 0.337ns (49.330%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE                         0.000     0.000 r  ff13/current_rand_reg[2]/C
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[2]/Q
                         net (fo=2, routed)           0.115     0.256    ff14/Q[2]
    SLICE_X5Y90          LUT6 (Prop_lut6_I1_O)        0.045     0.301 r  ff14/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.301    ff14/count0_carry__0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.416 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.416    ff14/count0_carry__0_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.461 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.222     0.683    ff14/clear
    SLICE_X4Y90          FDRE                                         r  ff14/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.873     2.038    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  ff14/count_reg[15]/C

Slack:                    inf
  Source:                 ff13/current_rand_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.346ns (49.540%)  route 0.352ns (50.460%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE                         0.000     0.000 r  ff13/current_rand_reg[2]/C
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[2]/Q
                         net (fo=2, routed)           0.115     0.256    ff14/Q[2]
    SLICE_X5Y90          LUT6 (Prop_lut6_I1_O)        0.045     0.301 r  ff14/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.301    ff14/count0_carry__0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.416 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.416    ff14/count0_carry__0_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.461 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.237     0.698    ff14/clear
    SLICE_X4Y93          FDRE                                         r  ff14/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.874     2.039    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  ff14/count_reg[24]/C

Slack:                    inf
  Source:                 ff13/current_rand_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.346ns (49.540%)  route 0.352ns (50.460%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE                         0.000     0.000 r  ff13/current_rand_reg[2]/C
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[2]/Q
                         net (fo=2, routed)           0.115     0.256    ff14/Q[2]
    SLICE_X5Y90          LUT6 (Prop_lut6_I1_O)        0.045     0.301 r  ff14/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.301    ff14/count0_carry__0_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.416 r  ff14/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.416    ff14/count0_carry__0_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.461 r  ff14/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.237     0.698    ff14/clear
    SLICE_X4Y93          FDRE                                         r  ff14/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.874     2.039    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  ff14/count_reg[25]/C





