

================================================================
== Vivado HLS Report for 'poll_ocm'
================================================================
* Date:           Wed Apr 01 12:40:06 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        Poll_ocm_fetch_ACP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|  2 ~ 15  |          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 16
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!or_cond)
	16  / (or_cond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	2  / true
* FSM state operations: 

 <State 1>: 2.88ns
ST_1: mem_index_phi5 (5)  [1/1] 0.00ns
:0  %mem_index_phi5 = alloca i4

ST_1: addr_read (6)  [1/1] 1.00ns
:1  %addr_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %addr)

ST_1: addr1 (7)  [1/1] 0.00ns
:2  %addr1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %addr_read, i32 2, i32 31)

ST_1: tmp_2 (8)  [1/1] 0.00ns
:3  %tmp_2 = zext i30 %addr1 to i32

ST_1: adjSize6 (9)  [1/1] 0.00ns
:4  %adjSize6 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %addr_read, i32 2, i32 5)

ST_1: ADDR_BUS_addr (10)  [1/1] 0.00ns
:5  %ADDR_BUS_addr = getelementptr i32* %ADDR_BUS, i32 %tmp_2

ST_1: StgValue_23 (11)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %DATA_BUS), !map !24

ST_1: StgValue_24 (12)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %ADDR_BUS), !map !30

ST_1: StgValue_25 (13)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @poll_ocm_str) nounwind

ST_1: StgValue_26 (14)  [1/1] 0.00ns  loc: poll_ocm.cpp:8
:9  call void (...)* @_ssdm_op_SpecInterface(i32* %ADDR_BUS, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1, [9 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_27 (15)  [1/1] 0.00ns  loc: poll_ocm.cpp:8
:10  call void (...)* @_ssdm_op_SpecInterface(i32 %addr, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_28 (16)  [1/1] 0.00ns  loc: poll_ocm.cpp:9
:11  call void (...)* @_ssdm_op_SpecInterface(i32* %DATA_BUS, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 10, [9 x i8]* @p_str4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_29 (17)  [1/1] 0.00ns  loc: poll_ocm.cpp:9
:12  call void (...)* @_ssdm_op_SpecInterface(i32 %data, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 10, [1 x i8]* @bundle2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_30 (18)  [1/1] 0.00ns  loc: poll_ocm.cpp:14
:13  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: ptr_cmp (19)  [1/1] 1.88ns
:14  %ptr_cmp = icmp eq i4 %adjSize6, 0

ST_1: StgValue_32 (20)  [1/1] 1.57ns
:15  store i4 0, i4* %mem_index_phi5

ST_1: StgValue_33 (21)  [1/1] 0.00ns  loc: poll_ocm.cpp:21
:16  br label %.backedge


 <State 2>: 8.75ns
ST_2: mem_index_phi5_load (23)  [1/1] 0.00ns
.backedge:0  %mem_index_phi5_load = load i4* %mem_index_phi5

ST_2: loop_begin (24)  [1/1] 0.00ns
.backedge:1  %loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind

ST_2: ptr_cmp7 (25)  [1/1] 1.88ns
.backedge:2  %ptr_cmp7 = icmp eq i4 %mem_index_phi5_load, %adjSize6

ST_2: or_cond (26)  [1/1] 1.37ns  loc: poll_ocm.cpp:22
.backedge:3  %or_cond = or i1 %ptr_cmp, %ptr_cmp7

ST_2: StgValue_38 (27)  [1/1] 0.00ns  loc: poll_ocm.cpp:22
.backedge:4  br i1 %or_cond, label %.backedge.backedge, label %.preheader.preheader

ST_2: ADDR_BUS_load_req (29)  [7/7] 8.75ns  loc: poll_ocm.cpp:27
.preheader.preheader:0  %ADDR_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %ADDR_BUS_addr, i32 1)

ST_2: StgValue_40 (35)  [1/1] 1.57ns
.preheader.preheader:6  store i4 %adjSize6, i4* %mem_index_phi5


 <State 3>: 8.75ns
ST_3: ADDR_BUS_load_req (29)  [6/7] 8.75ns  loc: poll_ocm.cpp:27
.preheader.preheader:0  %ADDR_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %ADDR_BUS_addr, i32 1)


 <State 4>: 8.75ns
ST_4: ADDR_BUS_load_req (29)  [5/7] 8.75ns  loc: poll_ocm.cpp:27
.preheader.preheader:0  %ADDR_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %ADDR_BUS_addr, i32 1)


 <State 5>: 8.75ns
ST_5: ADDR_BUS_load_req (29)  [4/7] 8.75ns  loc: poll_ocm.cpp:27
.preheader.preheader:0  %ADDR_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %ADDR_BUS_addr, i32 1)


 <State 6>: 8.75ns
ST_6: ADDR_BUS_load_req (29)  [3/7] 8.75ns  loc: poll_ocm.cpp:27
.preheader.preheader:0  %ADDR_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %ADDR_BUS_addr, i32 1)


 <State 7>: 8.75ns
ST_7: ADDR_BUS_load_req (29)  [2/7] 8.75ns  loc: poll_ocm.cpp:27
.preheader.preheader:0  %ADDR_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %ADDR_BUS_addr, i32 1)


 <State 8>: 8.75ns
ST_8: ADDR_BUS_load_req (29)  [1/7] 8.75ns  loc: poll_ocm.cpp:27
.preheader.preheader:0  %ADDR_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %ADDR_BUS_addr, i32 1)


 <State 9>: 8.75ns
ST_9: ADDR_BUS_addr_read (30)  [1/1] 8.75ns  loc: poll_ocm.cpp:27
.preheader.preheader:1  %ADDR_BUS_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %ADDR_BUS_addr)


 <State 10>: 8.75ns
ST_10: temp (31)  [1/1] 2.44ns  loc: poll_ocm.cpp:27
.preheader.preheader:2  %temp = add nsw i32 %ADDR_BUS_addr_read, 1

ST_10: ADDR_BUS_addr_req (32)  [1/1] 8.75ns  loc: poll_ocm.cpp:28
.preheader.preheader:3  %ADDR_BUS_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %ADDR_BUS_addr, i32 1)


 <State 11>: 8.75ns
ST_11: StgValue_50 (33)  [1/1] 8.75ns  loc: poll_ocm.cpp:28
.preheader.preheader:4  call void @_ssdm_op_Write.m_axi.i32P(i32* %ADDR_BUS_addr, i32 %temp, i4 -1)


 <State 12>: 8.75ns
ST_12: ADDR_BUS_addr_resp (34)  [5/5] 8.75ns  loc: poll_ocm.cpp:28
.preheader.preheader:5  %ADDR_BUS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %ADDR_BUS_addr)


 <State 13>: 8.75ns
ST_13: ADDR_BUS_addr_resp (34)  [4/5] 8.75ns  loc: poll_ocm.cpp:28
.preheader.preheader:5  %ADDR_BUS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %ADDR_BUS_addr)


 <State 14>: 8.75ns
ST_14: ADDR_BUS_addr_resp (34)  [3/5] 8.75ns  loc: poll_ocm.cpp:28
.preheader.preheader:5  %ADDR_BUS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %ADDR_BUS_addr)


 <State 15>: 8.75ns
ST_15: ADDR_BUS_addr_resp (34)  [2/5] 8.75ns  loc: poll_ocm.cpp:28
.preheader.preheader:5  %ADDR_BUS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %ADDR_BUS_addr)


 <State 16>: 8.75ns
ST_16: ADDR_BUS_addr_resp (34)  [1/5] 8.75ns  loc: poll_ocm.cpp:28
.preheader.preheader:5  %ADDR_BUS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %ADDR_BUS_addr)

ST_16: StgValue_56 (36)  [1/1] 0.00ns
.preheader.preheader:7  br label %.backedge.backedge

ST_16: StgValue_57 (38)  [1/1] 0.00ns
.backedge.backedge:0  br label %.backedge



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ADDR_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ DATA_BUS]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mem_index_phi5      (alloca       ) [ 01111111111111111]
addr_read           (read         ) [ 00000000000000000]
addr1               (partselect   ) [ 00000000000000000]
tmp_2               (zext         ) [ 00000000000000000]
adjSize6            (partselect   ) [ 00111111111111111]
ADDR_BUS_addr       (getelementptr) [ 00111111111111111]
StgValue_23         (specbitsmap  ) [ 00000000000000000]
StgValue_24         (specbitsmap  ) [ 00000000000000000]
StgValue_25         (spectopmodule) [ 00000000000000000]
StgValue_26         (specinterface) [ 00000000000000000]
StgValue_27         (specinterface) [ 00000000000000000]
StgValue_28         (specinterface) [ 00000000000000000]
StgValue_29         (specinterface) [ 00000000000000000]
StgValue_30         (specinterface) [ 00000000000000000]
ptr_cmp             (icmp         ) [ 00111111111111111]
StgValue_32         (store        ) [ 00000000000000000]
StgValue_33         (br           ) [ 00000000000000000]
mem_index_phi5_load (load         ) [ 00000000000000000]
loop_begin          (specloopbegin) [ 00000000000000000]
ptr_cmp7            (icmp         ) [ 00000000000000000]
or_cond             (or           ) [ 00111111111111111]
StgValue_38         (br           ) [ 00000000000000000]
StgValue_40         (store        ) [ 00000000000000000]
ADDR_BUS_load_req   (readreq      ) [ 00000000000000000]
ADDR_BUS_addr_read  (read         ) [ 00000000001000000]
temp                (add          ) [ 00000000000100000]
ADDR_BUS_addr_req   (writereq     ) [ 00000000000000000]
StgValue_50         (write        ) [ 00000000000000000]
ADDR_BUS_addr_resp  (writeresp    ) [ 00000000000000000]
StgValue_56         (br           ) [ 00000000000000000]
StgValue_57         (br           ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ADDR_BUS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ADDR_BUS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DATA_BUS">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="DATA_BUS"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="addr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="poll_ocm_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="mem_index_phi5_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_index_phi5/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="addr_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addr_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_writeresp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="1"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="95" dir="0" index="4" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="ADDR_BUS_load_req/2 ADDR_BUS_addr_req/10 StgValue_50/11 ADDR_BUS_addr_resp/12 "/>
</bind>
</comp>

<comp id="89" class="1004" name="ADDR_BUS_addr_read_read_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="8"/>
<pin id="92" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ADDR_BUS_addr_read/9 "/>
</bind>
</comp>

<comp id="99" class="1004" name="addr1_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="30" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="0" index="2" bw="3" slack="0"/>
<pin id="103" dir="0" index="3" bw="6" slack="0"/>
<pin id="104" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="addr1/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_2_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="30" slack="0"/>
<pin id="111" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="adjSize6_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="3" slack="0"/>
<pin id="117" dir="0" index="3" bw="4" slack="0"/>
<pin id="118" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="adjSize6/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="ADDR_BUS_addr_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="30" slack="0"/>
<pin id="126" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ADDR_BUS_addr/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="ptr_cmp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ptr_cmp/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="StgValue_32_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="4" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_32/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="mem_index_phi5_load_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="1"/>
<pin id="142" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mem_index_phi5_load/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="ptr_cmp7_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="4" slack="1"/>
<pin id="146" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ptr_cmp7/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="or_cond_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="StgValue_40_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="1"/>
<pin id="155" dir="0" index="1" bw="4" slack="1"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_40/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="temp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/10 "/>
</bind>
</comp>

<comp id="162" class="1005" name="mem_index_phi5_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="mem_index_phi5 "/>
</bind>
</comp>

<comp id="169" class="1005" name="adjSize6_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="1"/>
<pin id="171" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="adjSize6 "/>
</bind>
</comp>

<comp id="175" class="1005" name="ADDR_BUS_addr_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ADDR_BUS_addr "/>
</bind>
</comp>

<comp id="181" class="1005" name="ptr_cmp_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ptr_cmp "/>
</bind>
</comp>

<comp id="186" class="1005" name="or_cond_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="14"/>
<pin id="188" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="190" class="1005" name="ADDR_BUS_addr_read_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ADDR_BUS_addr_read "/>
</bind>
</comp>

<comp id="195" class="1005" name="temp_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="60" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="93"><net_src comp="62" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="64" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="96"><net_src comp="66" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="97"><net_src comp="68" pin="0"/><net_sink comp="82" pin=4"/></net>

<net id="98"><net_src comp="70" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="106"><net_src comp="76" pin="2"/><net_sink comp="99" pin=1"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="99" pin=3"/></net>

<net id="112"><net_src comp="99" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="76" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="113" pin=3"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="109" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="113" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="56" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="56" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="147"><net_src comp="140" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="143" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="165"><net_src comp="72" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="168"><net_src comp="162" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="172"><net_src comp="113" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="174"><net_src comp="169" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="178"><net_src comp="123" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="180"><net_src comp="175" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="184"><net_src comp="129" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="189"><net_src comp="148" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="89" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="198"><net_src comp="157" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="82" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ADDR_BUS | {10 11 12 13 14 15 16 }
 - Input state : 
	Port: poll_ocm : ADDR_BUS | {2 3 4 5 6 7 8 9 }
	Port: poll_ocm : addr | {1 }
  - Chain level:
	State 1
		tmp_2 : 1
		ADDR_BUS_addr : 2
		ptr_cmp : 1
		StgValue_32 : 1
	State 2
		ptr_cmp7 : 1
		or_cond : 2
		StgValue_38 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    add   |          temp_fu_157          |    0    |    32   |
|----------|-------------------------------|---------|---------|
|   icmp   |         ptr_cmp_fu_129        |    0    |    2    |
|          |        ptr_cmp7_fu_143        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|    or    |         or_cond_fu_148        |    0    |    1    |
|----------|-------------------------------|---------|---------|
|   read   |      addr_read_read_fu_76     |    0    |    0    |
|          | ADDR_BUS_addr_read_read_fu_89 |    0    |    0    |
|----------|-------------------------------|---------|---------|
| writeresp|      grp_writeresp_fu_82      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|          addr1_fu_99          |    0    |    0    |
|          |        adjSize6_fu_113        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |          tmp_2_fu_109         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    37   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|ADDR_BUS_addr_read_reg_190|   32   |
|   ADDR_BUS_addr_reg_175  |   32   |
|     adjSize6_reg_169     |    4   |
|  mem_index_phi5_reg_162  |    4   |
|      or_cond_reg_186     |    1   |
|      ptr_cmp_reg_181     |    1   |
|       temp_reg_195       |   32   |
+--------------------------+--------+
|           Total          |   106  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_82 |  p0  |   4  |   1  |    4   ||    1    |
| grp_writeresp_fu_82 |  p2  |   2  |  32  |   64   ||    32   |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   68   ||  3.142  ||    33   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   37   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   33   |
|  Register |    -   |   106  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   106  |   70   |
+-----------+--------+--------+--------+
