>   前言：组合逻辑电路和时序逻辑电路的区别
>
>   组合逻辑电路是一种只由逻辑门和电线构成的电路，其输出仅由输入信号决定，并且没有存储器件。具体来说，组合逻辑电路的输出仅取决于时刻 `t` 的输入信号，而与之前的输入信号历史记录无关。换句话说，组合逻辑电路的输出只由当前输入信号的状态决定。常见的组合逻辑电路包括加法器、多路选择器、译码器等。
>
>   时序逻辑电路是一种有存储器件的电路，其输出除了取决于当前输入信号外，还受到之前输入信号和内部存储器状态的影响。时序逻辑电路通常包含了触发器、计数器、状态机等功能。时序逻辑电路的输出会随着时间的推移而变化，并且可以保留之前的状态信息，以便后续处理，时序逻辑电路可以用于时钟、计数器、加法器等。

# 1.组合逻辑电路

## 1.1.组合逻辑电路分析

根据给定的逻辑电路，找到输入输出的逻辑关系，确定电路的功能，我们后面将会举出例子演示。

```mermaid
flowchart LR
LJT["逻辑图"] --> LJBDS["逻辑表达式"] --> HJBH["化简/变换"] --> ZZB["真值表"] --> GNSM["功能说明"]
```

### 1.1.1.例子一

![image-20231221110706666](./assets/image-20231221110706666.png)

![image-20231221112917585](./assets/image-20231221112917585.png)

### 1.1.2.例子二

![image-20231221114113700](./assets/image-20231221114113700.png)

![image-20231221114240855](./assets/image-20231221114240855.png)

>   补充：上述例二如果对结果取反，就是检偶电路。

## 1.2.组合逻辑电路设计

![image-20231221120915229](./assets/image-20231221120915229.png)

由于卡诺图就是按照循环码来设计的，因此可以借助空卡诺图来快速得出顺序序号和格雷码的一一对应关系。

>   补充：若某个 $B_I$ 没给出，则默认给 $0$ 即可，这在上图有所体现。

![image-20231221121432840](./assets/image-20231221121432840.png)

然后根据真值表来设计电路，每次只看一个输出结果 $Y$ 来分析即可，画出四个卡诺图得到化简公式：

![image-20231221121941029](./assets/image-20231221121941029.png)

![image-20231221122142712](./assets/image-20231221122142712.png)

![image-20231221123304226](./assets/image-20231221123304226.png)

## 1.3.组合逻辑电路模块

### 1.3.1.编码器

![image-20231221143903757](./assets/image-20231221143903757.png)

#### 1.3.1.1.二进制编码器

![image-20231221144559739](./assets/image-20231221144559739.png)

![image-20231221144904336](./assets/image-20231221144904336.png)

>   补充：当 $I_1$ 到 $I_7$ 都无效时，$I_0$ 就是有效的。

#### 1.3.1.2.二-十进制编码器

![image-20231221145344565](./assets/image-20231221145344565.png)

![image-20231221145419281](./assets/image-20231221145419281.png)

![image-20231221145501048](./assets/image-20231221145501048.png)

#### 1.3.1.3.优先编码器

“优先”是指“优先级”。

![image-20231221150443605](./assets/image-20231221150443605.png)

![image-20231221150951502](./assets/image-20231221150951502.png)

![image-20231221151059784](./assets/image-20231221151059784.png)

![image-20231221152005889](./assets/image-20231221152005889.png)

![image-20231221152722060](./assets/image-20231221152722060.png)

![image-20231221152930360](./assets/image-20231221152930360.png)

![image-20231221153056490](./assets/image-20231221153056490.png)

![image-20231221153228439](./assets/image-20231221153228439.png)

### 1.3.2.译码器

译码器实际上是将具有特定意义的编码（二进制代码）转化为相应信号输出的过程。

#### 1.3.2.1.二进制译码器

假设设计 `3` 位二进制代码的译码器。

![image-20231226133003482](./assets/image-20231226133003482.png)

![image-20231226133048036](./assets/image-20231226133048036.png)

![image-20231226133400631](./assets/image-20231226133400631.png)

![image-20231226133654683](./assets/image-20231226133654683.png)

![image-20231226133945419](./assets/image-20231226133945419.png)

![image-20231226134354416](./assets/image-20231226134354416.png)

![image-20231226135240166](./assets/image-20231226135240166.png)

注意在芯片中最后的结果是取反的，也就是“低电平有效”，并且还可以利用有效位进行拓展：

![image-20231226135747917](./assets/image-20231226135747917.png)

#### 1.3.2.2.二-十进制译码器

![image-20231226135938189](./assets/image-20231226135938189.png)

![image-20231226140000572](./assets/image-20231226140000572.png)

#### 1.3.2.3.显示译码器

专门搭配数码管，用于显示数字使用，原理也很简单。

![image-20231226141131408](./assets/image-20231226141131408.png)

![image-20231226172109882](./assets/image-20231226172109882.png)

![image-20231226173107828](./assets/image-20231226173107828.png)

![image-20231226173317427](./assets/image-20231226173317427.png)

#### 1.3.2.4.集成编码器

![image-20231226175237647](./assets/image-20231226175237647.png)

![image-20231226175758145](./assets/image-20231226175758145.png)

![image-20231226181247920](./assets/image-20231226181247920.png)

![image-20231226181444183](./assets/image-20231226181444183.png)

![image-20231226182629188](./assets/image-20231226182629188.png)

![image-20231226182812285](./assets/image-20231226182812285.png)

![image-20231226182925220](./assets/image-20231226182925220.png)

![image-20231226183106708](./assets/image-20231226183106708.png)

>   注意 `1`：消隐只会对原本需要显示 `0` 的位置进行灭灯。
>
>   注意 `2`：锁存就会将上一个数据存储起来，无法修改当前锁存的数据。

### 1.3.3.选择器

选择器可以根据地址信号的要求，从多输入数据中选择一条输出。

![image-20231226194112396](./assets/image-20231226194112396.png)

#### 1.3.3.1.四选一数据选择器

![image-20231226194758976](./assets/image-20231226194758976.png)

![image-20231226194857174](./assets/image-20231226194857174.png)

![image-20231226195255264](./assets/image-20231226195255264.png)

![image-20231226195400888](./assets/image-20231226195400888.png)

![image-20231226200040504](./assets/image-20231226200040504.png)

#### 1.3.3.2.八选一数据选择器

![image-20231226200113102](./assets/image-20231226200113102.png)

![image-20231226200018642](./assets/image-20231226200018642.png)

![image-20231226200224839](./assets/image-20231226200224839.png)

![image-20231226200310351](./assets/image-20231226200310351.png)

![image-20231226201855392](./assets/image-20231226201855392.png)

![image-20231226202114615](./assets/image-20231226202114615.png)

### 1.3.4.加法器

#### 1.3.4.1.半加器

![image-20231221125708094](./assets/image-20231221125708094.png)

>   补充：$\sum$ 表示求和，$CO$ 表示进位输出。

#### 1.3.4.2.全加器

![image-20231221132656784](./assets/image-20231221132656784.png)

![image-20231221133415240](./assets/image-20231221133415240.png)

![image-20231221133631825](./assets/image-20231221133631825.png)

#### 1.3.4.3.加法器

![image-20231221133823777](./assets/image-20231221133823777.png)

##### 1.3.4.3.1.串行加法器

![image-20231221133935345](./assets/image-20231221133935345.png)

##### 1.3.4.3.2.并行加法器

![image-20231221134134052](./assets/image-20231221134134052.png)

### 1.3.5.比较器

#### 1.3.5.1.一位比较器

![image-20231221134357620](./assets/image-20231221134357620.png)

![image-20231221135220568](./assets/image-20231221135220568.png)

#### 1.3.5.2.多位比较位

![image-20231221141002543](./assets/image-20231221141002543.png)

![image-20231221141158003](./assets/image-20231221141158003.png)

![image-2023122142409456](./assets/image-20231221142409456.png)

![image-20231221143001134](./assets/image-20231221143001134.png)

![image-20231221143358822](./assets/image-20231221143358822.png)

### 1.3.6.分配器

![image-20231226202509945](./assets/image-20231226202509945.png)

数据分配器没有特有的芯片，一般使用译码器来构成数据分配器。

![image-20231226203445096](./assets/image-20231226203445096.png)

## 1.4.组合逻辑电路函数

组合逻辑函数的电路设计有多种实现，可以用基础元件实现，也可以用芯片实现：

![image-20231226203817881](./assets/image-20231226203817881.png)

如果对逻辑函数两次取反变成与非表达式：

![image-20231226203934982](./assets/image-20231226203934982.png)

那我们如何使用芯片来实现呢？主要是使用译码器和选择器来实现，下面会详细展开。

![image-20231228085917874](./assets/image-20231228085917874.png)

![image-20231226204246288](./assets/image-20231226204246288.png)

### 1.4.1.译码器实现组合逻辑函数

如果不使用基础的元件，也可以利用译码器可以输出最小项来得到逻辑函数。

![image-20231228090236304](./assets/image-20231228090236304.png)

![image-20231228090601919](./assets/image-20231228090601919.png)

![image-20231228090630634](./assets/image-20231228090630634.png)

![image-20231228091205153](./assets/image-20231228091205153.png)

![image-20231228092020856](./assets/image-20231228092020856.png)

![image-20231228092142675](./assets/image-20231228092142675.png)

![image-20231228092451761](./assets/image-20231228092451761.png)

>   注意：函数逻辑式是与或式，因此只要一个最小项为真即可，逻辑函数内只会根据一个最小项输出函数值（最小项只有一个为 $1$，其他都为 $0$）。

### 1.4.2.选择器实现组合逻辑函数

如果不使用基础的元件，也可以利用选择器可以根据 $D_i$ 的取值直接得到对应的逻辑函数。

![image-20231228092812288](./assets/image-20231228092812288.png)

![image-20231228092845512](./assets/image-20231228092845512.png)

![image-20231228093008317](./assets/image-20231228093008317.png)

![image-20231228101342861](./assets/image-20231228101342861.png)

![image-20231228101416243](./assets/image-20231228101416243.png)

![image-20231228104458343](./assets/image-20231228104458343.png)

第二种方法值得推荐。

![image-20231228111217190](./assets/image-20231228111217190.png)

![image-20231228111248692](./assets/image-20231228111248692.png)

![image-20231228111342220](./assets/image-20231228111342220.png)

![image-20231228111720454](./assets/image-20231228111720454.png)

 ![image-20231228111912370](./assets/image-20231228111912370.png)

![image-20231228112218496](./assets/image-20231228112218496.png)

![image-20231228112555473](./assets/image-20231228112555473.png)

![image-20231228112729399](./assets/image-20231228112729399.png)

![image-20231228112926388](./assets/image-20231228112926388.png)

## 1.5.组合逻辑电路现象

这个先忽略，待补充...

### 1.5.1.竞争-冒险现象的原因

### 1.5.2.竞争-冒险现象的解决



# 2.半导体存储电路

触发器简写为 `FF` ，又称为“双稳态触发器”。

![image-20231228114243148](./assets/image-20231228114243148.png)

![image-20231228114626528](./assets/image-20231228114626528.png)

![image-20231228115024996](./assets/image-20231228115024996.png)

![image-20231228115233741](./assets/image-20231228115233741.png)

![image-20240102110529446](./assets/image-20240102110529446.png)

## 2.1.基本触发器

### 2.1.1.与非构成的基本 RS 触发器

![image-20231228132007365](./assets/image-20231228132007365.png)

>   补充：由于触发器的结果是由 `Q` 和 `Q'` 共同决定的，因此后面求出的状态方程实际上是整个触发器的状态，但是由于这个共同决定的结果和 `Q` 是等价的，因此状态方程实际上也是单独关于 `Q` 的方程。

>   补充：在约定俗成下，对于逻辑符号（不是电路图）
>
>   1.   输入：带有小圆圈代表低电平输入有效
>   2.   输出：带有小圆圈代表低电平输出有效

![image-20231228132431731](./assets/image-20231228132431731.png)

![image-20231228132742126](./assets/image-20231228132742126.png)

![image-20231228132921862](./assets/image-20231228132921862.png)

 ![image-20231228133317437](./assets/image-20231228133317437.png)

 ![image-20231228135315184](./assets/image-20231228135315184.png)

$Q^{n}$ 应该代表整个触发器之前状态，$Q^{n+1}$ 应该代表整个触发器之后的状态。

记住 $Set$ 是置位，$Reset$ 是复位，而低电平有效即可。

![image-20231228135508433](./assets/image-20231228135508433.png)

![image-20231228140108141](./assets/image-20231228140108141.png)

![image-20231228140414308](./assets/image-20231228140414308.png)

![image-20231228140457307](./assets/image-20231228140457307.png)

![image-20231228140713147](./assets/image-20231228140713147.png)

![image-20231228140739875](./assets/image-20231228140739875.png)

触发器的例题：

![image-20231228141200248](./assets/image-20231228141200248.png)

![image-20231228142322881](./assets/image-20231228142322881.png)

注意“不允许”的状态下虽然不允许，但是两个输出绝对都是 `1`，因此也必须标明出来，并且注意从“不允许”恢复的。

### 2.1.2.或非构成的基本 RS 触发器

![image-20240101170154870](./assets/image-20240101170154870.png)

![image-20240101170710478](./assets/image-20240101170710478.png)

![image-20240101170811771](./assets/image-20240101170811771.png)

![image-20240101171044872](./assets/image-20240101171044872.png)

![image-20240101171712975](./assets/image-20240101171712975.png)

![image-20240101171829519](./assets/image-20240101171829519.png)

### 2.1.3.集成 RS 触发器

![image-20240101173633636](./assets/image-20240101173633636.png)

![image-20240101175307911](./assets/image-20240101175307911.png)

### 2.1.4.消抖器

![image-20240101180254215](./assets/image-20240101180254215.png)

![image-20240101180415448](./assets/image-20240101180415448.png)

>   补充：把这里的开关理解为弹簧开关即可，拨动后可能会发生反弹。

![image-20240101181153705](./assets/image-20240101181153705.png)

## 2.2.同步触发器

### 2.2.1.同步 RS 触发器

![image-20240101183344349](./assets/image-20240101183344349.png)

![image-20240101183645980](./assets/image-20240101183645980.png)

![image-20240101184224869](./assets/image-20240101184224869.png)

![image-20240101184610020](./assets/image-20240101184610020.png)

![image-20240101192342326](./assets/image-20240101192342326.png)

异步输入端开始工作是绝对不会被同步工作端影响的，作用和 `CP` 无关，详细的电路图如下。

![image-20240102110124382](./assets/image-20240102110124382.png)

![image-20240102110257366](./assets/image-20240102110257366.png)

![image-20240101192525821](./assets/image-20240101192525821.png)

![image-20240101192637091](./assets/image-20240101192637091.png)

![image-20240101193927778](./assets/image-20240101193927778.png)

![image-20240101193846745](./assets/image-20240101193846745.png)

![image-20240101194312237](./assets/image-20240101194312237.png)

### 2.2.2.同步 D 触发器

![image-20240101194640484](./assets/image-20240101194640484.png)

`D` 触发器保证不再有约束条件。

![image-20240101194747156](./assets/image-20240101194747156.png)

![image-20240101195054301](./assets/image-20240101195054301.png)

![image-20240101195153784](./assets/image-20240101195153784.png)

![image-20240101195237350](./assets/image-20240101195237350.png)

![image-20240101195421482](./assets/image-20240101195421482.png)

![image-20240101195639386](./assets/image-20240101195639386.png)

![image-20240101195818473](./assets/image-20240101195818473.png)

![image-20240101195917007](./assets/image-20240101195917007.png)

![image-20240101200328961](./assets/image-20240101200328961.png)

## 2.3.边沿触发器

![image-20240101212413470](./assets/image-20240101212413470.png)  

### 2.3.1.边沿 D 触发器

`0` 和 `1` 的情况

![image-20240101213100559](./assets/image-20240101213100559.png)

![image-20240101213156876](./assets/image-20240101213156876.png)

从 `1` 变 `0` 的下降沿

![image-20240101215737983](./assets/image-20240101215737983.png)

![image-20240101215834345](./assets/image-20240101215834345.png)

![image-20240101220202206](./assets/image-20240101220202206.png)

![image-20240101220459599](./assets/image-20240101220459599.png)

![image-20240101221531920](./assets/image-20240101221531920.png)

![image-20240101221606127](./assets/image-20240101221606127.png)

![image-20240101222131831](./assets/image-20240101222131831.png)

需要注意的是这里的上升沿不对应这个电路结果，不要混一起，上述电路图的上升沿的输出是保持不变的（因此下面的功能表实际上是将下降沿有效通过取反变成了上升沿有效，本质和下降沿有效是一样的）。

![image-20240102110420876](./assets/image-20240102110420876.png)

![image-20240101223627676](./assets/image-20240101223627676.png)

![image-20240101224548020](./assets/image-20240101224548020.png)

![image-20240101224626457](./assets/image-20240101224626457.png)

### 2.3.2.边沿 JK 触发器

![image-20240101232209383](./assets/image-20240101232209383.png)

![image-20240101233234888](./assets/image-20240101233234888.png)

![image-20240101233505917](./assets/image-20240101233505917.png)

![image-20240101233727931](./assets/image-20240101233727931.png)

![image-20240101233906139](./assets/image-20240101233906139.png)

![image-20240101234124345](./assets/image-20240101234124345.png)

![image-20240101234453743](./assets/image-20240101234453743.png)

![image-20240101234631241](./assets/image-20240101234631241.png)

### 2.3.3.边缘 T/T' 触发器

由 `JK` 触发器或者 `D` 触发器构成，没有对应的元件。

![image-20240101235312687](./assets/image-20240101235312687.png)

![image-20240101235409746](./assets/image-20240101235409746.png)

![image-20240101235544553](./assets/image-20240101235544553.png)

![image-20240101235645614](./assets/image-20240101235645614.png)

![image-20240101235855316](./assets/image-20240101235855316.png)

## 2.4.转化触发器

![image-20240102000123068](./assets/image-20240102000123068.png)

![image-20240102000133945](./assets/image-20240102000133945.png)

### 2.4.1.JK 触发器转其他

![image-20240102000256529](./assets/image-20240102000256529.png)

![image-20240102002758689](./assets/image-20240102002758689.png)

![image-20240102003312913](./assets/image-20240102003312913.png)

![image-20240102003505603](./assets/image-20240102003505603.png)

![image-20240102003729666](./assets/image-20240102003729666.png)

![image-20240102003848439](./assets/image-20240102003848439.png)

### 2.4.2.D 触发器转其他

![image-20240102004146134](./assets/image-20240102004146134.png)

![image-20240102004322848](./assets/image-20240102004322848.png)

![image-20240102004352569](./assets/image-20240102004352569.png)

![image-20240102104806752](./assets/image-20240102104806752.png)

![image-20240102105334585](./assets/image-20240102105334585.png)

## 2.5.触发器区别

![image-20240102111924280](./assets/image-20240102111924280.png)

# 3.时序逻辑电路

![image-20240102113232094](./assets/image-20240102113232094.png)

![image-20240102113612588](./assets/image-20240102113612588.png)

![image-20240102113740094](./assets/image-20240102113740094.png)

![image-20240102113920671](./assets/image-20240102113920671.png)

![image-20240102114419250](./assets/image-20240102114419250.png)

## 3.1.时序逻辑电路分析

![image-20240102114802907](./assets/image-20240102114802907.png)

![image-20240102115024014](./assets/image-20240102115024014.png)

![image-20240102115134537](./assets/image-20240102115134537.png)

![image-20240102115613326](./assets/image-20240102115613326.png)

### 3.1.1.同步时序逻辑电路分析

#### 3.1.1.1.例子一

![image-20240102120411303](./assets/image-20240102120411303.png)

![image-20240102121309282](./assets/image-20240102121309282.png)

>   注意：这里的 `J`、`K` 直接代入的不是引脚输出，而是使用整个 `jk` 触发器状态标识来标识引脚输出

![image-20240102121507480](./assets/image-20240102121507480.png)

![image-20240102123029892](./assets/image-20240102123029892.png)

![image-20240102123435843](./assets/image-20240102123435843.png)

![image-20240102123810145](./assets/image-20240102123810145.png)

![image-20240102123853758](./assets/image-20240102123853758.png)

![image-20240102125415342](./assets/image-20240102125415342.png)

![image-20240102125442621](./assets/image-20240102125442621.png)

#### 3.1.1.2.例子二

![image-20240102131514312](./assets/image-20240102131514312.png)

![image-20240102131549440](./assets/image-20240102131549440.png)

![image-20240102132035773](./assets/image-20240102132035773.png)

![image-20240102132111171](./assets/image-20240102132111171.png)

![image-20240102132335779](./assets/image-20240102132335779.png)

![image-20240102132359853](./assets/image-20240102132359853.png)

![image-20240102132424697](./assets/image-20240102132424697.png)

### 3.1.2.异步时序逻辑电路分析

#### 3.1.2.1.例子一

![image-20240102132820888](./assets/image-20240102132820888.png)

![image-20240102132942150](./assets/image-20240102132942150.png)

![image-20240102133104858](./assets/image-20240102133104858.png)

![image-20240102133838225](./assets/image-20240102133838225.png)

![image-20240102133928704](./assets/image-20240102133928704.png)

![image-20240102133945065](./assets/image-20240102133945065.png)

#### 3.1.2.2.例子二

![image-20240102134047229](./assets/image-20240102134047229.png)

![image-20240102134436776](./assets/image-20240102134436776.png)

![image-20240102134755010](./assets/image-20240102134755010.png)

![image-20240102134818961](./assets/image-20240102134818961.png)

## 3.2.时序逻辑电路设计

![image-20240102153028497](./assets/image-20240102153028497.png)

### 3.2.1.同步时序逻辑电路设计

![image-20240102153437011](./assets/image-20240102153437011.png)

![image-20240102162550443](./assets/image-20240102162550443.png)

 ![image-20240102163613615](./assets/image-20240102163613615.png)

![image-20240102171318217](./assets/image-20240102171318217.png)

![image-20240102174358195](./assets/image-20240102174358195.png)

![image-20240102175313516](./assets/image-20240102175313516.png)

![image-20240102175628441](./assets/image-20240102175628441.png)

![image-20240104201557519](./assets/image-20240104201557519.png)

![image-20240104201640581](./assets/image-20240104201640581.png)

![image-20240104201702298](./assets/image-20240104201702298.png)

![image-20240104201734721](./assets/image-20240104201734721.png)

![image-20240104201846800](./assets/image-20240104201846800.png)

![image-20240104201926466](./assets/image-20240104201926466.png)

![image-20240104202345118](./assets/image-20240104202345118.png)

### 3.2.2.异步时序逻辑电路设计

![image-20240104203141615](./assets/image-20240104203141615.png)

![image-20240104203211777](./assets/image-20240104203211777.png)

![image-20240104204952880](./assets/image-20240104204952880.png)

![image-20240104205047132](./assets/image-20240104205047132.png)

![image-20240104205138974](./assets/image-20240104205138974.png)

![image-20240104212416250](./assets/image-20240104212416250.png)

![image-20240104213911222](./assets/image-20240104213911222.png)

![image-20240104214103450](./assets/image-20240104214103450.png)

![image-20240104214501591](./assets/image-20240104214501591.png)

![image-20240104214524368](./assets/image-20240104214524368.png)

![image-20240104215207939](./assets/image-20240104215207939.png)

![image-20240104215814993](./assets/image-20240104215814993.png)

## 3.3.时序逻辑电路模块

### 3.3.1.计数器

![image-20240104220459978](./assets/image-20240104220459978.png)

![image-20240104220635023](./assets/image-20240104220635023.png)

![image-20240104221149194](./assets/image-20240104221149194.png)

![image-20240104221221288](./assets/image-20240104221221288.png)

#### 3.3.1.1.同步二进制计数器

加法计数器。

![image-20240104223634816](./assets/image-20240104223634816.png)

![image-20240104223732011](./assets/image-20240104223732011.png)

![image-20240104224636969](./assets/image-20240104224636969.png)

![image-20240104231346512](./assets/image-20240104231346512.png)

![image-20240104231726151](./assets/image-20240104231726151.png)

![image-20240105103505905](./assets/image-20240105103505905.png)

![image-20240105103631314](./assets/image-20240105103631314.png)

![image-20240105103839077](./assets/image-20240105103839077.png)

![image-20240105104209909](./assets/image-20240105104209909.png)

减法计数器。

![image-20240105104723475](./assets/image-20240105104723475.png)

![image-20240105121920372](./assets/image-20240105121920372.png)

![image-20240105122011443](./assets/image-20240105122011443.png)

![image-20240105122045937](./assets/image-20240105122045937.png)

![image-20240105122118209](./assets/image-20240105122118209.png)

![image-20240105122417355](./assets/image-20240105122417355.png)

![image-20240105123042762](./assets/image-20240105123042762.png)

![image-20240105123213265](./assets/image-20240105123213265.png)

![image-20240105123308840](./assets/image-20240105123308840.png)

![image-20240105123550781](./assets/image-20240105123550781.png)

![image-20240105123857738](./assets/image-20240105123857738.png)

![image-20240105124109763](./assets/image-20240105124109763.png)

![image-20240105124310786](./assets/image-20240105124310786.png)

![image-20240105124323220](./assets/image-20240105124323220.png)

![image-20240105124841617](./assets/image-20240105124841617.png)

![image-20240105125020533](./assets/image-20240105125020533.png)

![image-20240105130058612](./assets/image-20240105130058612.png)

![image-20240105130539212](./assets/image-20240105130539212.png)

![image-20240105130616281](./assets/image-20240105130616281.png)

![image-20240105144034229](./assets/image-20240105144034229.png)

![image-20240105144150587](./assets/image-20240105144150587.png)

![image-20240105144401398](./assets/image-20240105144401398.png)

![image-20240105144806566](./assets/image-20240105144806566.png)

![image-20240105144829883](./assets/image-20240105144829883.png)

![image-20240105144841070](./assets/image-20240105144841070.png)

![image-20240105144948068](./assets/image-20240105144948068.png)

![image-20240105145038878](./assets/image-20240105145038878.png)

![image-20240105145105666](./assets/image-20240105145105666.png)

![image-20240105145224816](./assets/image-20240105145224816.png)

#### 3.3.1.4.异步二进制计数器

#### 3.3.1.3.同步十进制计数器

#### 3.3.1.4.异步十进制计数器

#### 3.3.1.5.N 进制计数器

### 3.3.2.寄存器

![image-20240105145659316](./assets/image-20240105145659316.png)

#### 3.3.2.1.基本寄存器

![image-20240105145804854](./assets/image-20240105145804854.png)

![image-20240105150128353](./assets/image-20240105150128353.png)

![image-20240105150157079](./assets/image-20240105150157079.png)

![image-20240105150259643](./assets/image-20240105150259643.png)

![image-20240105150337866](./assets/image-20240105150337866.png)

![image-20240105150407756](./assets/image-20240105150407756.png)

#### 3.3.2.2.移位寄存器

![image-20240105150545091](./assets/image-20240105150545091.png)

![image-20240105150652514](./assets/image-20240105150652514.png)

![image-20240105150810675](./assets/image-20240105150810675.png)

![image-20240105150825520](./assets/image-20240105150825520.png)

![image-20240105150938916](./assets/image-20240105150938916.png)

![image-20240105151001647](./assets/image-20240105151001647.png)

![image-20240105151504310](./assets/image-20240105151504310.png)

![image-20240105151618559](./assets/image-20240105151618559.png)

![image-20240105151910282](./assets/image-20240105151910282.png)

![image-20240105152039718](./assets/image-20240105152039718.png)

![image-20240105152519178](./assets/image-20240105152519178.png)

![image-20240105152649554](./assets/image-20240105152649554.png)

![image-20240105152723219](./assets/image-20240105152723219.png)

![image-20240105152820936](./assets/image-20240105152820936.png)

![image-20240105152901502](./assets/image-20240105152901502.png)

![image-20240105153044358](./assets/image-20240105153044358.png)

![image-20240105153056518](./assets/image-20240105153056518.png)

![image-20240105153136266](./assets/image-20240105153136266.png)

#### 3.3.3.3.寄存型计数器

![image-20240105195725799](./assets/image-20240105195725799.png)

##### 3.3.3.3.1.环形计数器

![image-20240105200207381](./assets/image-20240105200207381.png)

![image-20240105200450206](./assets/image-20240105200450206.png)

![image-20240105200517380](./assets/image-20240105200517380.png)

##### 3.3.3.3.2.扭环计数器

![image-20240105201014189](./assets/image-20240105201014189.png)

![image-20240105201145956](./assets/image-20240105201145956.png)

![image-20240105201345219](./assets/image-20240105201345219.png)

![image-20240105201436755](./assets/image-20240105201436755.png)

下面介绍一个环形计数器。

![image-20240105201542080](./assets/image-20240105201542080.png)

![image-20240105201600777](./assets/image-20240105201600777.png)

![image-20240105202821842](./assets/image-20240105202821842.png)

### 3.3.4.发生器

全称位顺序脉冲发生器。

![image-20240105211437955](./assets/image-20240105211437955.png)

轮流输出有效的脉冲。

#### 3.3.4.1.计数型顺序脉冲发生器

![image-20240105212829473](./assets/image-20240105212829473.png)

#### 3.3.4.2.移位型顺序脉冲发生器

实际上前面讲的一个自启的环形计数器就是一个发生器。

![image-20240105224241105](./assets/image-20240105224241105.png)

![image-20240105224525699](./assets/image-20240105224525699.png)

实际上也可以又扭环计数器实现。



![image-20240105225811577](./assets/image-20240105225811577.png)

