
# CASM

RV32I Assembly in Python just for fun. 

# Supported Instruction

1. R type
2. U type
3. I Type
4. B Type
5. S Type
6. J Type

![alt text](image.png)

> [!NOTE] Someday pseudoinstructions will be supported

# Pseudo instructions not supported yet

# Respeten la ABI  o

![alt text](image-1.png)



# Useful links

- [RISC-V Instruction Encoder/Decoder](https://luplab.gitlab.io/rvcodecjs/#q=lui&abi=false&isa=AUTO)
- [RISC-V Reference 1](https://www.cs.sfu.ca/~ashriram/Courses/CS295/assets/notebooks/RISCV/RISCV_CARD.pdf)
- [RISC-V Reference 2](https://www.rose-hulman.edu/class/csse/csse232/pdf/RISCV_Green_Card.pdf)

# Credits

- Heavily inspired by [SharpRISCV](https://github.com/rizwan3d/SharpRISCV).
- [riscv example codes](https://marz.utk.edu/my-courses/cosc230/book/example-risc-v-assembly-programs/).
