Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Dec 23 12:48:15 2016
| Host         : Jasper-laptop running 64-bit major release  (build 9200)
| Command      : report_drc -file TOP_drc_routed.rpt -pb TOP_drc_routed.pb
| Design       : TOP
| Device       : xc7z010clg400-1
| Speed File   : -1
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net bg1/SHOW_reg_i_2_n_0 is a gated clock net sourced by a combinational pin bg1/SHOW_reg_i_2/O, cell bg1/SHOW_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


