riscvsim/core/inorder_frontend.o: riscvsim/core/inorder_frontend.c \
 riscvsim/core/inorder.h riscvsim/core/../bpu/bpu.h \
 riscvsim/core/../bpu/../riscv_sim_typedefs.h \
 riscvsim/core/../bpu/../riscv_sim_macros.h \
 riscvsim/core/../bpu/../utils/sim_params.h \
 riscvsim/core/../bpu/../utils/../../json.h \
 riscvsim/core/../bpu/../utils/../../cutils.h \
 riscvsim/core/../bpu/../utils/../riscv_sim_macros.h \
 riscvsim/core/../bpu/../utils/sim_stats.h \
 riscvsim/core/../bpu/adaptive_predictor.h riscvsim/core/../bpu/bht.h \
 riscvsim/core/../bpu/btb.h riscvsim/core/../bpu/../utils/evict_policy.h \
 riscvsim/core/../bpu/ras.h riscvsim/core/../bpu/../riscv_sim_macros.h \
 riscvsim/core/../utils/circular_queue.h \
 riscvsim/core/../utils/cpu_latches.h riscvsim/core/../utils/../bpu/bpu.h \
 riscvsim/core/../utils/../decoder/riscv_instruction.h \
 riscvsim/core/../utils/../decoder/../riscv_sim_typedefs.h \
 riscvsim/core/../utils/sim_params.h riscvsim/core/../../riscv_cpu_priv.h \
 riscvsim/core/../../riscv_cpu.h riscvsim/core/../../cutils.h \
 riscvsim/core/../../iomem.h \
 riscvsim/core/../../riscvsim/utils/sim_params.h \
 riscvsim/core/../../riscvsim/core/riscv_sim_cpu.h \
 riscvsim/core/../../riscvsim/core/../bpu/bpu.h \
 riscvsim/core/../../riscvsim/core/../memory_hierarchy/memory_hierarchy.h \
 riscvsim/core/../../riscvsim/core/../memory_hierarchy/../riscv_sim_typedefs.h \
 riscvsim/core/../../riscvsim/core/../memory_hierarchy/../utils/sim_log.h \
 riscvsim/core/../../riscvsim/core/../memory_hierarchy/../utils/sim_params.h \
 riscvsim/core/../../riscvsim/core/../memory_hierarchy/cache.h \
 riscvsim/core/../../riscvsim/core/../memory_hierarchy/../utils/evict_policy.h \
 riscvsim/core/../../riscvsim/core/../memory_hierarchy/memory_controller.h \
 riscvsim/core/../../riscvsim/core/../memory_hierarchy/../../cutils.h \
 riscvsim/core/../../riscvsim/core/../memory_hierarchy/../utils/circular_queue.h \
 riscvsim/core/../../riscvsim/core/../memory_hierarchy/dram.h \
 riscvsim/core/../../riscvsim/core/../memory_hierarchy/memory_controller_utils.h \
 riscvsim/core/../../riscvsim/core/../memory_hierarchy/temu_mem_map_wrapper.h \
 riscvsim/core/../../riscvsim/core/../memory_hierarchy/../utils/cpu_latches.h \
 riscvsim/core/../../riscvsim/core/../riscv_sim_typedefs.h \
 riscvsim/core/../../riscvsim/core/../utils/cpu_latches.h \
 riscvsim/core/../../riscvsim/core/../utils/sim_exception.h \
 riscvsim/core/../../riscvsim/core/../utils/../riscv_sim_macros.h \
 riscvsim/core/../../riscvsim/core/../utils/cpu_latches.h \
 riscvsim/core/../../riscvsim/core/../utils/sim_params.h \
 riscvsim/core/../../riscvsim/core/../utils/sim_stats.h \
 riscvsim/core/../../riscvsim/core/../utils/sim_trace.h \
 riscvsim/core/../../riscvsim/core/../utils/sim_exception.h \
 riscvsim/core/../../rtc_timer.h \
 riscvsim/core/../../riscv_cpu_xlen_typedefs.h \
 riscvsim/core/riscv_sim_cpu.h
