#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Oct 21 10:24:52 2024
# Process ID: 9212
# Current directory: D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6204 D:\SoC-Design-Basics-main\04_ZynqLab\ZynqLab03\ZynqLab03.xpr
# Log file: D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/vivado.log
# Journal file: D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.xpr
INFO: [Project 1-313] Project file moved from 'E:/SoC/04_ZynqLab01/ZynqLab03' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:zybo-z7-20:part0:1.2. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SoC-Design-Basics-main/04_ZynqLab/ip_repo/myTimer_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SoC-Design-Basics-main/04_ZynqLab/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/SoC-Design-Basics-main/04_ZynqLab/ip_repo/myTimer_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SoC-Design-Basics-main/04_ZynqLab/ip_repo/myTimer_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SoC-Design-Basics-main/04_ZynqLab/ip_repo/myPWM_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_processing_system7_0_0
design_1_rst_ps7_0_50M_0

open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 832.254 ; gain = 152.309uupdate_compile_order -fileset sources_1ereset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Oct 21 10:25:31 2024] Launched synth_1...
Run output will be captured here: D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.runs/synth_1/runme.log
[Mon Oct 21 10:25:31 2024] Launched impl_1...
Run output will be captured here: D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.runs/impl_1/runme.log
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.sdk -hwspec D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.sdk -hwspec D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.runs/impl_1/design_1_wrapper.sysdef D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.sdk/design_1_wrapper.hdf

file copy -force D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.runs/impl_1/design_1_wrapper.sysdef D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.sdk/design_1_wrapper.hdf

open_bd_design {D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:user:myPWM:1.0 - myPWM_0
Adding component instance block -- xilinx.com:user:myTimer:1.0 - myTimer_0
Successfully read diagram <design_1> from BD file <D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.srcs/sources_1/bd/design_1/design_1.bd>
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_processing_system7_0_0 design_1_rst_ps7_0_50M_0}] -log ip_upgrade.log
Upgrading 'D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.srcs/sources_1/bd/design_1/design_1.bd'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [IP_Flow 19-3420] Updated design_1_processing_system7_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_rst_ps7_0_50M_0 to use current project options
Wrote  : <D:\SoC-Design-Basics-main\04_ZynqLab\ZynqLab03\ZynqLab03.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1281.434 ; gain = 0.000
export_ip_user_files -of_objects [get_ips {design_1_processing_system7_0_0 design_1_rst_ps7_0_50M_0}] -no_script -sync -force -quiet
generate_target all [get_files  D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <D:\SoC-Design-Basics-main\04_ZynqLab\ZynqLab03\ZynqLab03.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myPWM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myTimer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1281.434 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 3.188 MB.
export_ip_user_files -of_objects [get_files D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 {design_1_processing_system7_0_0_synth_1 design_1_rst_ps7_0_50M_0_synth_1}
[Mon Oct 21 10:34:06 2024] Launched design_1_processing_system7_0_0_synth_1, design_1_rst_ps7_0_50M_0_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_rst_ps7_0_50M_0_synth_1: D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.runs/design_1_rst_ps7_0_50M_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.ip_user_files/sim_scripts -ip_user_files_dir D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.ip_user_files -ipstatic_source_dir D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.cache/compile_simlib/modelsim} {questa=D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.cache/compile_simlib/questa} {riviera=D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.cache/compile_simlib/riviera} {activehdl=D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Oct 21 10:34:49 2024] Launched synth_1...
Run output will be captured here: D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.runs/synth_1/runme.log
[Mon Oct 21 10:34:50 2024] Launched impl_1...
Run output will be captured here: D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.runs/impl_1/runme.log
file copy -force D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.runs/impl_1/design_1_wrapper.sysdef D:/SoC-Design-Basics-main/04_ZynqLab/ZynqLab03/ZynqLab03.sdk/design_1_wrapper.hdf

exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 21 10:59:25 2024...
