\doxysubsubsection{Peripheral\+\_\+memory\+\_\+map}
\label{group___peripheral__memory__map}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ FLASH\+\_\+\+BASE}~(0x08000000\+UL)
\item 
\#define \textbf{ SRAM\+\_\+\+BASE}~(0x20000000\+UL)
\item 
\#define \textbf{ PERIPH\+\_\+\+BASE}~(0x40000000\+UL)
\item 
\#define \textbf{ IOPORT\+\_\+\+BASE}~(0x50000000\+UL)
\item 
\#define \textbf{ SRAM\+\_\+\+SIZE\+\_\+\+MAX}~(0x00002000\+UL)
\item 
\#define \textbf{ FLASH\+\_\+\+SIZE}~((($\ast$((uint32\+\_\+t $\ast$)\textbf{ FLASHSIZE\+\_\+\+BASE})) \& (0x007\+FU)) $<$$<$ 10U)
\item 
\#define \textbf{ APBPERIPH\+\_\+\+BASE}~(\textbf{ PERIPH\+\_\+\+BASE})
\item 
\#define \textbf{ AHBPERIPH\+\_\+\+BASE}~(\textbf{ PERIPH\+\_\+\+BASE} + 0x00020000\+UL)
\item 
\#define \textbf{ TIM3\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00000400\+UL)
\item 
\#define \textbf{ TIM14\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00002000\+UL)
\item 
\#define \textbf{ RTC\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00002800\+UL)
\item 
\#define \textbf{ WWDG\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00002\+C00\+UL)
\item 
\#define \textbf{ IWDG\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00003000\+UL)
\item 
\#define \textbf{ SPI2\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00003800\+UL)
\item 
\#define \textbf{ USART2\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00004400\+UL)
\item 
\#define \textbf{ I2\+C1\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00005400\+UL)
\item 
\#define \textbf{ I2\+C2\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00005800\+UL)
\item 
\#define \textbf{ PWR\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00007000\+UL)
\item 
\#define \textbf{ TAMP\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x0000\+B000\+UL)
\item 
\#define \textbf{ SYSCFG\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00010000\+UL)
\item 
\#define \textbf{ ADC1\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00012400\+UL)
\item 
\#define \textbf{ ADC1\+\_\+\+COMMON\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00012708\+UL)
\item 
\#define \textbf{ ADC\+\_\+\+BASE}~(\textbf{ ADC1\+\_\+\+COMMON\+\_\+\+BASE}) /$\ast$ Kept for legacy purpose $\ast$/
\item 
\#define \textbf{ TIM1\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00012\+C00\+UL)
\item 
\#define \textbf{ SPI1\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00013000\+UL)
\item 
\#define \textbf{ USART1\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00013800\+UL)
\item 
\#define \textbf{ TIM16\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00014400\+UL)
\item 
\#define \textbf{ TIM17\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00014800\+UL)
\item 
\#define \textbf{ DBG\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00015800\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+BASE}~(\textbf{ AHBPERIPH\+\_\+\+BASE})
\item 
\#define \textbf{ DMAMUX1\+\_\+\+BASE}~(\textbf{ AHBPERIPH\+\_\+\+BASE} + 0x00000800\+UL)
\item 
\#define \textbf{ RCC\+\_\+\+BASE}~(\textbf{ AHBPERIPH\+\_\+\+BASE} + 0x00001000\+UL)
\item 
\#define \textbf{ EXTI\+\_\+\+BASE}~(\textbf{ AHBPERIPH\+\_\+\+BASE} + 0x00001800\+UL)
\item 
\#define \textbf{ FLASH\+\_\+\+R\+\_\+\+BASE}~(\textbf{ AHBPERIPH\+\_\+\+BASE} + 0x00002000\+UL)
\item 
\#define \textbf{ CRC\+\_\+\+BASE}~(\textbf{ AHBPERIPH\+\_\+\+BASE} + 0x00003000\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel1\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x00000008\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel2\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x0000001\+CUL)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel3\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x00000030\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel4\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x00000044\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel5\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x00000058\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel0\+\_\+\+BASE}~(\textbf{ DMAMUX1\+\_\+\+BASE})
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel1\+\_\+\+BASE}~(\textbf{ DMAMUX1\+\_\+\+BASE} + 0x00000004\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel2\+\_\+\+BASE}~(\textbf{ DMAMUX1\+\_\+\+BASE} + 0x00000008\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel3\+\_\+\+BASE}~(\textbf{ DMAMUX1\+\_\+\+BASE} + 0x0000000\+CUL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel4\+\_\+\+BASE}~(\textbf{ DMAMUX1\+\_\+\+BASE} + 0x00000010\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Generator0\+\_\+\+BASE}~(\textbf{ DMAMUX1\+\_\+\+BASE} + 0x00000100\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Generator1\+\_\+\+BASE}~(\textbf{ DMAMUX1\+\_\+\+BASE} + 0x00000104\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Generator2\+\_\+\+BASE}~(\textbf{ DMAMUX1\+\_\+\+BASE} + 0x00000108\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Generator3\+\_\+\+BASE}~(\textbf{ DMAMUX1\+\_\+\+BASE} + 0x0000010\+CUL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel\+Status\+\_\+\+BASE}~(\textbf{ DMAMUX1\+\_\+\+BASE} + 0x00000080\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Gen\+Status\+\_\+\+BASE}~(\textbf{ DMAMUX1\+\_\+\+BASE} + 0x00000140\+UL)
\item 
\#define \textbf{ GPIOA\+\_\+\+BASE}~(\textbf{ IOPORT\+\_\+\+BASE} + 0x00000000\+UL)
\item 
\#define \textbf{ GPIOB\+\_\+\+BASE}~(\textbf{ IOPORT\+\_\+\+BASE} + 0x00000400\+UL)
\item 
\#define \textbf{ GPIOC\+\_\+\+BASE}~(\textbf{ IOPORT\+\_\+\+BASE} + 0x00000800\+UL)
\item 
\#define \textbf{ GPIOD\+\_\+\+BASE}~(\textbf{ IOPORT\+\_\+\+BASE} + 0x00000\+C00\+UL)
\item 
\#define \textbf{ GPIOF\+\_\+\+BASE}~(\textbf{ IOPORT\+\_\+\+BASE} + 0x00001400\+UL)
\item 
\#define \textbf{ PACKAGE\+\_\+\+BASE}~(0x1\+FFF7500\+UL)
\item 
\#define \textbf{ UID\+\_\+\+BASE}~(0x1\+FFF7590\+UL)
\item 
\#define \textbf{ FLASHSIZE\+\_\+\+BASE}~(0x1\+FFF75\+E0\+UL)
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}


\doxysubsubsubsection{Macro Definition Documentation}
\label{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC1\_BASE@{ADC1\_BASE}}
\index{ADC1\_BASE@{ADC1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{ADC1\_BASE}
{\footnotesize\ttfamily \#define ADC1\+\_\+\+BASE~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00012400\+UL)}

\label{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC1\_COMMON\_BASE@{ADC1\_COMMON\_BASE}}
\index{ADC1\_COMMON\_BASE@{ADC1\_COMMON\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{ADC1\_COMMON\_BASE}
{\footnotesize\ttfamily \#define ADC1\+\_\+\+COMMON\+\_\+\+BASE~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00012708\+UL)}

\label{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC\_BASE@{ADC\_BASE}}
\index{ADC\_BASE@{ADC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{ADC\_BASE}
{\footnotesize\ttfamily \#define ADC\+\_\+\+BASE~(\textbf{ ADC1\+\_\+\+COMMON\+\_\+\+BASE}) /$\ast$ Kept for legacy purpose $\ast$/}

\label{group___peripheral__memory__map_ga92eb5d49730765d2abd0f5b09548f9f5} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHBPERIPH\_BASE@{AHBPERIPH\_BASE}}
\index{AHBPERIPH\_BASE@{AHBPERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{AHBPERIPH\_BASE}
{\footnotesize\ttfamily \#define AHBPERIPH\+\_\+\+BASE~(\textbf{ PERIPH\+\_\+\+BASE} + 0x00020000\+UL)}

APB peripherals \label{group___peripheral__memory__map_gac85f31889eb6a3f651b563bbc7131f91} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!APBPERIPH\_BASE@{APBPERIPH\_BASE}}
\index{APBPERIPH\_BASE@{APBPERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{APBPERIPH\_BASE}
{\footnotesize\ttfamily \#define APBPERIPH\+\_\+\+BASE~(\textbf{ PERIPH\+\_\+\+BASE})}

\label{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CRC\_BASE@{CRC\_BASE}}
\index{CRC\_BASE@{CRC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{CRC\_BASE}
{\footnotesize\ttfamily \#define CRC\+\_\+\+BASE~(\textbf{ AHBPERIPH\+\_\+\+BASE} + 0x00003000\+UL)}

\label{group___peripheral__memory__map_gae737bb7cafe397bbb545a0e6848e1957} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DBG\_BASE@{DBG\_BASE}}
\index{DBG\_BASE@{DBG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DBG\_BASE}
{\footnotesize\ttfamily \#define DBG\+\_\+\+BASE~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00015800\+UL)}

AHB peripherals \label{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_BASE@{DMA1\_BASE}}
\index{DMA1\_BASE@{DMA1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMA1\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+BASE~(\textbf{ AHBPERIPH\+\_\+\+BASE})}

\label{group___peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Channel1\_BASE@{DMA1\_Channel1\_BASE}}
\index{DMA1\_Channel1\_BASE@{DMA1\_Channel1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMA1\_Channel1\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel1\+\_\+\+BASE~(\textbf{ DMA1\+\_\+\+BASE} + 0x00000008\+UL)}

\label{group___peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Channel2\_BASE@{DMA1\_Channel2\_BASE}}
\index{DMA1\_Channel2\_BASE@{DMA1\_Channel2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMA1\_Channel2\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel2\+\_\+\+BASE~(\textbf{ DMA1\+\_\+\+BASE} + 0x0000001\+CUL)}

\label{group___peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Channel3\_BASE@{DMA1\_Channel3\_BASE}}
\index{DMA1\_Channel3\_BASE@{DMA1\_Channel3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMA1\_Channel3\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel3\+\_\+\+BASE~(\textbf{ DMA1\+\_\+\+BASE} + 0x00000030\+UL)}

\label{group___peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Channel4\_BASE@{DMA1\_Channel4\_BASE}}
\index{DMA1\_Channel4\_BASE@{DMA1\_Channel4\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMA1\_Channel4\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel4\+\_\+\+BASE~(\textbf{ DMA1\+\_\+\+BASE} + 0x00000044\+UL)}

\label{group___peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Channel5\_BASE@{DMA1\_Channel5\_BASE}}
\index{DMA1\_Channel5\_BASE@{DMA1\_Channel5\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMA1\_Channel5\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel5\+\_\+\+BASE~(\textbf{ DMA1\+\_\+\+BASE} + 0x00000058\+UL)}

\label{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_BASE@{DMAMUX1\_BASE}}
\index{DMAMUX1\_BASE@{DMAMUX1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMAMUX1\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+BASE~(\textbf{ AHBPERIPH\+\_\+\+BASE} + 0x00000800\+UL)}

\label{group___peripheral__memory__map_gaccfb10abd55a74b368b4c96c230808f5} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel0\_BASE@{DMAMUX1\_Channel0\_BASE}}
\index{DMAMUX1\_Channel0\_BASE@{DMAMUX1\_Channel0\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMAMUX1\_Channel0\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel0\+\_\+\+BASE~(\textbf{ DMAMUX1\+\_\+\+BASE})}

\label{group___peripheral__memory__map_gaea698d2efb0595ed32e748f28eba3f3a} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel1\_BASE@{DMAMUX1\_Channel1\_BASE}}
\index{DMAMUX1\_Channel1\_BASE@{DMAMUX1\_Channel1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMAMUX1\_Channel1\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel1\+\_\+\+BASE~(\textbf{ DMAMUX1\+\_\+\+BASE} + 0x00000004\+UL)}

\label{group___peripheral__memory__map_ga4656629781ee3e6dd45c96e960ee2107} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel2\_BASE@{DMAMUX1\_Channel2\_BASE}}
\index{DMAMUX1\_Channel2\_BASE@{DMAMUX1\_Channel2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMAMUX1\_Channel2\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel2\+\_\+\+BASE~(\textbf{ DMAMUX1\+\_\+\+BASE} + 0x00000008\+UL)}

\label{group___peripheral__memory__map_gad1af2c5629d0bdd1bbb3c13724c4a299} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel3\_BASE@{DMAMUX1\_Channel3\_BASE}}
\index{DMAMUX1\_Channel3\_BASE@{DMAMUX1\_Channel3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMAMUX1\_Channel3\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel3\+\_\+\+BASE~(\textbf{ DMAMUX1\+\_\+\+BASE} + 0x0000000\+CUL)}

\label{group___peripheral__memory__map_ga1d951becb3cfb504959d4044a7b9d058} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_Channel4\_BASE@{DMAMUX1\_Channel4\_BASE}}
\index{DMAMUX1\_Channel4\_BASE@{DMAMUX1\_Channel4\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMAMUX1\_Channel4\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel4\+\_\+\+BASE~(\textbf{ DMAMUX1\+\_\+\+BASE} + 0x00000010\+UL)}

\label{group___peripheral__memory__map_ga1c159f60f321afdf7871dbe5a13a33c6} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_ChannelStatus\_BASE@{DMAMUX1\_ChannelStatus\_BASE}}
\index{DMAMUX1\_ChannelStatus\_BASE@{DMAMUX1\_ChannelStatus\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMAMUX1\_ChannelStatus\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel\+Status\+\_\+\+BASE~(\textbf{ DMAMUX1\+\_\+\+BASE} + 0x00000080\+UL)}

\label{group___peripheral__memory__map_ga4a6cd371ee5ca30425ba4670566910f7} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_RequestGenerator0\_BASE@{DMAMUX1\_RequestGenerator0\_BASE}}
\index{DMAMUX1\_RequestGenerator0\_BASE@{DMAMUX1\_RequestGenerator0\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMAMUX1\_RequestGenerator0\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Request\+Generator0\+\_\+\+BASE~(\textbf{ DMAMUX1\+\_\+\+BASE} + 0x00000100\+UL)}

\label{group___peripheral__memory__map_gae504e59cfd5eaf11893a1e70a8c99447} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_RequestGenerator1\_BASE@{DMAMUX1\_RequestGenerator1\_BASE}}
\index{DMAMUX1\_RequestGenerator1\_BASE@{DMAMUX1\_RequestGenerator1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMAMUX1\_RequestGenerator1\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Request\+Generator1\+\_\+\+BASE~(\textbf{ DMAMUX1\+\_\+\+BASE} + 0x00000104\+UL)}

\label{group___peripheral__memory__map_gac7a406e4df5814aebf7a241f2f8695c0} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_RequestGenerator2\_BASE@{DMAMUX1\_RequestGenerator2\_BASE}}
\index{DMAMUX1\_RequestGenerator2\_BASE@{DMAMUX1\_RequestGenerator2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMAMUX1\_RequestGenerator2\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Request\+Generator2\+\_\+\+BASE~(\textbf{ DMAMUX1\+\_\+\+BASE} + 0x00000108\+UL)}

\label{group___peripheral__memory__map_gaf6bfb649f38140a0b8b845a57b7ff867} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_RequestGenerator3\_BASE@{DMAMUX1\_RequestGenerator3\_BASE}}
\index{DMAMUX1\_RequestGenerator3\_BASE@{DMAMUX1\_RequestGenerator3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMAMUX1\_RequestGenerator3\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Request\+Generator3\+\_\+\+BASE~(\textbf{ DMAMUX1\+\_\+\+BASE} + 0x0000010\+CUL)}

\label{group___peripheral__memory__map_ga657882d8c743486033ac4d766d7c782e} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMAMUX1\_RequestGenStatus\_BASE@{DMAMUX1\_RequestGenStatus\_BASE}}
\index{DMAMUX1\_RequestGenStatus\_BASE@{DMAMUX1\_RequestGenStatus\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMAMUX1\_RequestGenStatus\_BASE}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Request\+Gen\+Status\+\_\+\+BASE~(\textbf{ DMAMUX1\+\_\+\+BASE} + 0x00000140\+UL)}

IOPORT \label{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!EXTI\_BASE@{EXTI\_BASE}}
\index{EXTI\_BASE@{EXTI\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{EXTI\_BASE}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+BASE~(\textbf{ AHBPERIPH\+\_\+\+BASE} + 0x00001800\+UL)}

\label{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_BASE@{FLASH\_BASE}}
\index{FLASH\_BASE@{FLASH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{FLASH\_BASE}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+BASE~(0x08000000\+UL)}

FLASH base address \label{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_R\_BASE@{FLASH\_R\_BASE}}
\index{FLASH\_R\_BASE@{FLASH\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{FLASH\_R\_BASE}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+R\+\_\+\+BASE~(\textbf{ AHBPERIPH\+\_\+\+BASE} + 0x00002000\+UL)}

\label{group___peripheral__memory__map_gae69620948dea1b76e0ab7843ab719db7} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_SIZE@{FLASH\_SIZE}}
\index{FLASH\_SIZE@{FLASH\_SIZE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{FLASH\_SIZE}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+SIZE~((($\ast$((uint32\+\_\+t $\ast$)\textbf{ FLASHSIZE\+\_\+\+BASE})) \& (0x007\+FU)) $<$$<$ 10U)}

Peripheral memory map \label{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASHSIZE\_BASE@{FLASHSIZE\_BASE}}
\index{FLASHSIZE\_BASE@{FLASHSIZE\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{FLASHSIZE\_BASE}
{\footnotesize\ttfamily \#define FLASHSIZE\+\_\+\+BASE~(0x1\+FFF75\+E0\+UL)}

Flash size data register base address ~\newline
 \label{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOA\_BASE@{GPIOA\_BASE}}
\index{GPIOA\_BASE@{GPIOA\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{GPIOA\_BASE}
{\footnotesize\ttfamily \#define GPIOA\+\_\+\+BASE~(\textbf{ IOPORT\+\_\+\+BASE} + 0x00000000\+UL)}

\label{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOB\_BASE@{GPIOB\_BASE}}
\index{GPIOB\_BASE@{GPIOB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{GPIOB\_BASE}
{\footnotesize\ttfamily \#define GPIOB\+\_\+\+BASE~(\textbf{ IOPORT\+\_\+\+BASE} + 0x00000400\+UL)}

\label{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOC\_BASE@{GPIOC\_BASE}}
\index{GPIOC\_BASE@{GPIOC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{GPIOC\_BASE}
{\footnotesize\ttfamily \#define GPIOC\+\_\+\+BASE~(\textbf{ IOPORT\+\_\+\+BASE} + 0x00000800\+UL)}

\label{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOD\_BASE@{GPIOD\_BASE}}
\index{GPIOD\_BASE@{GPIOD\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{GPIOD\_BASE}
{\footnotesize\ttfamily \#define GPIOD\+\_\+\+BASE~(\textbf{ IOPORT\+\_\+\+BASE} + 0x00000\+C00\+UL)}

\label{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOF\_BASE@{GPIOF\_BASE}}
\index{GPIOF\_BASE@{GPIOF\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{GPIOF\_BASE}
{\footnotesize\ttfamily \#define GPIOF\+\_\+\+BASE~(\textbf{ IOPORT\+\_\+\+BASE} + 0x00001400\+UL)}

Device Electronic Signature \label{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!I2C1\_BASE@{I2C1\_BASE}}
\index{I2C1\_BASE@{I2C1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{I2C1\_BASE}
{\footnotesize\ttfamily \#define I2\+C1\+\_\+\+BASE~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00005400\+UL)}

\label{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!I2C2\_BASE@{I2C2\_BASE}}
\index{I2C2\_BASE@{I2C2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{I2C2\_BASE}
{\footnotesize\ttfamily \#define I2\+C2\+\_\+\+BASE~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00005800\+UL)}

\label{group___peripheral__memory__map_ga86674438f184aee4c85b6f47d3125e19} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!IOPORT\_BASE@{IOPORT\_BASE}}
\index{IOPORT\_BASE@{IOPORT\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{IOPORT\_BASE}
{\footnotesize\ttfamily \#define IOPORT\+\_\+\+BASE~(0x50000000\+UL)}

IOPORT base address \label{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!IWDG\_BASE@{IWDG\_BASE}}
\index{IWDG\_BASE@{IWDG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{IWDG\_BASE}
{\footnotesize\ttfamily \#define IWDG\+\_\+\+BASE~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00003000\+UL)}

\label{group___peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PACKAGE\_BASE@{PACKAGE\_BASE}}
\index{PACKAGE\_BASE@{PACKAGE\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{PACKAGE\_BASE}
{\footnotesize\ttfamily \#define PACKAGE\+\_\+\+BASE~(0x1\+FFF7500\+UL)}

Package data register base address ~\newline
 \label{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{PERIPH\_BASE}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BASE~(0x40000000\+UL)}

Peripheral base address \label{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PWR\_BASE@{PWR\_BASE}}
\index{PWR\_BASE@{PWR\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{PWR\_BASE}
{\footnotesize\ttfamily \#define PWR\+\_\+\+BASE~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00007000\+UL)}

\label{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!RCC\_BASE@{RCC\_BASE}}
\index{RCC\_BASE@{RCC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{RCC\_BASE}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BASE~(\textbf{ AHBPERIPH\+\_\+\+BASE} + 0x00001000\+UL)}

\label{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!RTC\_BASE@{RTC\_BASE}}
\index{RTC\_BASE@{RTC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{RTC\_BASE}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BASE~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00002800\+UL)}

\label{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SPI1\_BASE@{SPI1\_BASE}}
\index{SPI1\_BASE@{SPI1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{SPI1\_BASE}
{\footnotesize\ttfamily \#define SPI1\+\_\+\+BASE~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00013000\+UL)}

\label{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SPI2\_BASE@{SPI2\_BASE}}
\index{SPI2\_BASE@{SPI2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{SPI2\_BASE}
{\footnotesize\ttfamily \#define SPI2\+\_\+\+BASE~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00003800\+UL)}

\label{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BASE@{SRAM\_BASE}}
\index{SRAM\_BASE@{SRAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{SRAM\_BASE}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BASE~(0x20000000\+UL)}

SRAM base address \label{group___peripheral__memory__map_gaf90eb87ccfb6d49db632198f1c99d69e} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_SIZE\_MAX@{SRAM\_SIZE\_MAX}}
\index{SRAM\_SIZE\_MAX@{SRAM\_SIZE\_MAX}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{SRAM\_SIZE\_MAX}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+SIZE\+\_\+\+MAX~(0x00002000\+UL)}

maximum SRAM size (up to 8 KBytes) \label{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SYSCFG\_BASE@{SYSCFG\_BASE}}
\index{SYSCFG\_BASE@{SYSCFG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{SYSCFG\_BASE}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+BASE~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00010000\+UL)}

\label{group___peripheral__memory__map_gab6c536f4e63f5f710948483a0ed95e0d} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TAMP\_BASE@{TAMP\_BASE}}
\index{TAMP\_BASE@{TAMP\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{TAMP\_BASE}
{\footnotesize\ttfamily \#define TAMP\+\_\+\+BASE~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x0000\+B000\+UL)}

\label{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM14\_BASE@{TIM14\_BASE}}
\index{TIM14\_BASE@{TIM14\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{TIM14\_BASE}
{\footnotesize\ttfamily \#define TIM14\+\_\+\+BASE~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00002000\+UL)}

\label{group___peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM16\_BASE@{TIM16\_BASE}}
\index{TIM16\_BASE@{TIM16\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{TIM16\_BASE}
{\footnotesize\ttfamily \#define TIM16\+\_\+\+BASE~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00014400\+UL)}

\label{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM17\_BASE@{TIM17\_BASE}}
\index{TIM17\_BASE@{TIM17\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{TIM17\_BASE}
{\footnotesize\ttfamily \#define TIM17\+\_\+\+BASE~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00014800\+UL)}

\label{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM1\_BASE@{TIM1\_BASE}}
\index{TIM1\_BASE@{TIM1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{TIM1\_BASE}
{\footnotesize\ttfamily \#define TIM1\+\_\+\+BASE~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00012\+C00\+UL)}

\label{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM3\_BASE@{TIM3\_BASE}}
\index{TIM3\_BASE@{TIM3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{TIM3\_BASE}
{\footnotesize\ttfamily \#define TIM3\+\_\+\+BASE~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00000400\+UL)}

\label{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!UID\_BASE@{UID\_BASE}}
\index{UID\_BASE@{UID\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{UID\_BASE}
{\footnotesize\ttfamily \#define UID\+\_\+\+BASE~(0x1\+FFF7590\+UL)}

Unique device ID register base address \label{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USART1\_BASE@{USART1\_BASE}}
\index{USART1\_BASE@{USART1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{USART1\_BASE}
{\footnotesize\ttfamily \#define USART1\+\_\+\+BASE~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00013800\+UL)}

\label{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USART2\_BASE@{USART2\_BASE}}
\index{USART2\_BASE@{USART2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{USART2\_BASE}
{\footnotesize\ttfamily \#define USART2\+\_\+\+BASE~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00004400\+UL)}

\label{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!WWDG\_BASE@{WWDG\_BASE}}
\index{WWDG\_BASE@{WWDG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{WWDG\_BASE}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+BASE~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00002\+C00\+UL)}

