# Set the source file to run
set-src ./integration-test/histogram/histogram.c
#set-src ./integration-test/loop_load/loop_load.c
#set-src ./integration-test/min_lsq_example/min_lsq_example.c
#set-src ./integration-test/if_load_store/if_load_store.c

#compile   
compile --fast-token-delivery --add-seq-mem

# Generate the VHDL design corresponding to the source code
write-hdl

# Simulate and verify using Modelsim
simulate

# Exit the frontend
exit
