CORE
../../verilog/SVA/followed-by1.sv
--buechi --k-induction --bound 1
^\[main\.p0\] main\.x == 0 #=# \(main\.x == 1 #=# main\.x == 2\): PROVED$
^\[main\.p1\] main\.x == 0 #-# \(\(##1 main\.x == 1\) #-# \(##1 main\.x == 2\)\): PROVED$
^EXIT=0$
^SIGNAL=0$
--
^warning: ignoring
--
