<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3748" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3748{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3748{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3748{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3748{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t5_3748{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#t6_3748{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_3748{left:69px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t8_3748{left:69px;bottom:1020px;letter-spacing:-0.13px;word-spacing:-0.88px;}
#t9_3748{left:69px;bottom:1004px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#ta_3748{left:69px;bottom:979px;letter-spacing:-0.18px;word-spacing:-0.88px;}
#tb_3748{left:547px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#tc_3748{left:69px;bottom:962px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#td_3748{left:69px;bottom:716px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#te_3748{left:69px;bottom:670px;letter-spacing:0.12px;}
#tf_3748{left:155px;bottom:670px;letter-spacing:0.11px;word-spacing:0.03px;}
#tg_3748{left:69px;bottom:646px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_3748{left:69px;bottom:629px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ti_3748{left:69px;bottom:605px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tj_3748{left:69px;bottom:588px;letter-spacing:-0.15px;word-spacing:-1.14px;}
#tk_3748{left:69px;bottom:571px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_3748{left:69px;bottom:547px;letter-spacing:-0.15px;word-spacing:-1.32px;}
#tm_3748{left:69px;bottom:530px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#tn_3748{left:69px;bottom:513px;letter-spacing:-0.13px;word-spacing:-1.15px;}
#to_3748{left:69px;bottom:496px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tp_3748{left:69px;bottom:472px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tq_3748{left:69px;bottom:455px;letter-spacing:-0.15px;word-spacing:-0.92px;}
#tr_3748{left:69px;bottom:438px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#ts_3748{left:69px;bottom:412px;}
#tt_3748{left:95px;bottom:415px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_3748{left:69px;bottom:389px;}
#tv_3748{left:95px;bottom:393px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tw_3748{left:95px;bottom:376px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tx_3748{left:69px;bottom:349px;}
#ty_3748{left:95px;bottom:353px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tz_3748{left:95px;bottom:336px;letter-spacing:-0.2px;word-spacing:-0.37px;}
#t10_3748{left:69px;bottom:312px;letter-spacing:-0.15px;word-spacing:-1.2px;}
#t11_3748{left:811px;bottom:312px;letter-spacing:-0.11px;}
#t12_3748{left:69px;bottom:295px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_3748{left:233px;bottom:918px;letter-spacing:0.14px;word-spacing:-0.09px;}
#t14_3748{left:329px;bottom:918px;letter-spacing:0.13px;}
#t15_3748{left:76px;bottom:895px;letter-spacing:-0.09px;}
#t16_3748{left:180px;bottom:895px;letter-spacing:-0.1px;}
#t17_3748{left:268px;bottom:895px;letter-spacing:-0.13px;}
#t18_3748{left:76px;bottom:871px;letter-spacing:-0.11px;}
#t19_3748{left:180px;bottom:871px;letter-spacing:-0.1px;}
#t1a_3748{left:268px;bottom:871px;letter-spacing:-0.12px;}
#t1b_3748{left:293px;bottom:871px;letter-spacing:-0.37px;word-spacing:0.46px;}
#t1c_3748{left:76px;bottom:846px;letter-spacing:-0.13px;}
#t1d_3748{left:180px;bottom:846px;}
#t1e_3748{left:268px;bottom:846px;letter-spacing:-0.11px;}
#t1f_3748{left:268px;bottom:825px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1g_3748{left:76px;bottom:800px;letter-spacing:-0.14px;}
#t1h_3748{left:180px;bottom:800px;}
#t1i_3748{left:268px;bottom:800px;letter-spacing:-0.11px;}
#t1j_3748{left:268px;bottom:779px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1k_3748{left:76px;bottom:755px;letter-spacing:-0.13px;}
#t1l_3748{left:180px;bottom:755px;letter-spacing:-0.13px;}
#t1m_3748{left:268px;bottom:755px;letter-spacing:-0.14px;}

.s1_3748{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3748{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3748{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3748{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3748{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3748{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_3748{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3748" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3748Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3748" style="-webkit-user-select: none;"><object width="935" height="1210" data="3748/3748.svg" type="image/svg+xml" id="pdf3748" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3748" class="t s1_3748">20-40 </span><span id="t2_3748" class="t s1_3748">Vol. 3B </span>
<span id="t3_3748" class="t s2_3748">PERFORMANCE MONITORING </span>
<span id="t4_3748" class="t s3_3748">When a PEBS assist occurs, the last update of latency and data source information are captured by the assist and </span>
<span id="t5_3748" class="t s3_3748">written as part of the PEBS record. The PEBS sample after value (SAV), specified in PEBS CounterX Reset, operates </span>
<span id="t6_3748" class="t s3_3748">orthogonally to the tagging mechanism. Loads are randomly tagged to collect latency data. The SAV controls the </span>
<span id="t7_3748" class="t s3_3748">number of tagged loads with latency information that will be written into the PEBS record field by the PEBS assists. </span>
<span id="t8_3748" class="t s3_3748">The load latency data written to the PEBS record will be for the last tagged load operation which retired just before </span>
<span id="t9_3748" class="t s3_3748">the PEBS assist was invoked. </span>
<span id="ta_3748" class="t s3_3748">The physical layout of the PEBS records is the same as shown in Table </span><span id="tb_3748" class="t s3_3748">20-3. The specificity of Data Source entry at </span>
<span id="tc_3748" class="t s3_3748">offset A0H has been enhanced to report three pieces of information. </span>
<span id="td_3748" class="t s3_3748">The layout of MSR_PEBS_LD_LAT_THRESHOLD is the same as shown in Figure 20-17. </span>
<span id="te_3748" class="t s4_3748">20.3.4.4.3 </span><span id="tf_3748" class="t s4_3748">Precise Store Facility </span>
<span id="tg_3748" class="t s3_3748">Processors based on Sandy Bridge microarchitecture offer a precise store capability that complements the load </span>
<span id="th_3748" class="t s3_3748">latency facility. It provides a means to profile store memory references in the system. </span>
<span id="ti_3748" class="t s3_3748">Precise stores leverage the PEBS facility and provide additional information about sampled stores. Having precise </span>
<span id="tj_3748" class="t s3_3748">memory reference events with linear address information for both loads and stores can help programmers improve </span>
<span id="tk_3748" class="t s3_3748">data structure layout, eliminate remote node references, and identify cache-line conflicts in NUMA systems. </span>
<span id="tl_3748" class="t s3_3748">Only IA32_PMC3 can be used to capture precise store information. After enabling this facility, counter overflows will </span>
<span id="tm_3748" class="t s3_3748">initiate the generation of PEBS records as previously described in PEBS. Upon counter overflow hardware captures </span>
<span id="tn_3748" class="t s3_3748">the linear address and other status information of the next store that retires. This information is then written to the </span>
<span id="to_3748" class="t s3_3748">PEBS record. </span>
<span id="tp_3748" class="t s3_3748">To enable the precise store facility, software must complete the following steps. Please note that the precise store </span>
<span id="tq_3748" class="t s3_3748">facility relies on the PEBS facility, so the PEBS configuration requirements must be completed before attempting to </span>
<span id="tr_3748" class="t s3_3748">capture precise store information. </span>
<span id="ts_3748" class="t s5_3748">• </span><span id="tt_3748" class="t s3_3748">Complete the PEBS configuration steps. </span>
<span id="tu_3748" class="t s5_3748">• </span><span id="tv_3748" class="t s3_3748">Program the MEM_TRANS_RETIRED.PRECISE_STORE event in IA32_PERFEVTSEL3. Only counter 3 </span>
<span id="tw_3748" class="t s3_3748">(IA32_PMC3) supports collection of precise store information. </span>
<span id="tx_3748" class="t s5_3748">• </span><span id="ty_3748" class="t s3_3748">Set IA32_PEBS_ENABLE[3] and IA32_PEBS_ENABLE[63]. This enables IA32_PMC3 as a PEBS counter and </span>
<span id="tz_3748" class="t s3_3748">enables the precise store facility, respectively. </span>
<span id="t10_3748" class="t s3_3748">The precise store information written into a PEBS record affects entries at offsets 98H, A0H, and A8H of Table </span><span id="t11_3748" class="t s3_3748">20-3. </span>
<span id="t12_3748" class="t s3_3748">The specificity of Data Source entry at offset A0H has been enhanced to report three piece of information. </span>
<span id="t13_3748" class="t s4_3748">Table 20-13. </span><span id="t14_3748" class="t s4_3748">Layout of Data Source Field of Load Latency Record </span>
<span id="t15_3748" class="t s6_3748">Field </span><span id="t16_3748" class="t s6_3748">Position </span><span id="t17_3748" class="t s6_3748">Description </span>
<span id="t18_3748" class="t s7_3748">Source </span><span id="t19_3748" class="t s7_3748">3:0 </span><span id="t1a_3748" class="t s7_3748">See </span><span id="t1b_3748" class="t s3_3748">Table 20-4 </span>
<span id="t1c_3748" class="t s7_3748">STLB_MISS </span><span id="t1d_3748" class="t s7_3748">4 </span><span id="t1e_3748" class="t s7_3748">0: The load did not miss the STLB (hit the DTLB or STLB). </span>
<span id="t1f_3748" class="t s7_3748">1: The load missed the STLB. </span>
<span id="t1g_3748" class="t s7_3748">Lock </span><span id="t1h_3748" class="t s7_3748">5 </span><span id="t1i_3748" class="t s7_3748">0: The load was not part of a locked transaction. </span>
<span id="t1j_3748" class="t s7_3748">1: The load was part of a locked transaction. </span>
<span id="t1k_3748" class="t s7_3748">Reserved </span><span id="t1l_3748" class="t s7_3748">63:6 </span><span id="t1m_3748" class="t s7_3748">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
