// Seed: 3360249894
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input wire id_3,
    input wire id_4,
    output supply1 id_5,
    output wand module_0,
    output uwire id_7,
    input wand id_8,
    input supply1 id_9
    , id_26,
    input uwire id_10,
    input supply0 id_11,
    input tri0 id_12,
    output supply1 id_13,
    input tri0 id_14,
    input wor id_15,
    input wor id_16,
    input wire id_17,
    input wor id_18,
    input uwire id_19,
    input wire id_20,
    input wand id_21,
    output tri0 id_22,
    input supply1 id_23,
    output supply1 id_24
);
  wire id_27;
endmodule
module module_1 (
    output tri  id_0,
    output tri  id_1,
    input  wire id_2
);
  wire id_4;
  module_0(
      id_1,
      id_2,
      id_0,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0
  );
endmodule
