// Seed: 1904776257
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6, id_7, id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  reg id_6;
  initial begin
    id_6 <= 1;
    if (1) id_4 <= 1;
  end
  module_0(
      id_3, id_1, id_3, id_1, id_1
  );
endmodule
