# Data structure define
WID_W = 16
WID_WADDR = 10
WID_ACT = 16
WID_ACTADDR = 6

# For loop define
FOR_LOOP_LEVEL = 3
FOR_LOOP_K1 = 200      # N
FOR_LOOP_K2 = 100      # M
FOR_LOOP_K3 = 150      # P

# TPE architecture define
WID_WBUF_ADDR = 10       # RAMB18E2, 14-bit bit addressable
WID_ACTBUF_ADDR = 7        # RAM128X1D, 7-bit bit addressable

# Hardware spatial define
HW_D1_K1 = 4
HW_D1_K2 = 1
HW_D1_K3 = 1
HW_D1 = 4
WID_D1 = 2

HW_D2_K1 = 1
HW_D2_K2 = 5
HW_D2_K3 = 1
HW_D2 = 5

HW_D3_K1 = 1
HW_D3_K2 = 2
HW_D3_K3 = 5
HW_D3 = 10

# Hardware temporal define
HW_X_K1 = 5
HW_X_K2 = 1
HW_X_K3 = 1
HW_X = 5

HW_L_K1 = 1
HW_L_K2 = 1
HW_L_K3 = 5
HW_L = 5

HW_T_K1 = 10
HW_T_K2 = 10
HW_T_K3 = 6
HW_T = 600