============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Thu Dec 19 08:32:33 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(90)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(91)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(92)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(93)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(107)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(108)
HDL-1007 : analyze verilog file 01_src/01_rtl/ssi_control.v
HDL-1007 : undeclared symbol 'DATA2STOP_start', assumed default net type 'wire' in 01_src/01_rtl/ssi_control.v(66)
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(90)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(91)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(92)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(93)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(107)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(108)
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(90)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(91)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(92)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(93)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(107)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(108)
HDL-1007 : undeclared symbol 'sin_in', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(123)
HDL-1007 : undeclared symbol 'cos_in', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(124)
HDL-8007 ERROR: extra comma in port association list is not allowed in 01_src/01_rtl/encoder_control.v(124)
HDL-8007 ERROR: ignore module module due to previous errors in 01_src/01_rtl/encoder_control.v(18)
HDL-1007 : Verilog file '01_src/01_rtl/encoder_control.v' ignored due to errors
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(90)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(91)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(92)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(93)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(107)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(108)
HDL-1007 : undeclared symbol 'sdo_a', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(123)
HDL-1007 : undeclared symbol 'sdo_b', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(124)
HDL-1007 : undeclared symbol 'sincos_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(125)
HDL-1007 : undeclared symbol 'sincos_cs_n', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(126)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(127)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(104)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(105)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(106)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(107)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(179)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(181)
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(95)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(111)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(112)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(132)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/01_rtl/sin_control.v
HDL-8007 ERROR: cannot find port 'clk' on this module in 01_src/01_rtl/encoder_control.v(124)
HDL-8007 ERROR: cannot find port 'rst_n' on this module in 01_src/01_rtl/encoder_control.v(125)
HDL-8007 ERROR: cannot find port 'sdo_a' on this module in 01_src/01_rtl/encoder_control.v(127)
HDL-8007 ERROR: cannot find port 'sdo_b' on this module in 01_src/01_rtl/encoder_control.v(128)
HDL-8007 ERROR: cannot find port 'sincos_clk' on this module in 01_src/01_rtl/encoder_control.v(130)
HDL-8007 ERROR: cannot find port 'sincos_cs_n' on this module in 01_src/01_rtl/encoder_control.v(131)
HDL-8007 ERROR: cannot find port 'data_out' on this module in 01_src/01_rtl/encoder_control.v(132)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(104)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(105)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(106)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(107)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(179)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(181)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(95)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(111)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(112)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(133)
HDL-1007 : analyze verilog file 01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ssi_control.v
HDL-1007 : undeclared symbol 'DATA2STOP_start', assumed default net type 'wire' in 01_src/01_rtl/ssi_control.v(66)
HDL-1007 : analyze verilog file 01_src/01_rtl/sin_control.v
HDL-1007 : undeclared symbol 'conv_done', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(41)
HDL-1007 : undeclared symbol 'data_a_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(42)
HDL-1007 : undeclared symbol 'data_b_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(43)
HDL-1007 : undeclared symbol 'sclk', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(44)
HDL-1007 : undeclared symbol 'cs_n', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(45)
HDL-1007 : analyze verilog file 01_src/01_rtl/sin_control.v
HDL-1007 : undeclared symbol 'sclk', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(42)
HDL-1007 : undeclared symbol 'cs_n', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(43)
HDL-1007 : undeclared symbol 'conv_done', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(44)
HDL-1007 : undeclared symbol 'data_a_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(45)
HDL-1007 : undeclared symbol 'data_b_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/01_rtl/ads8350_sample.v
HDL-8007 ERROR: cannot find port 'clk' on this module in 01_src/01_rtl/sin_control.v(36)
HDL-8007 ERROR: cannot find port 'rst_n' on this module in 01_src/01_rtl/sin_control.v(37)
HDL-8007 ERROR: cannot find port 'key' on this module in 01_src/01_rtl/sin_control.v(38)
HDL-8007 ERROR: cannot find port 'sdo_a' on this module in 01_src/01_rtl/sin_control.v(39)
HDL-8007 ERROR: cannot find port 'sdo_b' on this module in 01_src/01_rtl/sin_control.v(40)
HDL-8007 ERROR: cannot find port 'sclk' on this module in 01_src/01_rtl/sin_control.v(42)
HDL-8007 ERROR: cannot find port 'cs_n' on this module in 01_src/01_rtl/sin_control.v(43)
HDL-8007 ERROR: cannot find port 'conv_done' on this module in 01_src/01_rtl/sin_control.v(44)
HDL-8007 ERROR: cannot find port 'data_a_out' on this module in 01_src/01_rtl/sin_control.v(45)
HDL-8007 ERROR: cannot find port 'data_b_out' on this module in 01_src/01_rtl/sin_control.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(104)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(105)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(106)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(107)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(179)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(181)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(95)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(111)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(112)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(133)
HDL-1007 : analyze verilog file 01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ssi_control.v
HDL-1007 : undeclared symbol 'DATA2STOP_start', assumed default net type 'wire' in 01_src/01_rtl/ssi_control.v(66)
HDL-1007 : analyze verilog file 01_src/01_rtl/sin_control.v
HDL-1007 : undeclared symbol 'sclk', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(42)
HDL-1007 : undeclared symbol 'cs_n', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(43)
HDL-1007 : undeclared symbol 'conv_done', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(44)
HDL-1007 : undeclared symbol 'data_a_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(45)
HDL-1007 : undeclared symbol 'data_b_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(46)
HDL-1007 : undeclared symbol 'sin_in', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(54)
HDL-1007 : undeclared symbol 'cos_in', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(55)
HDL-1007 : undeclared symbol 'sin_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(56)
HDL-1007 : undeclared symbol 'cos_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(57)
HDL-1007 : analyze verilog file 01_src/01_rtl/ads8350_sample.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/01_rtl/fir.v
HDL-8007 ERROR: cannot find port 'clk' on this module in 01_src/01_rtl/sin_control.v(52)
HDL-8007 ERROR: cannot find port 'rst_n' on this module in 01_src/01_rtl/sin_control.v(53)
HDL-8007 ERROR: cannot find port 'sin_in' on this module in 01_src/01_rtl/sin_control.v(54)
HDL-8007 ERROR: cannot find port 'cos_in' on this module in 01_src/01_rtl/sin_control.v(55)
HDL-8007 ERROR: cannot find port 'sin_out' on this module in 01_src/01_rtl/sin_control.v(56)
HDL-8007 ERROR: cannot find port 'cos_out' on this module in 01_src/01_rtl/sin_control.v(57)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(104)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(105)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(106)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(107)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(179)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(181)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(95)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(111)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(112)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(133)
HDL-1007 : analyze verilog file 01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ssi_control.v
HDL-1007 : undeclared symbol 'DATA2STOP_start', assumed default net type 'wire' in 01_src/01_rtl/ssi_control.v(66)
HDL-1007 : analyze verilog file 01_src/01_rtl/sin_control.v
HDL-1007 : undeclared symbol 'sclk', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(42)
HDL-1007 : undeclared symbol 'cs_n', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(43)
HDL-1007 : undeclared symbol 'conv_done', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(44)
HDL-1007 : undeclared symbol 'data_a_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(45)
HDL-1007 : undeclared symbol 'data_b_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(46)
HDL-1007 : undeclared symbol 'sin_in', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(54)
HDL-1007 : undeclared symbol 'cos_in', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(55)
HDL-1007 : undeclared symbol 'sin_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(56)
HDL-1007 : undeclared symbol 'cos_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(57)
HDL-1007 : analyze verilog file 01_src/01_rtl/ads8350_sample.v
HDL-1007 : analyze verilog file 01_src/01_rtl/fir.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(104)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(105)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(106)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(107)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(179)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(181)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(95)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(111)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(112)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(133)
HDL-1007 : analyze verilog file 01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ssi_control.v
HDL-1007 : undeclared symbol 'DATA2STOP_start', assumed default net type 'wire' in 01_src/01_rtl/ssi_control.v(66)
HDL-1007 : analyze verilog file 01_src/01_rtl/sin_control.v
HDL-1007 : undeclared symbol 'sclk', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(42)
HDL-1007 : undeclared symbol 'cs_n', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(43)
HDL-1007 : undeclared symbol 'conv_done', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(44)
HDL-1007 : undeclared symbol 'data_a_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(45)
HDL-1007 : undeclared symbol 'data_b_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(46)
HDL-1007 : undeclared symbol 'sin_in', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(54)
HDL-1007 : undeclared symbol 'cos_in', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(55)
HDL-1007 : undeclared symbol 'sin_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(56)
HDL-1007 : undeclared symbol 'cos_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(57)
HDL-1007 : analyze verilog file 01_src/01_rtl/ads8350_sample.v
HDL-1007 : analyze verilog file 01_src/01_rtl/fir.v
HDL-1007 : analyze verilog file 01_src/01_rtl/filter_verilog.v
HDL-1007 : analyze verilog file 01_src/01_rtl/sin_control.v
HDL-1007 : undeclared symbol 'sclk', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(44)
HDL-1007 : undeclared symbol 'cs_n', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(45)
HDL-1007 : undeclared symbol 'conv_done', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(46)
HDL-1007 : undeclared symbol 'data_a_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(47)
HDL-1007 : undeclared symbol 'data_b_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(48)
HDL-1007 : undeclared symbol 'sin_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(58)
HDL-1007 : undeclared symbol 'cos_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(59)
HDL-1007 : analyze verilog file 01_src/01_rtl/filter_verilog.v
HDL-1007 : analyze verilog file 01_src/01_rtl/fir.v
HDL-1007 : analyze verilog file 01_src/01_rtl/sin_control.v
HDL-1007 : undeclared symbol 'sclk', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(44)
HDL-1007 : undeclared symbol 'cs_n', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(45)
HDL-1007 : undeclared symbol 'conv_done', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(46)
HDL-1007 : undeclared symbol 'data_a_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(47)
HDL-1007 : undeclared symbol 'data_b_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(48)
HDL-1007 : undeclared symbol 'sin_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(59)
HDL-1007 : undeclared symbol 'cos_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(60)
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file 01_src/01_rtl/fir.v
RUN-1001 : reset_run syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(95)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(111)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(112)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(133)
HDL-1007 : analyze verilog file 01_src/01_rtl/sin_control.v
HDL-1007 : undeclared symbol 'sclk', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(46)
HDL-1007 : undeclared symbol 'cs_n', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(47)
HDL-1007 : undeclared symbol 'conv_done', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(48)
HDL-1007 : undeclared symbol 'data_a_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(49)
HDL-1007 : undeclared symbol 'data_b_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(50)
HDL-1007 : undeclared symbol 'sin_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(64)
HDL-1007 : undeclared symbol 'cos_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(65)
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(95)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(111)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(112)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(133)
HDL-1007 : analyze verilog file 01_src/01_rtl/sin_control.v
HDL-1007 : undeclared symbol 'sin_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(68)
HDL-1007 : undeclared symbol 'cos_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(69)
HDL-1007 : analyze verilog file 01_src/01_rtl/ads8350_sample.v
HDL-1007 : analyze verilog file 01_src/01_rtl/sin_control.v
HDL-1007 : undeclared symbol 'sin_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(67)
HDL-1007 : undeclared symbol 'cos_out', assumed default net type 'wire' in 01_src/01_rtl/sin_control.v(68)
HDL-1007 : analyze verilog file 01_src/01_rtl/ads8350_sample.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(95)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(111)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(112)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(133)
HDL-1007 : analyze verilog file 01_src/01_rtl/fir.v
HDL-1007 : analyze verilog file 01_src/01_rtl/sin_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/filter_verilog.v
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file 01_src/01_rtl/filter_verilog.v
HDL-1007 : analyze verilog file 01_src/01_rtl/fir.v
HDL-1007 : analyze verilog file 01_src/01_rtl/sin_control.v
RUN-1001 : reset_run syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(95)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(111)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(112)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(126)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(127)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(144)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/01_rtl/tawa_control.v
HDL-8007 ERROR: cannot find port 'clk' on this module in 01_src/01_rtl/encoder_control.v(119)
HDL-8007 ERROR: cannot find port 'rst_n' on this module in 01_src/01_rtl/encoder_control.v(120)
HDL-8007 ERROR: cannot find port 'key' on this module in 01_src/01_rtl/encoder_control.v(122)
HDL-8007 ERROR: cannot find port 'data_in' on this module in 01_src/01_rtl/encoder_control.v(123)
HDL-8007 ERROR: cannot find port 'RE' on this module in 01_src/01_rtl/encoder_control.v(125)
HDL-8007 ERROR: cannot find port 'uart_txd' on this module in 01_src/01_rtl/encoder_control.v(126)
HDL-8007 ERROR: cannot find port 'data_out' on this module in 01_src/01_rtl/encoder_control.v(127)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(104)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(105)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(106)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(107)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(179)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(181)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(95)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(111)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(112)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(126)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(127)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(144)
HDL-1007 : analyze verilog file 01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ssi_control.v
HDL-1007 : undeclared symbol 'DATA2STOP_start', assumed default net type 'wire' in 01_src/01_rtl/ssi_control.v(66)
HDL-1007 : analyze verilog file 01_src/01_rtl/sin_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ads8350_sample.v
HDL-1007 : analyze verilog file 01_src/01_rtl/fir.v
HDL-1007 : analyze verilog file 01_src/01_rtl/filter_verilog.v
HDL-1007 : analyze verilog file 01_src/01_rtl/tawa_control.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(104)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(105)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(106)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(107)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(179)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(181)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(95)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(111)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(112)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(126)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(127)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(144)
HDL-1007 : analyze verilog file 01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ssi_control.v
HDL-1007 : undeclared symbol 'DATA2STOP_start', assumed default net type 'wire' in 01_src/01_rtl/ssi_control.v(66)
HDL-1007 : analyze verilog file 01_src/01_rtl/sin_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ads8350_sample.v
HDL-1007 : analyze verilog file 01_src/01_rtl/fir.v
HDL-1007 : analyze verilog file 01_src/01_rtl/filter_verilog.v
HDL-1007 : analyze verilog file 01_src/01_rtl/tawa_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/crc_calc.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(104)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(105)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(106)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(107)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(179)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(181)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(95)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(111)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(112)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(126)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(127)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(144)
HDL-1007 : analyze verilog file 01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ssi_control.v
HDL-1007 : undeclared symbol 'DATA2STOP_start', assumed default net type 'wire' in 01_src/01_rtl/ssi_control.v(66)
HDL-1007 : analyze verilog file 01_src/01_rtl/sin_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ads8350_sample.v
HDL-1007 : analyze verilog file 01_src/01_rtl/fir.v
HDL-1007 : analyze verilog file 01_src/01_rtl/filter_verilog.v
HDL-1007 : analyze verilog file 01_src/01_rtl/tawa_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/crc_calc.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_control.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(104)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(105)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(106)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(107)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(179)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(181)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(95)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(111)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(112)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(126)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(127)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(144)
HDL-1007 : analyze verilog file 01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ssi_control.v
HDL-1007 : undeclared symbol 'DATA2STOP_start', assumed default net type 'wire' in 01_src/01_rtl/ssi_control.v(66)
HDL-1007 : analyze verilog file 01_src/01_rtl/sin_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ads8350_sample.v
HDL-1007 : analyze verilog file 01_src/01_rtl/fir.v
HDL-1007 : analyze verilog file 01_src/01_rtl/filter_verilog.v
HDL-1007 : analyze verilog file 01_src/01_rtl/tawa_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/crc_calc.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_recv.v
HDL-8007 ERROR: cannot find port 'data_in' on this module in 01_src/01_rtl/tawa_control.v(70)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(104)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(105)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(106)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(107)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(179)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(181)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(95)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(111)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(112)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(126)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(127)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(144)
HDL-1007 : analyze verilog file 01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ssi_control.v
HDL-1007 : undeclared symbol 'DATA2STOP_start', assumed default net type 'wire' in 01_src/01_rtl/ssi_control.v(66)
HDL-1007 : analyze verilog file 01_src/01_rtl/sin_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ads8350_sample.v
HDL-1007 : analyze verilog file 01_src/01_rtl/fir.v
HDL-1007 : analyze verilog file 01_src/01_rtl/filter_verilog.v
HDL-1007 : analyze verilog file 01_src/01_rtl/tawa_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/crc_calc.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_recv.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_send.v
HDL-8007 ERROR: cannot find port 'data_in' on this module in 01_src/01_rtl/tawa_control.v(70)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(104)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(105)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(106)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(107)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(179)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(181)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(95)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(111)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(112)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(126)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(127)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(144)
HDL-1007 : analyze verilog file 01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ssi_control.v
HDL-1007 : undeclared symbol 'DATA2STOP_start', assumed default net type 'wire' in 01_src/01_rtl/ssi_control.v(66)
HDL-1007 : analyze verilog file 01_src/01_rtl/sin_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ads8350_sample.v
HDL-1007 : analyze verilog file 01_src/01_rtl/fir.v
HDL-1007 : analyze verilog file 01_src/01_rtl/filter_verilog.v
HDL-1007 : analyze verilog file 01_src/01_rtl/tawa_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/crc_calc.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_recv.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_send.v
HDL-8007 ERROR: cannot find port 'data_in' on this module in 01_src/01_rtl/tawa_control.v(70)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(104)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(105)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(106)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(107)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(179)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(181)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(95)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(111)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(112)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(128)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(142)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(143)
HDL-1007 : analyze verilog file 01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ssi_control.v
HDL-1007 : undeclared symbol 'DATA2STOP_start', assumed default net type 'wire' in 01_src/01_rtl/ssi_control.v(66)
HDL-1007 : analyze verilog file 01_src/01_rtl/sin_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ads8350_sample.v
HDL-1007 : analyze verilog file 01_src/01_rtl/fir.v
HDL-1007 : analyze verilog file 01_src/01_rtl/filter_verilog.v
HDL-1007 : analyze verilog file 01_src/01_rtl/tawa_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/crc_calc.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_recv.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_send.v
HDL-8007 ERROR: cannot find port 'data_in' on this module in 01_src/01_rtl/tawa_control.v(70)
RUN-1001 : reset_run syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(104)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(105)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(106)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(107)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(179)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(181)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(95)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(111)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(112)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(128)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(142)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(143)
HDL-1007 : analyze verilog file 01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ssi_control.v
HDL-1007 : undeclared symbol 'DATA2STOP_start', assumed default net type 'wire' in 01_src/01_rtl/ssi_control.v(66)
HDL-1007 : analyze verilog file 01_src/01_rtl/sin_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ads8350_sample.v
HDL-1007 : analyze verilog file 01_src/01_rtl/fir.v
HDL-1007 : analyze verilog file 01_src/01_rtl/filter_verilog.v
HDL-1007 : analyze verilog file 01_src/01_rtl/tawa_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/crc_calc.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_recv.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_send.v
HDL-8007 ERROR: cannot find port 'data_in' on this module in 01_src/01_rtl/tawa_control.v(85)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(104)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(105)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(106)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(107)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(179)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(181)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(95)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(111)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(112)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(128)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(142)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(143)
HDL-1007 : analyze verilog file 01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ssi_control.v
HDL-1007 : undeclared symbol 'DATA2STOP_start', assumed default net type 'wire' in 01_src/01_rtl/ssi_control.v(66)
HDL-1007 : analyze verilog file 01_src/01_rtl/sin_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ads8350_sample.v
HDL-1007 : analyze verilog file 01_src/01_rtl/fir.v
HDL-1007 : analyze verilog file 01_src/01_rtl/filter_verilog.v
HDL-1007 : analyze verilog file 01_src/01_rtl/tawa_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/crc_calc.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_recv.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_send.v
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(95)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(111)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(112)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(128)
HDL-1007 : undeclared symbol 'tawa_a_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(141)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(142)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(143)
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(95)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(111)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(112)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(128)
HDL-1007 : undeclared symbol 'tawa_a_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(141)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(142)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(143)
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(95)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(111)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(112)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(128)
HDL-1007 : undeclared symbol 'tawa_a_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(141)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(142)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(143)
HDL-1007 : undeclared symbol 'endat_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(152)
HDL-1007 : undeclared symbol 'endat_clk_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(153)
HDL-1007 : undeclared symbol 'endat_data_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(154)
HDL-1007 : undeclared symbol 'endat_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(156)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/01_rtl/endat_contol.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(95)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(111)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(112)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(128)
HDL-1007 : undeclared symbol 'tawa_a_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(141)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(142)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(143)
HDL-1007 : undeclared symbol 'endat_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(152)
HDL-1007 : undeclared symbol 'endat_clk_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(153)
HDL-1007 : undeclared symbol 'endat_data_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(154)
HDL-1007 : undeclared symbol 'endat_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(156)
HDL-1007 : analyze verilog file 01_src/01_rtl/endat_contol.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/01_rtl/endat_control_smaple.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(95)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(111)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(112)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(128)
HDL-1007 : undeclared symbol 'tawa_a_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(141)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(142)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(143)
HDL-1007 : undeclared symbol 'endat_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(152)
HDL-1007 : undeclared symbol 'endat_clk_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(153)
HDL-1007 : undeclared symbol 'endat_data_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(154)
HDL-1007 : undeclared symbol 'endat_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(156)
HDL-1007 : analyze verilog file 01_src/01_rtl/endat_control_smaple.v
RUN-1001 : reset_run syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : reset_run phy_1.
RUN-8001 ERROR: Can't launch run syn_1 to step opt_rtl now.
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(94)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(95)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(96)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(97)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(98)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(111)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(112)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(128)
HDL-1007 : undeclared symbol 'tawa_a_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(141)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(142)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(143)
HDL-1007 : undeclared symbol 'endat_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(152)
HDL-1007 : undeclared symbol 'endat_clk_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(153)
HDL-1007 : undeclared symbol 'endat_data_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(154)
HDL-1007 : undeclared symbol 'endat_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(155)
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
