xrun(64): 20.09-s017: (c) Copyright 1995-2021 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s017: Started on Mar 22, 2025 at 18:19:08 PDT
xrun
	-define INITIALIZE_MEMORY
	-xminitialize 0
	+gui
	+access+rwc
	+xm64bit
	+xmstatus
	+xmtimescale+1ns/1ps
	+xmoveride_timescale
	-v ./core.pnr.v
	./sram_w16_64b.pnr.v
	./sram_w16_160b.pnr.v
	-v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v
	-clean
	./verilog/core_tb.v

   User defined plus("+") options:
	+xmoveride_timescale

xrun: *N,CLEAN: Removing existing directory ./xcelium.d.
file: ./sram_w16_64b.pnr.v
	module worklib.sram_w16_64b:v
		errors: 0, warnings: 0
file: ./sram_w16_160b.pnr.v
	module worklib.sram_w16_160b:v
		errors: 0, warnings: 0
file: ./verilog/core_tb.v
	module worklib.core_tb:v
		errors: 0, warnings: 0
file: ./core.pnr.v
	module core.core:v
		errors: 0, warnings: 0
file: ./core.pnr.v
	module core.mac_array_col8_bw8_bw_psum20_pr8:v
		errors: 0, warnings: 0
	module core.ofifo_col8_bw20:v
		errors: 0, warnings: 0
file: ./core.pnr.v
	module core.mac_col_bw8_bw_psum20_pr8_col_id1:v
		errors: 0, warnings: 0
	module core.mac_col_bw8_bw_psum20_pr8_col_id2:v
		errors: 0, warnings: 0
	module core.mac_col_bw8_bw_psum20_pr8_col_id3:v
		errors: 0, warnings: 0
	module core.mac_col_bw8_bw_psum20_pr8_col_id4:v
		errors: 0, warnings: 0
	module core.mac_col_bw8_bw_psum20_pr8_col_id5:v
		errors: 0, warnings: 0
	module core.mac_col_bw8_bw_psum20_pr8_col_id6:v
		errors: 0, warnings: 0
	module core.mac_col_bw8_bw_psum20_pr8_col_id7:v
		errors: 0, warnings: 0
	module core.mac_col_bw8_bw_psum20_pr8_col_id8:v
		errors: 0, warnings: 0
	module core.fifo_depth16_bw20_simd1_7:v
		errors: 0, warnings: 0
	module core.fifo_depth16_bw20_simd1_6:v
		errors: 0, warnings: 0
	module core.fifo_depth16_bw20_simd1_0:v
		errors: 0, warnings: 0
	module core.fifo_depth16_bw20_simd1_1:v
		errors: 0, warnings: 0
	module core.fifo_depth16_bw20_simd1_2:v
		errors: 0, warnings: 0
	module core.fifo_depth16_bw20_simd1_3:v
		errors: 0, warnings: 0
	module core.fifo_depth16_bw20_simd1_4:v
		errors: 0, warnings: 0
	module core.fifo_depth16_bw20_simd1_5:v
		errors: 0, warnings: 0
file: ./core.pnr.v
	module core.mac_8in_bw8_bw_psum20_pr8_7:v
		errors: 0, warnings: 0
	module core.mac_8in_bw8_bw_psum20_pr8_6:v
		errors: 0, warnings: 0
	module core.mac_8in_bw8_bw_psum20_pr8_5:v
		errors: 0, warnings: 0
	module core.mac_8in_bw8_bw_psum20_pr8_4:v
		errors: 0, warnings: 0
	module core.mac_8in_bw8_bw_psum20_pr8_3:v
		errors: 0, warnings: 0
	module core.mac_8in_bw8_bw_psum20_pr8_2:v
		errors: 0, warnings: 0
	module core.mac_8in_bw8_bw_psum20_pr8_1:v
		errors: 0, warnings: 0
	module core.mac_8in_bw8_bw_psum20_pr8_0:v
		errors: 0, warnings: 0
	module core.fifo_mux_16_1_bw20_simd1_7:v
		errors: 0, warnings: 0
	module core.fifo_mux_16_1_bw20_simd1_6:v
		errors: 0, warnings: 0
	module core.fifo_mux_16_1_bw20_simd1_0:v
		errors: 0, warnings: 0
	module core.fifo_mux_16_1_bw20_simd1_1:v
		errors: 0, warnings: 0
	module core.fifo_mux_16_1_bw20_simd1_2:v
		errors: 0, warnings: 0
	module core.fifo_mux_16_1_bw20_simd1_3:v
		errors: 0, warnings: 0
	module core.fifo_mux_16_1_bw20_simd1_4:v
		errors: 0, warnings: 0
	module core.fifo_mux_16_1_bw20_simd1_5:v
		errors: 0, warnings: 0
file: ./core.pnr.v
	module core.fifo_mux_8_1_bw20_simd1_15:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_119:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_14:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_118:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_12:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_13:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_112:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_0:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_1:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_113:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_2:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_3:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_114:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_4:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_5:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_115:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_6:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_7:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_116:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_8:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_9:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_117:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_10:v
		errors: 0, warnings: 0
	module core.fifo_mux_8_1_bw20_simd1_11:v
		errors: 0, warnings: 0
file: ./core.pnr.v
	module core.fifo_mux_2_1_bw20_simd1_105:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_106:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_107:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_108:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_109:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_110:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_111:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_98:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_99:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_100:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_101:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_102:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_103:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_104:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_84:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_85:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_86:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_87:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_88:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_89:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_90:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_91:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_92:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_93:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_94:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_95:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_96:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_97:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_0:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_1:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_2:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_3:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_4:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_5:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_6:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_7:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_8:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_9:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_10:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_11:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_12:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_13:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_14:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_15:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_16:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_17:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_18:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_19:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_20:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_21:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_22:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_23:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_24:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_25:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_26:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_27:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_28:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_29:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_30:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_31:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_32:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_33:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_34:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_35:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_36:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_37:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_38:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_39:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_40:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_41:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_42:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_43:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_44:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_45:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_46:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_47:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_48:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_49:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_50:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_51:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_52:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_53:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_54:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_55:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_56:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_57:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_58:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_59:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_60:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_61:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_62:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_63:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_64:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_65:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_66:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_67:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_68:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_69:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_70:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_71:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_72:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_73:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_74:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_75:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_76:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_77:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_78:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_79:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_80:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_81:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_82:v
		errors: 0, warnings: 0
	module core.fifo_mux_2_1_bw20_simd1_83:v
		errors: 0, warnings: 0
file: /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v
	module tcbn65gplus.AN4D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.AO21D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.AO22D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.AOI211D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.AOI21D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.AOI221D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.AOI221D1:v
		errors: 0, warnings: 0
	module tcbn65gplus.AOI22D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.AOI22D1:v
		errors: 0, warnings: 0
	module tcbn65gplus.AOI31D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.AOI32D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.BUFFD1:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKAN2D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKAN2D4:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKBD0:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKBD1:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKBD12:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKBD16:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKBD2:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKBD3:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKBD4:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKBD6:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKBD8:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKMUX2D1:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKMUX2D2:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKMUX2D4:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKND0:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKND1:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKND12:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKND2:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKND2D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKND2D1:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKND2D2:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKND3:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKND4:v
		errors: 0, warnings: 0
	module tcbn65gplus.CKND8:v
		errors: 0, warnings: 0
	module tcbn65gplus.CMPE42D1:v
		errors: 0, warnings: 0
	module tcbn65gplus.DFCND1:v
		errors: 0, warnings: 0
	module tcbn65gplus.DFCNQD1:v
		errors: 0, warnings: 0
	module tcbn65gplus.DFQD1:v
		errors: 0, warnings: 0
	module tcbn65gplus.DFSND1:v
		errors: 0, warnings: 0
	module tcbn65gplus.DFSNQD1:v
		errors: 0, warnings: 0
	module tcbn65gplus.EDFCND1:v
		errors: 0, warnings: 0
	module tcbn65gplus.EDFCNQD1:v
		errors: 0, warnings: 0
	module tcbn65gplus.EDFQD1:v
		errors: 0, warnings: 0
	module tcbn65gplus.FA1D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.IAO21D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.IND2D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.IND3D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.INR2D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.INR2XD0:v
		errors: 0, warnings: 0
	module tcbn65gplus.INR2XD1:v
		errors: 0, warnings: 0
	module tcbn65gplus.INR3D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.INR4D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.IOA21D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.MAOI22D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.MOAI22D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.MUX2D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.MUX2ND0:v
		errors: 0, warnings: 0
	module tcbn65gplus.ND2D1:v
		errors: 0, warnings: 0
	module tcbn65gplus.ND3D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.ND4D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.NR2D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.NR2XD0:v
		errors: 0, warnings: 0
	module tcbn65gplus.NR2XD1:v
		errors: 0, warnings: 0
	module tcbn65gplus.NR3D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.NR4D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.OA21D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.OA22D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.OAI21D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.OAI221D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.OAI222D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.OAI222D1:v
		errors: 0, warnings: 0
	module tcbn65gplus.OAI22D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.OAI22D1:v
		errors: 0, warnings: 0
	module tcbn65gplus.OAI31D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.OAI32D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.OAI33D1:v
		errors: 0, warnings: 0
	module tcbn65gplus.OR2D0:v
		errors: 0, warnings: 0
	module tcbn65gplus.OR2D1:v
		errors: 0, warnings: 0
	module tcbn65gplus.OR4D0:v
		errors: 0, warnings: 0
	primitive tcbn65gplus.tsmc_mux:v
		errors: 0, warnings: 0
	primitive tcbn65gplus.tsmc_xbuf:v
		errors: 0, warnings: 0
	primitive tcbn65gplus.tsmc_dff:v
		errors: 0, warnings: 0
xmvlog: Memory Usage - Current physical: 22.6M, Current virtual: 93.3M
xmvlog: CPU Usage - 0.0s system + 1.1s user = 1.1s total (1.6s, 70.9% cpu)
		Caching library 'worklib' ....... Done
		Caching library 'core' ....... Done
		Caching library 'tcbn65gplus' ....... Done
	Elaborating the design hierarchy:
   DFSND1 load_ready_q_reg (.CP(clk_clone3),
                         |
xmelab: *W,CUVWSP (./core.pnr.v,13312|25): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,7690): Q

   DFSND1 load_ready_q_reg (.CP(clk_clone1),
                         |
xmelab: *W,CUVWSP (./core.pnr.v,27257|25): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,7690): Q

   DFCND1 cnt_q_reg_2_ (.CDN(n1),
                     |
xmelab: *W,CUVWSP (./core.pnr.v,34262|21): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): Q

   DFSND1 load_ready_q_reg (.CP(clk_clone3),
                         |
xmelab: *W,CUVWSP (./core.pnr.v,41146|25): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,7690): Q

   DFCND1 cnt_q_reg_0_ (.CDN(n1),
                     |
xmelab: *W,CUVWSP (./core.pnr.v,41150|21): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): Q

   DFSND1 load_ready_q_reg (.CP(clk_clone1),
                         |
xmelab: *W,CUVWSP (./core.pnr.v,55289|25): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,7690): Q

   DFCND1 cnt_q_reg_0_ (.CDN(n67),
                     |
xmelab: *W,CUVWSP (./core.pnr.v,55293|21): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,4786): Q

   ofifo_col8_bw20 ofifo_inst (.in({ array_out[159],
                            |
xmelab: *W,CUVWSP (./core.pnr.v,91724|28): 2 output ports were not connected:
xmelab: (./core.pnr.v,90649): o_valid
xmelab: (./core.pnr.v,90651): o_full

   fifo_depth16_bw20_simd1_7 col_idx_0__fifo_instance (.rd_clk_clone5(clk_clone17),
                                                    |
xmelab: *W,CUVWSP (./core.pnr.v,90727|52): 2 output ports were not connected:
xmelab: (./core.pnr.v,59067): o_full
xmelab: (./core.pnr.v,59068): o_empty

   EDFCND1 rd_ptr_reg_2_ (.CDN(n2),
                       |
xmelab: *W,CUVWSP (./core.pnr.v,59376|23): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,8476): QN

   fifo_depth16_bw20_simd1_6 col_idx_1__fifo_instance (.in({ in[39],
                                                    |
xmelab: *W,CUVWSP (./core.pnr.v,90777|52): 2 output ports were not connected:
xmelab: (./core.pnr.v,63178): o_full
xmelab: (./core.pnr.v,63179): o_empty

   EDFCND1 rd_ptr_reg_2_ (.CDN(n2),
                       |
xmelab: *W,CUVWSP (./core.pnr.v,63485|23): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,8476): QN

   fifo_depth16_bw20_simd1_5 col_idx_2__fifo_instance (.in({ in[59],
                                                    |
xmelab: *W,CUVWSP (./core.pnr.v,90827|52): 2 output ports were not connected:
xmelab: (./core.pnr.v,88166): o_full
xmelab: (./core.pnr.v,88167): o_empty

   EDFCND1 rd_ptr_reg_2_ (.CDN(n383),
                       |
xmelab: *W,CUVWSP (./core.pnr.v,88473|23): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,8476): QN

   fifo_depth16_bw20_simd1_4 col_idx_3__fifo_instance (.in({ in[79],
                                                    |
xmelab: *W,CUVWSP (./core.pnr.v,90875|52): 2 output ports were not connected:
xmelab: (./core.pnr.v,84034): o_full
xmelab: (./core.pnr.v,84035): o_empty

   EDFCND1 rd_ptr_reg_2_ (.CDN(n383),
                       |
xmelab: *W,CUVWSP (./core.pnr.v,84342|23): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,8476): QN

   fifo_depth16_bw20_simd1_3 col_idx_4__fifo_instance (.in({ in[99],
                                                    |
xmelab: *W,CUVWSP (./core.pnr.v,90924|52): 2 output ports were not connected:
xmelab: (./core.pnr.v,79852): o_full
xmelab: (./core.pnr.v,79853): o_empty

   EDFCND1 rd_ptr_reg_2_ (.CDN(n383),
                       |
xmelab: *W,CUVWSP (./core.pnr.v,80197|23): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,8476): QN

   fifo_depth16_bw20_simd1_2 col_idx_5__fifo_instance (.in({ in[119],
                                                    |
xmelab: *W,CUVWSP (./core.pnr.v,90973|52): 2 output ports were not connected:
xmelab: (./core.pnr.v,75638): o_full
xmelab: (./core.pnr.v,75639): o_empty

   EDFCND1 rd_ptr_reg_2_ (.CDN(n383),
                       |
xmelab: *W,CUVWSP (./core.pnr.v,76013|23): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,8476): QN

   fifo_depth16_bw20_simd1_1 col_idx_6__fifo_instance (.in({ in[139],
                                                    |
xmelab: *W,CUVWSP (./core.pnr.v,91022|52): 2 output ports were not connected:
xmelab: (./core.pnr.v,71495): o_full
xmelab: (./core.pnr.v,71496): o_empty

   EDFCND1 rd_ptr_reg_2_ (.CDN(n383),
                       |
xmelab: *W,CUVWSP (./core.pnr.v,71802|23): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,8476): QN

   fifo_depth16_bw20_simd1_0 col_idx_7__fifo_instance (.in({ in[159],
                                                    |
xmelab: *W,CUVWSP (./core.pnr.v,91069|52): 2 output ports were not connected:
xmelab: (./core.pnr.v,67344): o_full
xmelab: (./core.pnr.v,67345): o_empty

   EDFCND1 rd_ptr_reg_2_ (.CDN(n383),
                       |
xmelab: *W,CUVWSP (./core.pnr.v,67655|23): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,8476): QN

	Top level design units:
		core_tb
	Building instance overlay tables: 
    mem_in[9*bw-1:8*bw] = Q[q][8];
         |
xmelab: *W,BNDWRN (./verilog/core_tb.v,210|9): Bit-select or part-select index out of declared bounds.
    mem_in[9*bw-1:8*bw] = Q[q][8];
                              |
xmelab: *W,BNDWRN (./verilog/core_tb.v,210|30): Bit-select or part-select index out of declared bounds.
    mem_in[10*bw-1:9*bw] = Q[q][9];
         |
xmelab: *W,BNDWRN (./verilog/core_tb.v,211|9): Bit-select or part-select index out of declared bounds.
    mem_in[10*bw-1:9*bw] = Q[q][9];
                               |
xmelab: *W,BNDWRN (./verilog/core_tb.v,211|31): Bit-select or part-select index out of declared bounds.
    mem_in[11*bw-1:10*bw] = Q[q][10];
         |
xmelab: *W,BNDWRN (./verilog/core_tb.v,212|9): Bit-select or part-select index out of declared bounds.
    mem_in[11*bw-1:10*bw] = Q[q][10];
                                |
xmelab: *W,BNDWRN (./verilog/core_tb.v,212|32): Bit-select or part-select index out of declared bounds.
    mem_in[12*bw-1:11*bw] = Q[q][11];
         |
xmelab: *W,BNDWRN (./verilog/core_tb.v,213|9): Bit-select or part-select index out of declared bounds.
    mem_in[12*bw-1:11*bw] = Q[q][11];
                                |
xmelab: *W,BNDWRN (./verilog/core_tb.v,213|32): Bit-select or part-select index out of declared bounds.
    mem_in[13*bw-1:12*bw] = Q[q][12];
         |
xmelab: *W,BNDWRN (./verilog/core_tb.v,214|9): Bit-select or part-select index out of declared bounds.
    mem_in[13*bw-1:12*bw] = Q[q][12];
                                |
xmelab: *W,BNDWRN (./verilog/core_tb.v,214|32): Bit-select or part-select index out of declared bounds.
    mem_in[14*bw-1:13*bw] = Q[q][13];
         |
xmelab: *W,BNDWRN (./verilog/core_tb.v,215|9): Bit-select or part-select index out of declared bounds.
    mem_in[14*bw-1:13*bw] = Q[q][13];
                                |
xmelab: *W,BNDWRN (./verilog/core_tb.v,215|32): Bit-select or part-select index out of declared bounds.
    mem_in[15*bw-1:14*bw] = Q[q][14];
         |
xmelab: *W,BNDWRN (./verilog/core_tb.v,216|9): Bit-select or part-select index out of declared bounds.
    mem_in[15*bw-1:14*bw] = Q[q][14];
                                |
xmelab: *W,BNDWRN (./verilog/core_tb.v,216|32): Bit-select or part-select index out of declared bounds.
    mem_in[16*bw-1:15*bw] = Q[q][15];
         |
xmelab: *W,BNDWRN (./verilog/core_tb.v,217|9): Bit-select or part-select index out of declared bounds.
    mem_in[16*bw-1:15*bw] = Q[q][15];
                                |
xmelab: *W,BNDWRN (./verilog/core_tb.v,217|32): Bit-select or part-select index out of declared bounds.
    mem_in[9*bw-1:8*bw] = K[q][8];
         |
xmelab: *W,BNDWRN (./verilog/core_tb.v,251|9): Bit-select or part-select index out of declared bounds.
    mem_in[9*bw-1:8*bw] = K[q][8];
                              |
xmelab: *W,BNDWRN (./verilog/core_tb.v,251|30): Bit-select or part-select index out of declared bounds.
    mem_in[10*bw-1:9*bw] = K[q][9];
         |
xmelab: *W,BNDWRN (./verilog/core_tb.v,252|9): Bit-select or part-select index out of declared bounds.
    mem_in[10*bw-1:9*bw] = K[q][9];
                               |
xmelab: *W,BNDWRN (./verilog/core_tb.v,252|31): Bit-select or part-select index out of declared bounds.
    mem_in[11*bw-1:10*bw] = K[q][10];
         |
xmelab: *W,BNDWRN (./verilog/core_tb.v,253|9): Bit-select or part-select index out of declared bounds.
    mem_in[11*bw-1:10*bw] = K[q][10];
                                |
xmelab: *W,BNDWRN (./verilog/core_tb.v,253|32): Bit-select or part-select index out of declared bounds.
    mem_in[12*bw-1:11*bw] = K[q][11];
         |
xmelab: *W,BNDWRN (./verilog/core_tb.v,254|9): Bit-select or part-select index out of declared bounds.
    mem_in[12*bw-1:11*bw] = K[q][11];
                                |
xmelab: *W,BNDWRN (./verilog/core_tb.v,254|32): Bit-select or part-select index out of declared bounds.
    mem_in[13*bw-1:12*bw] = K[q][12];
         |
xmelab: *W,BNDWRN (./verilog/core_tb.v,255|9): Bit-select or part-select index out of declared bounds.
    mem_in[13*bw-1:12*bw] = K[q][12];
                                |
xmelab: *W,BNDWRN (./verilog/core_tb.v,255|32): Bit-select or part-select index out of declared bounds.
    mem_in[14*bw-1:13*bw] = K[q][13];
         |
xmelab: *W,BNDWRN (./verilog/core_tb.v,256|9): Bit-select or part-select index out of declared bounds.
    mem_in[14*bw-1:13*bw] = K[q][13];
                                |
xmelab: *W,BNDWRN (./verilog/core_tb.v,256|32): Bit-select or part-select index out of declared bounds.
    mem_in[15*bw-1:14*bw] = K[q][14];
         |
xmelab: *W,BNDWRN (./verilog/core_tb.v,257|9): Bit-select or part-select index out of declared bounds.
    mem_in[15*bw-1:14*bw] = K[q][14];
                                |
xmelab: *W,BNDWRN (./verilog/core_tb.v,257|32): Bit-select or part-select index out of declared bounds.
    mem_in[16*bw-1:15*bw] = K[q][15];
         |
xmelab: *W,BNDWRN (./verilog/core_tb.v,258|9): Bit-select or part-select index out of declared bounds.
    mem_in[16*bw-1:15*bw] = K[q][15];
                                |
xmelab: *W,BNDWRN (./verilog/core_tb.v,258|32): Bit-select or part-select index out of declared bounds.
.................... Done
	Generating native compiled code:
		worklib.core_tb:v <0x79694a69>
			streams:  28, words: 40266
		core.fifo_mux_16_1_bw20_simd1_0:v <0x437bb26c>
			streams:   0, words:     0
		core.fifo_depth16_bw20_simd1_0:v <0x5e22215d>
			streams:   0, words:     0
		core.fifo_mux_16_1_bw20_simd1_1:v <0x6887a784>
			streams:   0, words:     0
		core.fifo_depth16_bw20_simd1_1:v <0x16a6ecac>
			streams:   0, words:     0
		core.fifo_mux_16_1_bw20_simd1_2:v <0x20271f22>
			streams:   0, words:     0
		core.fifo_depth16_bw20_simd1_2:v <0x4a077d65>
			streams:   0, words:     0
		core.fifo_mux_16_1_bw20_simd1_3:v <0x08be2b33>
			streams:   0, words:     0
		core.fifo_depth16_bw20_simd1_3:v <0x6f5024ad>
			streams:   0, words:     0
		core.fifo_mux_16_1_bw20_simd1_4:v <0x2d4371cc>
			streams:   0, words:     0
		core.fifo_depth16_bw20_simd1_4:v <0x4903724d>
			streams:   0, words:     0
		core.fifo_mux_16_1_bw20_simd1_5:v <0x695d3cbb>
			streams:   0, words:     0
		core.fifo_depth16_bw20_simd1_5:v <0x4b2f5a24>
			streams:   0, words:     0
		core.fifo_mux_16_1_bw20_simd1_6:v <0x53888481>
			streams:   0, words:     0
		core.fifo_depth16_bw20_simd1_6:v <0x1257e512>
			streams:   0, words:     0
		core.fifo_mux_16_1_bw20_simd1_7:v <0x7ea2ac7a>
			streams:   0, words:     0
		core.fifo_depth16_bw20_simd1_7:v <0x03d739b8>
			streams:   0, words:     0
		core.ofifo_col8_bw20:v <0x799490c0>
			streams:   0, words:     0
		core.mac_8in_bw8_bw_psum20_pr8_0:v <0x31216dad>
			streams:   0, words:     0
		core.mac_8in_bw8_bw_psum20_pr8_1:v <0x03d7e759>
			streams:   0, words:     0
		core.mac_8in_bw8_bw_psum20_pr8_2:v <0x53e0c144>
			streams:   0, words:     0
		core.mac_8in_bw8_bw_psum20_pr8_3:v <0x73504cc1>
			streams:   0, words:     0
		core.mac_8in_bw8_bw_psum20_pr8_4:v <0x04762b4a>
			streams:   0, words:     0
		core.mac_8in_bw8_bw_psum20_pr8_5:v <0x30e8c411>
			streams:   0, words:     0
		core.mac_8in_bw8_bw_psum20_pr8_6:v <0x60c447c2>
			streams:   0, words:     0
		core.mac_8in_bw8_bw_psum20_pr8_7:v <0x4074ca47>
			streams:   0, words:     0
		core.mac_array_col8_bw8_bw_psum20_pr8:v <0x74739da1>
			streams:   0, words:     0
		core.core:v <0x196b0928>
			streams:   0, words:     0
		tcbn65gplus.CKMUX2D4:v <0x6dcf0fb2>
			streams:   0, words:     0
		tcbn65gplus.MUX2ND0:v <0x62f856ea>
			streams:   0, words:     0
		tcbn65gplus.EDFCND1:v <0x53be01f2>
			streams:   0, words:     0
		tcbn65gplus.EDFCNQD1:v <0x68af578c>
			streams:   0, words:     0
		tcbn65gplus.CKMUX2D1:v <0x50eedb0d>
			streams:   0, words:     0
		tcbn65gplus.CKMUX2D2:v <0x4e7e41fb>
			streams:   0, words:     0
		tcbn65gplus.MUX2D0:v <0x48ec7697>
			streams:   0, words:     0
		tcbn65gplus.FA1D0:v <0x12057d1a>
			streams:   0, words:     0
		tcbn65gplus.DFSNQD1:v <0x52011fc0>
			streams:   0, words:     0
		tcbn65gplus.EDFQD1:v <0x675ea67f>
			streams:   0, words:     0
		tcbn65gplus.DFCND1:v <0x45292d76>
			streams:   0, words:     0
		tcbn65gplus.DFCND1:v <0x07627f5c>
			streams:   0, words:     0
		tcbn65gplus.MUX2D0:v <0x2f8128bb>
			streams:   0, words:     0
		tcbn65gplus.DFQD1:v <0x73430d59>
			streams:   0, words:     0
		tcbn65gplus.EDFQD1:v <0x0033f853>
			streams:   0, words:     0
		tcbn65gplus.DFSND1:v <0x342309fc>
			streams:   0, words:     0
		tcbn65gplus.DFCNQD1:v <0x626419a0>
			streams:   0, words:     0
		tcbn65gplus.DFCNQD1:v <0x0509478c>
			streams:   0, words:     0
		tcbn65gplus.MUX2ND0:v <0x059508c6>
			streams:   0, words:     0
		tcbn65gplus.FA1D0:v <0x4111e99a>
			streams:   0, words:     0
		tcbn65gplus.CMPE42D1:v <0x13d28b6c>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:               25708     255
		UDPs:                  25424       3
		Primitives:            71865       8
		Timing outputs:        28011      92
		Registers:              8658      43
		Scalar wires:          36837       -
		Expanded wires:           72       3
		Initial blocks:           14      14
		Cont. assignments:        11      19
		Pseudo assignments:        3       3
		Timing checks:         79728       -
		Simulation timescale:    1ps
	Writing initial simulation snapshot: worklib.core_tb:v
xmelab: Memory Usage - Final: 61.8M, Peak: 71.1M, Peak virtual: 194.4M
xmelab: CPU Usage - 0.1s system + 3.3s user = 3.4s total (4.5s, 76.3% cpu)

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /software/ECE/XCELIUM-2009/tools/xcelium/files/xmsimrc
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm core_tb.core_instance.psum_mem_instance.D core_tb.core_instance.psum_mem_instance.Q
Created probe 1
xcelium> run
##### Q data txt reading #####
         -5

          7

         -5

         -7

         -1

          6

          1

          2

         -4

          7

         -2

         -5

         -3

          4

          1

         -3

         -4

         -1

         -4

         -4

          0

          5

          2

          0

         -3

          3

          6

         -4

          6

          2

          1

          6

         -8

          5

         -2

          6

          2

          1

         -3

          4

         -2

         -1

         -2

         -6

         -1

          4

          0

          2

          5

         -7

         -1

          3

          2

          1

         -7

          6

          5

         -8

         -3

          6

          0

         -2

          6

         -1

##### K data txt reading #####
#####          -6

#####           3

#####          -2

#####          -1

#####          -5

#####           1

#####           0

#####           7

#####           0

#####          -5

#####          -8

#####           0

#####           6

#####           0

#####          -5

#####          -7

#####           4

#####          -7

#####          -6

#####           3

#####           7

#####           7

#####           6

#####           6

#####          -3

#####           0

#####           0

#####          -7

#####           6

#####           3

#####           4

#####           7

#####           6

#####          -3

#####           4

#####          -7

#####          -4

#####          -3

#####          -2

#####          -5

#####           0

#####          -7

#####           3

#####           3

#####          -2

#####           6

#####           4

#####          -1

#####           7

#####          -5

#####           2

#####           1

#####           3

#####           6

#####           1

#####          -5

#####           3

#####          -1

#####           6

#####           3

#####          -6

#####          -2

#####           1

#####          -4

##### Estimated multiplication result #####
prd @cycle 0: 0005dfffecffff90005efffd0fffd3fffc1fffaa
prd @cycle 1: 00034fffebfffb700018ffffbfffdffffd7fffe9
prd @cycle 2: 000260001b000320003ffffe400015ffffdfffc9
prd @cycle 3: 00021fffb6000110007dfffdbfffeffffe5fffcd
prd @cycle 4: 00050ffff6ffff60000dfff76fffdbfffa6fffc8
prd @cycle 5: 0002a000010001a000440000700007ffff8fffd3
prd @cycle 6: fffed0003000063ffff9fffff000170002efffec
prd @cycle 7: fffc10002900080fffd2fffff0004e0004a00025
##### Qmem writing  #####
##### Kmem writing #####
##### K data loading to processor #####
##### execute #####
##### move ofifo to pmem #####
Simulation complete via $finish(1) at time 101 NS + 0
./verilog/core_tb.v:386   #10 $finish;
xcelium> probe -create -shm core_tb.core_instance.mac_array_instance.out core_tb.core_instance.mac_array_instance.in
Created probe 2
xcelium> reset
Loaded snapshot worklib.core_tb:v
xcelium> run
##### Q data txt reading #####
         -5

          7

         -5

         -7

         -1

          6

          1

          2

         -4

          7

         -2

         -5

         -3

          4

          1

         -3

         -4

         -1

         -4

         -4

          0

          5

          2

          0

         -3

          3

          6

         -4

          6

          2

          1

          6

         -8

          5

         -2

          6

          2

          1

         -3

          4

         -2

         -1

         -2

         -6

         -1

          4

          0

          2

          5

         -7

         -1

          3

          2

          1

         -7

          6

          5

         -8

         -3

          6

          0

         -2

          6

         -1

##### K data txt reading #####
#####          -6

#####           3

#####          -2

#####          -1

#####          -5

#####           1

#####           0

#####           7

#####           0

#####          -5

#####          -8

#####           0

#####           6

#####           0

#####          -5

#####          -7

#####           4

#####          -7

#####          -6

#####           3

#####           7

#####           7

#####           6

#####           6

#####          -3

#####           0

#####           0

#####          -7

#####           6

#####           3

#####           4

#####           7

#####           6

#####          -3

#####           4

#####          -7

#####          -4

#####          -3

#####          -2

#####          -5

#####           0

#####          -7

#####           3

#####           3

#####          -2

#####           6

#####           4

#####          -1

#####           7

#####          -5

#####           2

#####           1

#####           3

#####           6

#####           1

#####          -5

#####           3

#####          -1

#####           6

#####           3

#####          -6

#####          -2

#####           1

#####          -4

##### Estimated multiplication result #####
prd @cycle 0: 0005dfffecffff90005efffd0fffd3fffc1fffaa
prd @cycle 1: 00034fffebfffb700018ffffbfffdffffd7fffe9
prd @cycle 2: 000260001b000320003ffffe400015ffffdfffc9
prd @cycle 3: 00021fffb6000110007dfffdbfffeffffe5fffcd
prd @cycle 4: 00050ffff6ffff60000dfff76fffdbfffa6fffc8
prd @cycle 5: 0002a000010001a000440000700007ffff8fffd3
prd @cycle 6: fffed0003000063ffff9fffff000170002efffec
prd @cycle 7: fffc10002900080fffd2fffff0004e0004a00025
##### Qmem writing  #####
##### Kmem writing #####
##### K data loading to processor #####
##### execute #####
##### move ofifo to pmem #####
Simulation complete via $finish(1) at time 101 NS + 0
./verilog/core_tb.v:386   #10 $finish;
xcelium> probe -create -shm core_tb.core_instance.ofifo_inst.out core_tb.core_instance.ofifo_inst.in
Created probe 3
xcelium> reset
Loaded snapshot worklib.core_tb:v
xcelium> run
##### Q data txt reading #####
         -5

          7

         -5

         -7

         -1

          6

          1

          2

         -4

          7

         -2

         -5

         -3

          4

          1

         -3

         -4

         -1

         -4

         -4

          0

          5

          2

          0

         -3

          3

          6

         -4

          6

          2

          1

          6

         -8

          5

         -2

          6

          2

          1

         -3

          4

         -2

         -1

         -2

         -6

         -1

          4

          0

          2

          5

         -7

         -1

          3

          2

          1

         -7

          6

          5

         -8

         -3

          6

          0

         -2

          6

         -1

##### K data txt reading #####
#####          -6

#####           3

#####          -2

#####          -1

#####          -5

#####           1

#####           0

#####           7

#####           0

#####          -5

#####          -8

#####           0

#####           6

#####           0

#####          -5

#####          -7

#####           4

#####          -7

#####          -6

#####           3

#####           7

#####           7

#####           6

#####           6

#####          -3

#####           0

#####           0

#####          -7

#####           6

#####           3

#####           4

#####           7

#####           6

#####          -3

#####           4

#####          -7

#####          -4

#####          -3

#####          -2

#####          -5

#####           0

#####          -7

#####           3

#####           3

#####          -2

#####           6

#####           4

#####          -1

#####           7

#####          -5

#####           2

#####           1

#####           3

#####           6

#####           1

#####          -5

#####           3

#####          -1

#####           6

#####           3

#####          -6

#####          -2

#####           1

#####          -4

##### Estimated multiplication result #####
prd @cycle 0: 0005dfffecffff90005efffd0fffd3fffc1fffaa
prd @cycle 1: 00034fffebfffb700018ffffbfffdffffd7fffe9
prd @cycle 2: 000260001b000320003ffffe400015ffffdfffc9
prd @cycle 3: 00021fffb6000110007dfffdbfffeffffe5fffcd
prd @cycle 4: 00050ffff6ffff60000dfff76fffdbfffa6fffc8
prd @cycle 5: 0002a000010001a000440000700007ffff8fffd3
prd @cycle 6: fffed0003000063ffff9fffff000170002efffec
prd @cycle 7: fffc10002900080fffd2fffff0004e0004a00025
##### Qmem writing  #####
##### Kmem writing #####
##### K data loading to processor #####
##### execute #####
##### move ofifo to pmem #####
Simulation complete via $finish(1) at time 101 NS + 0
./verilog/core_tb.v:386   #10 $finish;
xcelium> probe -create -shm core_tb.core_instance.psum_mem_instance.memory0 core_tb.core_instance.psum_mem_instance.memory1 core_tb.core_instance.psum_mem_instance.memory2 core_tb.core_instance.psum_mem_instance.memory3 core_tb.core_instance.psum_mem_instance.memory4 core_tb.core_instance.psum_mem_instance.memory5 core_tb.core_instance.psum_mem_instance.memory6 core_tb.core_instance.psum_mem_instance.memory7
Created probe 4
xcelium> reset
Loaded snapshot worklib.core_tb:v
xcelium> run
##### Q data txt reading #####
         -5

          7

         -5

         -7

         -1

          6

          1

          2

         -4

          7

         -2

         -5

         -3

          4

          1

         -3

         -4

         -1

         -4

         -4

          0

          5

          2

          0

         -3

          3

          6

         -4

          6

          2

          1

          6

         -8

          5

         -2

          6

          2

          1

         -3

          4

         -2

         -1

         -2

         -6

         -1

          4

          0

          2

          5

         -7

         -1

          3

          2

          1

         -7

          6

          5

         -8

         -3

          6

          0

         -2

          6

         -1

##### K data txt reading #####
#####          -6

#####           3

#####          -2

#####          -1

#####          -5

#####           1

#####           0

#####           7

#####           0

#####          -5

#####          -8

#####           0

#####           6

#####           0

#####          -5

#####          -7

#####           4

#####          -7

#####          -6

#####           3

#####           7

#####           7

#####           6

#####           6

#####          -3

#####           0

#####           0

#####          -7

#####           6

#####           3

#####           4

#####           7

#####           6

#####          -3

#####           4

#####          -7

#####          -4

#####          -3

#####          -2

#####          -5

#####           0

#####          -7

#####           3

#####           3

#####          -2

#####           6

#####           4

#####          -1

#####           7

#####          -5

#####           2

#####           1

#####           3

#####           6

#####           1

#####          -5

#####           3

#####          -1

#####           6

#####           3

#####          -6

#####          -2

#####           1

#####          -4

##### Estimated multiplication result #####
prd @cycle 0: 0005dfffecffff90005efffd0fffd3fffc1fffaa
prd @cycle 1: 00034fffebfffb700018ffffbfffdffffd7fffe9
prd @cycle 2: 000260001b000320003ffffe400015ffffdfffc9
prd @cycle 3: 00021fffb6000110007dfffdbfffeffffe5fffcd
prd @cycle 4: 00050ffff6ffff60000dfff76fffdbfffa6fffc8
prd @cycle 5: 0002a000010001a000440000700007ffff8fffd3
prd @cycle 6: fffed0003000063ffff9fffff000170002efffec
prd @cycle 7: fffc10002900080fffd2fffff0004e0004a00025
##### Qmem writing  #####
##### Kmem writing #####
##### K data loading to processor #####
##### execute #####
##### move ofifo to pmem #####
Simulation complete via $finish(1) at time 101 NS + 0
./verilog/core_tb.v:386   #10 $finish;
xcelium> probe -create -shm core_tb.core_instance.psum_mem_instance.A
Created probe 5
xcelium> reset
Loaded snapshot worklib.core_tb:v
xcelium> run
##### Q data txt reading #####
         -5

          7

         -5

         -7

         -1

          6

          1

          2

         -4

          7

         -2

         -5

         -3

          4

          1

         -3

         -4

         -1

         -4

         -4

          0

          5

          2

          0

         -3

          3

          6

         -4

          6

          2

          1

          6

         -8

          5

         -2

          6

          2

          1

         -3

          4

         -2

         -1

         -2

         -6

         -1

          4

          0

          2

          5

         -7

         -1

          3

          2

          1

         -7

          6

          5

         -8

         -3

          6

          0

         -2

          6

         -1

##### K data txt reading #####
#####          -6

#####           3

#####          -2

#####          -1

#####          -5

#####           1

#####           0

#####           7

#####           0

#####          -5

#####          -8

#####           0

#####           6

#####           0

#####          -5

#####          -7

#####           4

#####          -7

#####          -6

#####           3

#####           7

#####           7

#####           6

#####           6

#####          -3

#####           0

#####           0

#####          -7

#####           6

#####           3

#####           4

#####           7

#####           6

#####          -3

#####           4

#####          -7

#####          -4

#####          -3

#####          -2

#####          -5

#####           0

#####          -7

#####           3

#####           3

#####          -2

#####           6

#####           4

#####          -1

#####           7

#####          -5

#####           2

#####           1

#####           3

#####           6

#####           1

#####          -5

#####           3

#####          -1

#####           6

#####           3

#####          -6

#####          -2

#####           1

#####          -4

##### Estimated multiplication result #####
prd @cycle 0: 0005dfffecffff90005efffd0fffd3fffc1fffaa
prd @cycle 1: 00034fffebfffb700018ffffbfffdffffd7fffe9
prd @cycle 2: 000260001b000320003ffffe400015ffffdfffc9
prd @cycle 3: 00021fffb6000110007dfffdbfffeffffe5fffcd
prd @cycle 4: 00050ffff6ffff60000dfff76fffdbfffa6fffc8
prd @cycle 5: 0002a000010001a000440000700007ffff8fffd3
prd @cycle 6: fffed0003000063ffff9fffff000170002efffec
prd @cycle 7: fffc10002900080fffd2fffff0004e0004a00025
##### Qmem writing  #####
##### Kmem writing #####
##### K data loading to processor #####
##### execute #####
##### move ofifo to pmem #####
Simulation complete via $finish(1) at time 101 NS + 0
./verilog/core_tb.v:386   #10 $finish;
xcelium> ^C
xcelium> exit
xmsim: Memory Usage - Final: 141.5M, Peak: 145.0M, Peak virtual: 480.8M
xmsim: Main Thread CPU Usage - 17.4s system + 14.2s user = 31.7s total
xmsim: CPU Usage - 17.4s system + 14.0s user = 31.4s total (1468.3s, 2.1% cpu)
TOOL:	xrun(64)	20.09-s017: Exiting on Mar 22, 2025 at 18:43:43 PDT  (total: 00:24:35)
