
IR_Fillter_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007424  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  08007534  08007534  00008534  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800761c  0800761c  00009010  2**0
                  CONTENTS
  4 .ARM          00000000  0800761c  0800761c  00009010  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800761c  0800761c  00009010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800761c  0800761c  0000861c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007620  08007620  00008620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08007624  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002924  20000010  08007634  00009010  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20002934  08007634  00009934  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00009010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b8b3  00000000  00000000  00009039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000043eb  00000000  00000000  000248ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b78  00000000  00000000  00028cd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001581  00000000  00000000  0002a850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bb7b  00000000  00000000  0002bdd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020c77  00000000  00000000  0004794c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009fbd0  00000000  00000000  000685c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00108193  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007384  00000000  00000000  001081d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  0010f55c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	0800751c 	.word	0x0800751c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	0800751c 	.word	0x0800751c

08000150 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	60f8      	str	r0, [r7, #12]
 8000158:	60b9      	str	r1, [r7, #8]
 800015a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	4a06      	ldr	r2, [pc, #24]	@ (8000178 <vApplicationGetIdleTaskMemory+0x28>)
 8000160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	4a05      	ldr	r2, [pc, #20]	@ (800017c <vApplicationGetIdleTaskMemory+0x2c>)
 8000166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	2280      	movs	r2, #128	@ 0x80
 800016c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800016e:	bf00      	nop
 8000170:	3714      	adds	r7, #20
 8000172:	46bd      	mov	sp, r7
 8000174:	bc80      	pop	{r7}
 8000176:	4770      	bx	lr
 8000178:	2000002c 	.word	0x2000002c
 800017c:	20000080 	.word	0x20000080

08000180 <swap_uint16>:
{
    return (*(int*)a - *(int*)b);
}
/* Hoán đổi hai phần tử uint16_t */
static void swap_uint16(uint16_t *a, uint16_t *b)
{
 8000180:	b480      	push	{r7}
 8000182:	b085      	sub	sp, #20
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
 8000188:	6039      	str	r1, [r7, #0]
    uint16_t temp = *a;
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	881b      	ldrh	r3, [r3, #0]
 800018e:	81fb      	strh	r3, [r7, #14]
    *a = *b;
 8000190:	683b      	ldr	r3, [r7, #0]
 8000192:	881a      	ldrh	r2, [r3, #0]
 8000194:	687b      	ldr	r3, [r7, #4]
 8000196:	801a      	strh	r2, [r3, #0]
    *b = temp;
 8000198:	683b      	ldr	r3, [r7, #0]
 800019a:	89fa      	ldrh	r2, [r7, #14]
 800019c:	801a      	strh	r2, [r3, #0]
}
 800019e:	bf00      	nop
 80001a0:	3714      	adds	r7, #20
 80001a2:	46bd      	mov	sp, r7
 80001a4:	bc80      	pop	{r7}
 80001a6:	4770      	bx	lr

080001a8 <partition_uint16>:

/* Hàm phân vùng cho uint16_t */
static int partition_uint16(uint16_t arr[], int low, int high)
{
 80001a8:	b580      	push	{r7, lr}
 80001aa:	b088      	sub	sp, #32
 80001ac:	af00      	add	r7, sp, #0
 80001ae:	60f8      	str	r0, [r7, #12]
 80001b0:	60b9      	str	r1, [r7, #8]
 80001b2:	607a      	str	r2, [r7, #4]
    uint16_t pivot = arr[high];
 80001b4:	687b      	ldr	r3, [r7, #4]
 80001b6:	005b      	lsls	r3, r3, #1
 80001b8:	68fa      	ldr	r2, [r7, #12]
 80001ba:	4413      	add	r3, r2
 80001bc:	881b      	ldrh	r3, [r3, #0]
 80001be:	82fb      	strh	r3, [r7, #22]
    int i = low - 1;
 80001c0:	68bb      	ldr	r3, [r7, #8]
 80001c2:	3b01      	subs	r3, #1
 80001c4:	61fb      	str	r3, [r7, #28]

    for (int j = low; j < high; j++)
 80001c6:	68bb      	ldr	r3, [r7, #8]
 80001c8:	61bb      	str	r3, [r7, #24]
 80001ca:	e018      	b.n	80001fe <partition_uint16+0x56>
    {
        if (arr[j] <= pivot)
 80001cc:	69bb      	ldr	r3, [r7, #24]
 80001ce:	005b      	lsls	r3, r3, #1
 80001d0:	68fa      	ldr	r2, [r7, #12]
 80001d2:	4413      	add	r3, r2
 80001d4:	881b      	ldrh	r3, [r3, #0]
 80001d6:	8afa      	ldrh	r2, [r7, #22]
 80001d8:	429a      	cmp	r2, r3
 80001da:	d30d      	bcc.n	80001f8 <partition_uint16+0x50>
        {
            i++;
 80001dc:	69fb      	ldr	r3, [r7, #28]
 80001de:	3301      	adds	r3, #1
 80001e0:	61fb      	str	r3, [r7, #28]
            swap_uint16(&arr[i], &arr[j]);
 80001e2:	69fb      	ldr	r3, [r7, #28]
 80001e4:	005b      	lsls	r3, r3, #1
 80001e6:	68fa      	ldr	r2, [r7, #12]
 80001e8:	18d0      	adds	r0, r2, r3
 80001ea:	69bb      	ldr	r3, [r7, #24]
 80001ec:	005b      	lsls	r3, r3, #1
 80001ee:	68fa      	ldr	r2, [r7, #12]
 80001f0:	4413      	add	r3, r2
 80001f2:	4619      	mov	r1, r3
 80001f4:	f7ff ffc4 	bl	8000180 <swap_uint16>
    for (int j = low; j < high; j++)
 80001f8:	69bb      	ldr	r3, [r7, #24]
 80001fa:	3301      	adds	r3, #1
 80001fc:	61bb      	str	r3, [r7, #24]
 80001fe:	69ba      	ldr	r2, [r7, #24]
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	429a      	cmp	r2, r3
 8000204:	dbe2      	blt.n	80001cc <partition_uint16+0x24>
        }
    }
    swap_uint16(&arr[i + 1], &arr[high]);
 8000206:	69fb      	ldr	r3, [r7, #28]
 8000208:	3301      	adds	r3, #1
 800020a:	005b      	lsls	r3, r3, #1
 800020c:	68fa      	ldr	r2, [r7, #12]
 800020e:	18d0      	adds	r0, r2, r3
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	005b      	lsls	r3, r3, #1
 8000214:	68fa      	ldr	r2, [r7, #12]
 8000216:	4413      	add	r3, r2
 8000218:	4619      	mov	r1, r3
 800021a:	f7ff ffb1 	bl	8000180 <swap_uint16>
    return i + 1;
 800021e:	69fb      	ldr	r3, [r7, #28]
 8000220:	3301      	adds	r3, #1
}
 8000222:	4618      	mov	r0, r3
 8000224:	3720      	adds	r7, #32
 8000226:	46bd      	mov	sp, r7
 8000228:	bd80      	pop	{r7, pc}

0800022a <quickSort_uint16>:

/* Hàm QuickSort đệ quy cho uint16_t */
static void quickSort_uint16(uint16_t arr[], int low, int high)
{
 800022a:	b580      	push	{r7, lr}
 800022c:	b086      	sub	sp, #24
 800022e:	af00      	add	r7, sp, #0
 8000230:	60f8      	str	r0, [r7, #12]
 8000232:	60b9      	str	r1, [r7, #8]
 8000234:	607a      	str	r2, [r7, #4]
    if (low < high)
 8000236:	68ba      	ldr	r2, [r7, #8]
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	429a      	cmp	r2, r3
 800023c:	da13      	bge.n	8000266 <quickSort_uint16+0x3c>
    {
        int pi = partition_uint16(arr, low, high);
 800023e:	687a      	ldr	r2, [r7, #4]
 8000240:	68b9      	ldr	r1, [r7, #8]
 8000242:	68f8      	ldr	r0, [r7, #12]
 8000244:	f7ff ffb0 	bl	80001a8 <partition_uint16>
 8000248:	6178      	str	r0, [r7, #20]

        quickSort_uint16(arr, low, pi - 1);
 800024a:	697b      	ldr	r3, [r7, #20]
 800024c:	3b01      	subs	r3, #1
 800024e:	461a      	mov	r2, r3
 8000250:	68b9      	ldr	r1, [r7, #8]
 8000252:	68f8      	ldr	r0, [r7, #12]
 8000254:	f7ff ffe9 	bl	800022a <quickSort_uint16>
        quickSort_uint16(arr, pi + 1, high);
 8000258:	697b      	ldr	r3, [r7, #20]
 800025a:	3301      	adds	r3, #1
 800025c:	687a      	ldr	r2, [r7, #4]
 800025e:	4619      	mov	r1, r3
 8000260:	68f8      	ldr	r0, [r7, #12]
 8000262:	f7ff ffe2 	bl	800022a <quickSort_uint16>
    }
}
 8000266:	bf00      	nop
 8000268:	3718      	adds	r7, #24
 800026a:	46bd      	mov	sp, r7
 800026c:	bd80      	pop	{r7, pc}

0800026e <quickSortArray_uint16>:

/* Hàm tiện ích để gọi từ bên ngoài */
void quickSortArray_uint16(uint16_t arr[], int n)
{
 800026e:	b580      	push	{r7, lr}
 8000270:	b082      	sub	sp, #8
 8000272:	af00      	add	r7, sp, #0
 8000274:	6078      	str	r0, [r7, #4]
 8000276:	6039      	str	r1, [r7, #0]
    quickSort_uint16(arr, 0, n - 1);
 8000278:	683b      	ldr	r3, [r7, #0]
 800027a:	3b01      	subs	r3, #1
 800027c:	461a      	mov	r2, r3
 800027e:	2100      	movs	r1, #0
 8000280:	6878      	ldr	r0, [r7, #4]
 8000282:	f7ff ffd2 	bl	800022a <quickSort_uint16>
}
 8000286:	bf00      	nop
 8000288:	3708      	adds	r7, #8
 800028a:	46bd      	mov	sp, r7
 800028c:	bd80      	pop	{r7, pc}

0800028e <Average_Caculate>:
uint16_t Average_Caculate(uint16_t * adc_array, uint8_t size, uint8_t skip)
{
 800028e:	b480      	push	{r7}
 8000290:	b085      	sub	sp, #20
 8000292:	af00      	add	r7, sp, #0
 8000294:	6078      	str	r0, [r7, #4]
 8000296:	460b      	mov	r3, r1
 8000298:	70fb      	strb	r3, [r7, #3]
 800029a:	4613      	mov	r3, r2
 800029c:	70bb      	strb	r3, [r7, #2]
    if (size <= 0 || skip < 0 || 2 * skip >= size) {
 800029e:	78fb      	ldrb	r3, [r7, #3]
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d004      	beq.n	80002ae <Average_Caculate+0x20>
 80002a4:	78bb      	ldrb	r3, [r7, #2]
 80002a6:	005a      	lsls	r2, r3, #1
 80002a8:	78fb      	ldrb	r3, [r7, #3]
 80002aa:	429a      	cmp	r2, r3
 80002ac:	db01      	blt.n	80002b2 <Average_Caculate+0x24>
        return 0;
 80002ae:	2300      	movs	r3, #0
 80002b0:	e027      	b.n	8000302 <Average_Caculate+0x74>
    }

    uint8_t start = skip;
 80002b2:	78bb      	ldrb	r3, [r7, #2]
 80002b4:	72bb      	strb	r3, [r7, #10]
    uint8_t end = size - skip - 1;
 80002b6:	78fa      	ldrb	r2, [r7, #3]
 80002b8:	78bb      	ldrb	r3, [r7, #2]
 80002ba:	1ad3      	subs	r3, r2, r3
 80002bc:	b2db      	uxtb	r3, r3
 80002be:	3b01      	subs	r3, #1
 80002c0:	727b      	strb	r3, [r7, #9]
    uint8_t count = end - start + 1;
 80002c2:	7a7a      	ldrb	r2, [r7, #9]
 80002c4:	7abb      	ldrb	r3, [r7, #10]
 80002c6:	1ad3      	subs	r3, r2, r3
 80002c8:	b2db      	uxtb	r3, r3
 80002ca:	3301      	adds	r3, #1
 80002cc:	723b      	strb	r3, [r7, #8]
    uint32_t tong = 0;
 80002ce:	2300      	movs	r3, #0
 80002d0:	60fb      	str	r3, [r7, #12]

    for (uint8_t i = start; i <= end; i++)
 80002d2:	7abb      	ldrb	r3, [r7, #10]
 80002d4:	72fb      	strb	r3, [r7, #11]
 80002d6:	e00b      	b.n	80002f0 <Average_Caculate+0x62>
    {
        tong += adc_array[i];
 80002d8:	7afb      	ldrb	r3, [r7, #11]
 80002da:	005b      	lsls	r3, r3, #1
 80002dc:	687a      	ldr	r2, [r7, #4]
 80002de:	4413      	add	r3, r2
 80002e0:	881b      	ldrh	r3, [r3, #0]
 80002e2:	461a      	mov	r2, r3
 80002e4:	68fb      	ldr	r3, [r7, #12]
 80002e6:	4413      	add	r3, r2
 80002e8:	60fb      	str	r3, [r7, #12]
    for (uint8_t i = start; i <= end; i++)
 80002ea:	7afb      	ldrb	r3, [r7, #11]
 80002ec:	3301      	adds	r3, #1
 80002ee:	72fb      	strb	r3, [r7, #11]
 80002f0:	7afa      	ldrb	r2, [r7, #11]
 80002f2:	7a7b      	ldrb	r3, [r7, #9]
 80002f4:	429a      	cmp	r2, r3
 80002f6:	d9ef      	bls.n	80002d8 <Average_Caculate+0x4a>
    }

    return tong / count;
 80002f8:	7a3b      	ldrb	r3, [r7, #8]
 80002fa:	68fa      	ldr	r2, [r7, #12]
 80002fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000300:	b29b      	uxth	r3, r3
}
 8000302:	4618      	mov	r0, r3
 8000304:	3714      	adds	r7, #20
 8000306:	46bd      	mov	sp, r7
 8000308:	bc80      	pop	{r7}
 800030a:	4770      	bx	lr

0800030c <Button_Init>:

#include "handler_button.h"
#include "handler_delay.h"

uint8_t Button_Init(Button_name_t * Button, GPIO_TypeDef  *GPIOx, uint16_t GPIO_PIN)
{
 800030c:	b480      	push	{r7}
 800030e:	b085      	sub	sp, #20
 8000310:	af00      	add	r7, sp, #0
 8000312:	60f8      	str	r0, [r7, #12]
 8000314:	60b9      	str	r1, [r7, #8]
 8000316:	4613      	mov	r3, r2
 8000318:	80fb      	strh	r3, [r7, #6]
	Button->BUTTON_Port = GPIOx;
 800031a:	68fb      	ldr	r3, [r7, #12]
 800031c:	68ba      	ldr	r2, [r7, #8]
 800031e:	601a      	str	r2, [r3, #0]
	Button->BUTTON_Pin = GPIO_PIN;
 8000320:	68fb      	ldr	r3, [r7, #12]
 8000322:	88fa      	ldrh	r2, [r7, #6]
 8000324:	809a      	strh	r2, [r3, #4]
	return 1;
 8000326:	2301      	movs	r3, #1
}
 8000328:	4618      	mov	r0, r3
 800032a:	3714      	adds	r7, #20
 800032c:	46bd      	mov	sp, r7
 800032e:	bc80      	pop	{r7}
 8000330:	4770      	bx	lr

08000332 <Button_Read_Pin>:
uint8_t Button_Read_Pin(Button_name_t * Button)
{
 8000332:	b580      	push	{r7, lr}
 8000334:	b082      	sub	sp, #8
 8000336:	af00      	add	r7, sp, #0
 8000338:	6078      	str	r0, [r7, #4]
	return (HAL_GPIO_ReadPin(Button->BUTTON_Port, Button->BUTTON_Pin));
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	681a      	ldr	r2, [r3, #0]
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	889b      	ldrh	r3, [r3, #4]
 8000342:	4619      	mov	r1, r3
 8000344:	4610      	mov	r0, r2
 8000346:	f002 ff93 	bl	8003270 <HAL_GPIO_ReadPin>
 800034a:	4603      	mov	r3, r0
}
 800034c:	4618      	mov	r0, r3
 800034e:	3708      	adds	r7, #8
 8000350:	46bd      	mov	sp, r7
 8000352:	bd80      	pop	{r7, pc}

08000354 <BUTTON_Read>:

ButtonState_t BUTTON_Read(Button_name_t *Button)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	b082      	sub	sp, #8
 8000358:	af00      	add	r7, sp, #0
 800035a:	6078      	str	r0, [r7, #4]

	Button->State = NO_CLICK;
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	2200      	movs	r2, #0
 8000360:	719a      	strb	r2, [r3, #6]
    while(Button_Read_Pin(Button) == NHAN)
 8000362:	e017      	b.n	8000394 <BUTTON_Read+0x40>
    {
    	Button->timePress++;
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	891b      	ldrh	r3, [r3, #8]
 8000368:	3301      	adds	r3, #1
 800036a:	b29a      	uxth	r2, r3
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	811a      	strh	r2, [r3, #8]
    	Button->isPress = 1;
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	2201      	movs	r2, #1
 8000374:	71da      	strb	r2, [r3, #7]
    	Delay_ms(1);
 8000376:	2001      	movs	r0, #1
 8000378:	f000 f85e 	bl	8000438 <Delay_ms>
    	if (Button->timePress == SIGNLE_CLICK_TIME)
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	891b      	ldrh	r3, [r3, #8]
 8000380:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000384:	4293      	cmp	r3, r2
 8000386:	d105      	bne.n	8000394 <BUTTON_Read+0x40>
		{
			Button->State = LONGCLICK_3S;
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	2203      	movs	r2, #3
 800038c:	719a      	strb	r2, [r3, #6]
			return Button->State;
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	799b      	ldrb	r3, [r3, #6]
 8000392:	e04d      	b.n	8000430 <BUTTON_Read+0xdc>
    while(Button_Read_Pin(Button) == NHAN)
 8000394:	6878      	ldr	r0, [r7, #4]
 8000396:	f7ff ffcc 	bl	8000332 <Button_Read_Pin>
 800039a:	4603      	mov	r3, r0
 800039c:	2b00      	cmp	r3, #0
 800039e:	d0e1      	beq.n	8000364 <BUTTON_Read+0x10>
		}
    }
    if(Button->isPress)
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	79db      	ldrb	r3, [r3, #7]
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	d042      	beq.n	800042e <BUTTON_Read+0xda>
    {
    	while(Button_Read_Pin(Button) == NHA)
 80003a8:	e025      	b.n	80003f6 <BUTTON_Read+0xa2>
    	{
    		Button->timeDouble++;
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	895b      	ldrh	r3, [r3, #10]
 80003ae:	3301      	adds	r3, #1
 80003b0:	b29a      	uxth	r2, r3
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	815a      	strh	r2, [r3, #10]
    		Delay_ms(1);
 80003b6:	2001      	movs	r0, #1
 80003b8:	f000 f83e 	bl	8000438 <Delay_ms>
    		if(Button->timeDouble >= DOUBLE_CLICK)
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	895b      	ldrh	r3, [r3, #10]
 80003c0:	2b01      	cmp	r3, #1
 80003c2:	d918      	bls.n	80003f6 <BUTTON_Read+0xa2>
    		{
    			if(Button->timePress > DEBOUND_TIME && Button->timePress < SIGNLE_CLICK_TIME)
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	891b      	ldrh	r3, [r3, #8]
 80003c8:	2b32      	cmp	r3, #50	@ 0x32
 80003ca:	d908      	bls.n	80003de <BUTTON_Read+0x8a>
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	891b      	ldrh	r3, [r3, #8]
 80003d0:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80003d4:	4293      	cmp	r3, r2
 80003d6:	d802      	bhi.n	80003de <BUTTON_Read+0x8a>
    			{
    				Button->State = SINGLE_CLICK;
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	2201      	movs	r2, #1
 80003dc:	719a      	strb	r2, [r3, #6]
    			}
    			else if(Button->timePress > SIGNLE_CLICK_TIME)
    			{
//					Button->State = LONGCLICK_3S;
    			}
    			Button->isPress = 0;
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	2200      	movs	r2, #0
 80003e2:	71da      	strb	r2, [r3, #7]
				Button->timePress = 0;
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	2200      	movs	r2, #0
 80003e8:	811a      	strh	r2, [r3, #8]
				Button->timeDouble = 0;
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	2200      	movs	r2, #0
 80003ee:	815a      	strh	r2, [r3, #10]
				return Button->State;
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	799b      	ldrb	r3, [r3, #6]
 80003f4:	e01c      	b.n	8000430 <BUTTON_Read+0xdc>
    	while(Button_Read_Pin(Button) == NHA)
 80003f6:	6878      	ldr	r0, [r7, #4]
 80003f8:	f7ff ff9b 	bl	8000332 <Button_Read_Pin>
 80003fc:	4603      	mov	r3, r0
 80003fe:	2b01      	cmp	r3, #1
 8000400:	d0d3      	beq.n	80003aa <BUTTON_Read+0x56>
    		}
    	}
    	while(Button_Read_Pin(Button) == NHAN)
 8000402:	e00e      	b.n	8000422 <BUTTON_Read+0xce>
    	{
			Button->isPress = 0;
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	2200      	movs	r2, #0
 8000408:	71da      	strb	r2, [r3, #7]
			Button->timePress = 0;
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	2200      	movs	r2, #0
 800040e:	811a      	strh	r2, [r3, #8]
			Button->timeDouble = 0;
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	2200      	movs	r2, #0
 8000414:	815a      	strh	r2, [r3, #10]
			Button->State = DOUBLE_CLICK;
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	2202      	movs	r2, #2
 800041a:	719a      	strb	r2, [r3, #6]
			return Button->State;
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	799b      	ldrb	r3, [r3, #6]
 8000420:	e006      	b.n	8000430 <BUTTON_Read+0xdc>
    	while(Button_Read_Pin(Button) == NHAN)
 8000422:	6878      	ldr	r0, [r7, #4]
 8000424:	f7ff ff85 	bl	8000332 <Button_Read_Pin>
 8000428:	4603      	mov	r3, r0
 800042a:	2b00      	cmp	r3, #0
 800042c:	d0ea      	beq.n	8000404 <BUTTON_Read+0xb0>
    	}
    }
    return NO_CLICK;
 800042e:	2300      	movs	r3, #0

}
 8000430:	4618      	mov	r0, r3
 8000432:	3708      	adds	r7, #8
 8000434:	46bd      	mov	sp, r7
 8000436:	bd80      	pop	{r7, pc}

08000438 <Delay_ms>:
volatile uint32_t delay_start = 0;
volatile uint8_t delay_active = 0;
uint32_t delay_target_ms = 0;

void Delay_ms(uint32_t ms)
{
 8000438:	b480      	push	{r7}
 800043a:	b087      	sub	sp, #28
 800043c:	af00      	add	r7, sp, #0
 800043e:	6078      	str	r0, [r7, #4]
    uint32_t start = timer1_counter;
 8000440:	4b10      	ldr	r3, [pc, #64]	@ (8000484 <Delay_ms+0x4c>)
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	613b      	str	r3, [r7, #16]
    uint32_t target = (uint32_t)ms;
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	60fb      	str	r3, [r7, #12]

    while (1)
    {
        uint32_t elapsed;
        if (timer1_counter >= start)
 800044a:	4b0e      	ldr	r3, [pc, #56]	@ (8000484 <Delay_ms+0x4c>)
 800044c:	681b      	ldr	r3, [r3, #0]
 800044e:	693a      	ldr	r2, [r7, #16]
 8000450:	429a      	cmp	r2, r3
 8000452:	d805      	bhi.n	8000460 <Delay_ms+0x28>
            elapsed = timer1_counter - start;
 8000454:	4b0b      	ldr	r3, [pc, #44]	@ (8000484 <Delay_ms+0x4c>)
 8000456:	681a      	ldr	r2, [r3, #0]
 8000458:	693b      	ldr	r3, [r7, #16]
 800045a:	1ad3      	subs	r3, r2, r3
 800045c:	617b      	str	r3, [r7, #20]
 800045e:	e006      	b.n	800046e <Delay_ms+0x36>
        else
            elapsed = (0xFFFF - start) + timer1_counter + 1;
 8000460:	4b08      	ldr	r3, [pc, #32]	@ (8000484 <Delay_ms+0x4c>)
 8000462:	681a      	ldr	r2, [r3, #0]
 8000464:	693b      	ldr	r3, [r7, #16]
 8000466:	1ad3      	subs	r3, r2, r3
 8000468:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800046c:	617b      	str	r3, [r7, #20]

        if (elapsed >= target)
 800046e:	697a      	ldr	r2, [r7, #20]
 8000470:	68fb      	ldr	r3, [r7, #12]
 8000472:	429a      	cmp	r2, r3
 8000474:	d200      	bcs.n	8000478 <Delay_ms+0x40>
    {
 8000476:	e7e8      	b.n	800044a <Delay_ms+0x12>
            break;
 8000478:	bf00      	nop
    }
}
 800047a:	bf00      	nop
 800047c:	371c      	adds	r7, #28
 800047e:	46bd      	mov	sp, r7
 8000480:	bc80      	pop	{r7}
 8000482:	4770      	bx	lr
 8000484:	20000504 	.word	0x20000504

08000488 <Flash_Write_Array_U16>:
 *      Author: Admin
 */
#include "handler_flash.h"

void Flash_Write_Array_U16(uint32_t addr, volatile uint16_t *data, uint16_t len)
{
 8000488:	b5b0      	push	{r4, r5, r7, lr}
 800048a:	b08a      	sub	sp, #40	@ 0x28
 800048c:	af00      	add	r7, sp, #0
 800048e:	60f8      	str	r0, [r7, #12]
 8000490:	60b9      	str	r1, [r7, #8]
 8000492:	4613      	mov	r3, r2
 8000494:	80fb      	strh	r3, [r7, #6]
    HAL_FLASH_Unlock();
 8000496:	f002 fbd7 	bl	8002c48 <HAL_FLASH_Unlock>

    /* Xóa page chứa addr */
    FLASH_EraseInitTypeDef erase;
    uint32_t pageError;

    erase.TypeErase   = FLASH_TYPEERASE_PAGES;
 800049a:	2300      	movs	r3, #0
 800049c:	617b      	str	r3, [r7, #20]
    erase.PageAddress = addr;
 800049e:	68fb      	ldr	r3, [r7, #12]
 80004a0:	61fb      	str	r3, [r7, #28]
    erase.NbPages     = 1;
 80004a2:	2301      	movs	r3, #1
 80004a4:	623b      	str	r3, [r7, #32]

    HAL_FLASHEx_Erase(&erase, &pageError);
 80004a6:	f107 0210 	add.w	r2, r7, #16
 80004aa:	f107 0314 	add.w	r3, r7, #20
 80004ae:	4611      	mov	r1, r2
 80004b0:	4618      	mov	r0, r3
 80004b2:	f002 fcb1 	bl	8002e18 <HAL_FLASHEx_Erase>

    /* Ghi từng phần tử */
    for(uint16_t i = 0; i < len; i++)
 80004b6:	2300      	movs	r3, #0
 80004b8:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80004ba:	e016      	b.n	80004ea <Flash_Write_Array_U16+0x62>
    {
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,
                          addr + i * 2,
 80004bc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80004be:	005b      	lsls	r3, r3, #1
 80004c0:	461a      	mov	r2, r3
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,
 80004c2:	68fb      	ldr	r3, [r7, #12]
 80004c4:	18d1      	adds	r1, r2, r3
                          data[i]);
 80004c6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80004c8:	005b      	lsls	r3, r3, #1
 80004ca:	68ba      	ldr	r2, [r7, #8]
 80004cc:	4413      	add	r3, r2
 80004ce:	881b      	ldrh	r3, [r3, #0]
 80004d0:	b29b      	uxth	r3, r3
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,
 80004d2:	b29b      	uxth	r3, r3
 80004d4:	2200      	movs	r2, #0
 80004d6:	461c      	mov	r4, r3
 80004d8:	4615      	mov	r5, r2
 80004da:	4622      	mov	r2, r4
 80004dc:	462b      	mov	r3, r5
 80004de:	2001      	movs	r0, #1
 80004e0:	f002 fb42 	bl	8002b68 <HAL_FLASH_Program>
    for(uint16_t i = 0; i < len; i++)
 80004e4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80004e6:	3301      	adds	r3, #1
 80004e8:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80004ea:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80004ec:	88fb      	ldrh	r3, [r7, #6]
 80004ee:	429a      	cmp	r2, r3
 80004f0:	d3e4      	bcc.n	80004bc <Flash_Write_Array_U16+0x34>
    }

    HAL_FLASH_Lock();
 80004f2:	f002 fbcf 	bl	8002c94 <HAL_FLASH_Lock>
}
 80004f6:	bf00      	nop
 80004f8:	3728      	adds	r7, #40	@ 0x28
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bdb0      	pop	{r4, r5, r7, pc}

080004fe <Flash_Read_U16>:


uint16_t Flash_Read_U16(uint32_t addr)
{
 80004fe:	b480      	push	{r7}
 8000500:	b083      	sub	sp, #12
 8000502:	af00      	add	r7, sp, #0
 8000504:	6078      	str	r0, [r7, #4]
    return *(volatile uint16_t*)addr;
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	881b      	ldrh	r3, [r3, #0]
 800050a:	b29b      	uxth	r3, r3
}
 800050c:	4618      	mov	r0, r3
 800050e:	370c      	adds	r7, #12
 8000510:	46bd      	mov	sp, r7
 8000512:	bc80      	pop	{r7}
 8000514:	4770      	bx	lr
	...

08000518 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000518:	b5b0      	push	{r4, r5, r7, lr}
 800051a:	b0a6      	sub	sp, #152	@ 0x98
 800051c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800051e:	f001 f9af 	bl	8001880 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000522:	f000 f8db 	bl	80006dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000526:	f000 fb45 	bl	8000bb4 <MX_GPIO_Init>
  MX_DMA_Init();
 800052a:	f000 fb25 	bl	8000b78 <MX_DMA_Init>
  MX_ADC1_Init();
 800052e:	f000 f931 	bl	8000794 <MX_ADC1_Init>
  MX_SPI1_Init();
 8000532:	f000 f9fb 	bl	800092c <MX_SPI1_Init>
  MX_CAN_Init();
 8000536:	f000 f997 	bl	8000868 <MX_CAN_Init>
  MX_I2C1_Init();
 800053a:	f000 f9c9 	bl	80008d0 <MX_I2C1_Init>
  MX_TIM1_Init();
 800053e:	f000 fa2b 	bl	8000998 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000542:	f000 fa79 	bl	8000a38 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000546:	f000 fac3 	bl	8000ad0 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800054a:	f000 faeb 	bl	8000b24 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  Button_Init(&Button_ok, I2_GPIO_Port, I2_Pin);
 800054e:	2208      	movs	r2, #8
 8000550:	4951      	ldr	r1, [pc, #324]	@ (8000698 <main+0x180>)
 8000552:	4852      	ldr	r0, [pc, #328]	@ (800069c <main+0x184>)
 8000554:	f7ff feda 	bl	800030c <Button_Init>
  Button_Init(&Button_ng, I1_GPIO_Port, I1_Pin);
 8000558:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800055c:	4950      	ldr	r1, [pc, #320]	@ (80006a0 <main+0x188>)
 800055e:	4851      	ldr	r0, [pc, #324]	@ (80006a4 <main+0x18c>)
 8000560:	f7ff fed4 	bl	800030c <Button_Init>
  HAL_TIM_Base_Start_IT(&htim1);
 8000564:	4850      	ldr	r0, [pc, #320]	@ (80006a8 <main+0x190>)
 8000566:	f003 fda9 	bl	80040bc <HAL_TIM_Base_Start_IT>
//  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_val, 4);
  for(uint8_t i = 0 ; i < 50; i++)
 800056a:	2300      	movs	r3, #0
 800056c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 8000570:	e014      	b.n	800059c <main+0x84>
  {
	  HAL_GPIO_TogglePin(O1_GPIO_Port, O1_Pin);
 8000572:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000576:	4848      	ldr	r0, [pc, #288]	@ (8000698 <main+0x180>)
 8000578:	f002 fea9 	bl	80032ce <HAL_GPIO_TogglePin>
	  Delay_ms(30);
 800057c:	201e      	movs	r0, #30
 800057e:	f7ff ff5b 	bl	8000438 <Delay_ms>
	  HAL_GPIO_TogglePin(O2_GPIO_Port, O2_Pin);
 8000582:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000586:	4844      	ldr	r0, [pc, #272]	@ (8000698 <main+0x180>)
 8000588:	f002 fea1 	bl	80032ce <HAL_GPIO_TogglePin>
	  Delay_ms(30);
 800058c:	201e      	movs	r0, #30
 800058e:	f7ff ff53 	bl	8000438 <Delay_ms>
  for(uint8_t i = 0 ; i < 50; i++)
 8000592:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8000596:	3301      	adds	r3, #1
 8000598:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 800059c:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80005a0:	2b31      	cmp	r3, #49	@ 0x31
 80005a2:	d9e6      	bls.n	8000572 <main+0x5a>

  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of led_lock */
  osMutexDef(led_lock);
 80005a4:	2300      	movs	r3, #0
 80005a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80005aa:	2300      	movs	r3, #0
 80005ac:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  led_lockHandle = osMutexCreate(osMutex(led_lock));
 80005b0:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80005b4:	4618      	mov	r0, r3
 80005b6:	f004 fa90 	bl	8004ada <osMutexCreate>
 80005ba:	4603      	mov	r3, r0
 80005bc:	4a3b      	ldr	r2, [pc, #236]	@ (80006ac <main+0x194>)
 80005be:	6013      	str	r3, [r2, #0]

  /* definition and creation of myMutex02 */
  osMutexDef(myMutex02);
 80005c0:	2300      	movs	r3, #0
 80005c2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80005c6:	2300      	movs	r3, #0
 80005c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  myMutex02Handle = osMutexCreate(osMutex(myMutex02));
 80005cc:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80005d0:	4618      	mov	r0, r3
 80005d2:	f004 fa82 	bl	8004ada <osMutexCreate>
 80005d6:	4603      	mov	r3, r0
 80005d8:	4a35      	ldr	r2, [pc, #212]	@ (80006b0 <main+0x198>)
 80005da:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of button_mes */
  osMessageQDef(button_mes, 16, uint16_t);
 80005dc:	4b35      	ldr	r3, [pc, #212]	@ (80006b4 <main+0x19c>)
 80005de:	f107 0474 	add.w	r4, r7, #116	@ 0x74
 80005e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80005e4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  button_mesHandle = osMessageCreate(osMessageQ(button_mes), NULL);
 80005e8:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80005ec:	2100      	movs	r1, #0
 80005ee:	4618      	mov	r0, r3
 80005f0:	f004 fb10 	bl	8004c14 <osMessageCreate>
 80005f4:	4603      	mov	r3, r0
 80005f6:	4a30      	ldr	r2, [pc, #192]	@ (80006b8 <main+0x1a0>)
 80005f8:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005fa:	4b30      	ldr	r3, [pc, #192]	@ (80006bc <main+0x1a4>)
 80005fc:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 8000600:	461d      	mov	r5, r3
 8000602:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000604:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000606:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800060a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800060e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000612:	2100      	movs	r1, #0
 8000614:	4618      	mov	r0, r3
 8000616:	f004 fa00 	bl	8004a1a <osThreadCreate>
 800061a:	4603      	mov	r3, r0
 800061c:	4a28      	ldr	r2, [pc, #160]	@ (80006c0 <main+0x1a8>)
 800061e:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_Button */
  osThreadDef(Task_Button, StartTask_Button, osPriorityLow, 0, 384);
 8000620:	4b28      	ldr	r3, [pc, #160]	@ (80006c4 <main+0x1ac>)
 8000622:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8000626:	461d      	mov	r5, r3
 8000628:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800062a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800062c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000630:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_ButtonHandle = osThreadCreate(osThread(Task_Button), NULL);
 8000634:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000638:	2100      	movs	r1, #0
 800063a:	4618      	mov	r0, r3
 800063c:	f004 f9ed 	bl	8004a1a <osThreadCreate>
 8000640:	4603      	mov	r3, r0
 8000642:	4a21      	ldr	r2, [pc, #132]	@ (80006c8 <main+0x1b0>)
 8000644:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_Test_IR */
  osThreadDef(Task_Test_IR, StartTask_Test_IR, osPriorityLow, 0, 512);
 8000646:	4b21      	ldr	r3, [pc, #132]	@ (80006cc <main+0x1b4>)
 8000648:	f107 0420 	add.w	r4, r7, #32
 800064c:	461d      	mov	r5, r3
 800064e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000650:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000652:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000656:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_Test_IRHandle = osThreadCreate(osThread(Task_Test_IR), NULL);
 800065a:	f107 0320 	add.w	r3, r7, #32
 800065e:	2100      	movs	r1, #0
 8000660:	4618      	mov	r0, r3
 8000662:	f004 f9da 	bl	8004a1a <osThreadCreate>
 8000666:	4603      	mov	r3, r0
 8000668:	4a19      	ldr	r2, [pc, #100]	@ (80006d0 <main+0x1b8>)
 800066a:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_ADC */
  osThreadDef(Task_ADC, StartTask_ADC, osPriorityLow, 0, 256);
 800066c:	4b19      	ldr	r3, [pc, #100]	@ (80006d4 <main+0x1bc>)
 800066e:	1d3c      	adds	r4, r7, #4
 8000670:	461d      	mov	r5, r3
 8000672:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000674:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000676:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800067a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_ADCHandle = osThreadCreate(osThread(Task_ADC), NULL);
 800067e:	1d3b      	adds	r3, r7, #4
 8000680:	2100      	movs	r1, #0
 8000682:	4618      	mov	r0, r3
 8000684:	f004 f9c9 	bl	8004a1a <osThreadCreate>
 8000688:	4603      	mov	r3, r0
 800068a:	4a13      	ldr	r2, [pc, #76]	@ (80006d8 <main+0x1c0>)
 800068c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800068e:	f004 f9bd 	bl	8004a0c <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8000692:	bf00      	nop
 8000694:	e7fd      	b.n	8000692 <main+0x17a>
 8000696:	bf00      	nop
 8000698:	40010c00 	.word	0x40010c00
 800069c:	2000079c 	.word	0x2000079c
 80006a0:	40010800 	.word	0x40010800
 80006a4:	200007a8 	.word	0x200007a8
 80006a8:	200003c8 	.word	0x200003c8
 80006ac:	200004fc 	.word	0x200004fc
 80006b0:	20000500 	.word	0x20000500
 80006b4:	08007534 	.word	0x08007534
 80006b8:	200004f8 	.word	0x200004f8
 80006bc:	08007550 	.word	0x08007550
 80006c0:	200004e8 	.word	0x200004e8
 80006c4:	08007578 	.word	0x08007578
 80006c8:	200004ec 	.word	0x200004ec
 80006cc:	080075a4 	.word	0x080075a4
 80006d0:	200004f0 	.word	0x200004f0
 80006d4:	080075cc 	.word	0x080075cc
 80006d8:	200004f4 	.word	0x200004f4

080006dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b094      	sub	sp, #80	@ 0x50
 80006e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006e2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80006e6:	2228      	movs	r2, #40	@ 0x28
 80006e8:	2100      	movs	r1, #0
 80006ea:	4618      	mov	r0, r3
 80006ec:	f006 fedc 	bl	80074a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006f0:	f107 0314 	add.w	r3, r7, #20
 80006f4:	2200      	movs	r2, #0
 80006f6:	601a      	str	r2, [r3, #0]
 80006f8:	605a      	str	r2, [r3, #4]
 80006fa:	609a      	str	r2, [r3, #8]
 80006fc:	60da      	str	r2, [r3, #12]
 80006fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000700:	1d3b      	adds	r3, r7, #4
 8000702:	2200      	movs	r2, #0
 8000704:	601a      	str	r2, [r3, #0]
 8000706:	605a      	str	r2, [r3, #4]
 8000708:	609a      	str	r2, [r3, #8]
 800070a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800070c:	2301      	movs	r3, #1
 800070e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000710:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000714:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000716:	2300      	movs	r3, #0
 8000718:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800071a:	2301      	movs	r3, #1
 800071c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800071e:	2302      	movs	r3, #2
 8000720:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000722:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000726:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000728:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800072c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800072e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000732:	4618      	mov	r0, r3
 8000734:	f002 ff28 	bl	8003588 <HAL_RCC_OscConfig>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800073e:	f000 fdc7 	bl	80012d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000742:	230f      	movs	r3, #15
 8000744:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000746:	2302      	movs	r3, #2
 8000748:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800074a:	2300      	movs	r3, #0
 800074c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800074e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000752:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000754:	2300      	movs	r3, #0
 8000756:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000758:	f107 0314 	add.w	r3, r7, #20
 800075c:	2102      	movs	r1, #2
 800075e:	4618      	mov	r0, r3
 8000760:	f003 f994 	bl	8003a8c <HAL_RCC_ClockConfig>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800076a:	f000 fdb1 	bl	80012d0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800076e:	2302      	movs	r3, #2
 8000770:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000772:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000776:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000778:	1d3b      	adds	r3, r7, #4
 800077a:	4618      	mov	r0, r3
 800077c:	f003 fb14 	bl	8003da8 <HAL_RCCEx_PeriphCLKConfig>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000786:	f000 fda3 	bl	80012d0 <Error_Handler>
  }
}
 800078a:	bf00      	nop
 800078c:	3750      	adds	r7, #80	@ 0x50
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
	...

08000794 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b084      	sub	sp, #16
 8000798:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800079a:	1d3b      	adds	r3, r7, #4
 800079c:	2200      	movs	r2, #0
 800079e:	601a      	str	r2, [r3, #0]
 80007a0:	605a      	str	r2, [r3, #4]
 80007a2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80007a4:	4b2e      	ldr	r3, [pc, #184]	@ (8000860 <MX_ADC1_Init+0xcc>)
 80007a6:	4a2f      	ldr	r2, [pc, #188]	@ (8000864 <MX_ADC1_Init+0xd0>)
 80007a8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80007aa:	4b2d      	ldr	r3, [pc, #180]	@ (8000860 <MX_ADC1_Init+0xcc>)
 80007ac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80007b0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80007b2:	4b2b      	ldr	r3, [pc, #172]	@ (8000860 <MX_ADC1_Init+0xcc>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007b8:	4b29      	ldr	r3, [pc, #164]	@ (8000860 <MX_ADC1_Init+0xcc>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007be:	4b28      	ldr	r3, [pc, #160]	@ (8000860 <MX_ADC1_Init+0xcc>)
 80007c0:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80007c4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007c6:	4b26      	ldr	r3, [pc, #152]	@ (8000860 <MX_ADC1_Init+0xcc>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 80007cc:	4b24      	ldr	r3, [pc, #144]	@ (8000860 <MX_ADC1_Init+0xcc>)
 80007ce:	2204      	movs	r2, #4
 80007d0:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007d2:	4823      	ldr	r0, [pc, #140]	@ (8000860 <MX_ADC1_Init+0xcc>)
 80007d4:	f001 f8b6 	bl	8001944 <HAL_ADC_Init>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80007de:	f000 fd77 	bl	80012d0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80007e2:	2300      	movs	r3, #0
 80007e4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007e6:	2301      	movs	r3, #1
 80007e8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80007ea:	2307      	movs	r3, #7
 80007ec:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007ee:	1d3b      	adds	r3, r7, #4
 80007f0:	4619      	mov	r1, r3
 80007f2:	481b      	ldr	r0, [pc, #108]	@ (8000860 <MX_ADC1_Init+0xcc>)
 80007f4:	f001 fb82 	bl	8001efc <HAL_ADC_ConfigChannel>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d001      	beq.n	8000802 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80007fe:	f000 fd67 	bl	80012d0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000802:	2301      	movs	r3, #1
 8000804:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000806:	2302      	movs	r3, #2
 8000808:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800080a:	1d3b      	adds	r3, r7, #4
 800080c:	4619      	mov	r1, r3
 800080e:	4814      	ldr	r0, [pc, #80]	@ (8000860 <MX_ADC1_Init+0xcc>)
 8000810:	f001 fb74 	bl	8001efc <HAL_ADC_ConfigChannel>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d001      	beq.n	800081e <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800081a:	f000 fd59 	bl	80012d0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800081e:	2302      	movs	r3, #2
 8000820:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000822:	2303      	movs	r3, #3
 8000824:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000826:	1d3b      	adds	r3, r7, #4
 8000828:	4619      	mov	r1, r3
 800082a:	480d      	ldr	r0, [pc, #52]	@ (8000860 <MX_ADC1_Init+0xcc>)
 800082c:	f001 fb66 	bl	8001efc <HAL_ADC_ConfigChannel>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d001      	beq.n	800083a <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000836:	f000 fd4b 	bl	80012d0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800083a:	2303      	movs	r3, #3
 800083c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800083e:	2304      	movs	r3, #4
 8000840:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000842:	1d3b      	adds	r3, r7, #4
 8000844:	4619      	mov	r1, r3
 8000846:	4806      	ldr	r0, [pc, #24]	@ (8000860 <MX_ADC1_Init+0xcc>)
 8000848:	f001 fb58 	bl	8001efc <HAL_ADC_ConfigChannel>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d001      	beq.n	8000856 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8000852:	f000 fd3d 	bl	80012d0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000856:	bf00      	nop
 8000858:	3710      	adds	r7, #16
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	20000280 	.word	0x20000280
 8000864:	40012400 	.word	0x40012400

08000868 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 800086c:	4b16      	ldr	r3, [pc, #88]	@ (80008c8 <MX_CAN_Init+0x60>)
 800086e:	4a17      	ldr	r2, [pc, #92]	@ (80008cc <MX_CAN_Init+0x64>)
 8000870:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 8000872:	4b15      	ldr	r3, [pc, #84]	@ (80008c8 <MX_CAN_Init+0x60>)
 8000874:	2210      	movs	r2, #16
 8000876:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000878:	4b13      	ldr	r3, [pc, #76]	@ (80008c8 <MX_CAN_Init+0x60>)
 800087a:	2200      	movs	r2, #0
 800087c:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800087e:	4b12      	ldr	r3, [pc, #72]	@ (80008c8 <MX_CAN_Init+0x60>)
 8000880:	2200      	movs	r2, #0
 8000882:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000884:	4b10      	ldr	r3, [pc, #64]	@ (80008c8 <MX_CAN_Init+0x60>)
 8000886:	2200      	movs	r2, #0
 8000888:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 800088a:	4b0f      	ldr	r3, [pc, #60]	@ (80008c8 <MX_CAN_Init+0x60>)
 800088c:	2200      	movs	r2, #0
 800088e:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000890:	4b0d      	ldr	r3, [pc, #52]	@ (80008c8 <MX_CAN_Init+0x60>)
 8000892:	2200      	movs	r2, #0
 8000894:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000896:	4b0c      	ldr	r3, [pc, #48]	@ (80008c8 <MX_CAN_Init+0x60>)
 8000898:	2200      	movs	r2, #0
 800089a:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 800089c:	4b0a      	ldr	r3, [pc, #40]	@ (80008c8 <MX_CAN_Init+0x60>)
 800089e:	2200      	movs	r2, #0
 80008a0:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80008a2:	4b09      	ldr	r3, [pc, #36]	@ (80008c8 <MX_CAN_Init+0x60>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80008a8:	4b07      	ldr	r3, [pc, #28]	@ (80008c8 <MX_CAN_Init+0x60>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80008ae:	4b06      	ldr	r3, [pc, #24]	@ (80008c8 <MX_CAN_Init+0x60>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80008b4:	4804      	ldr	r0, [pc, #16]	@ (80008c8 <MX_CAN_Init+0x60>)
 80008b6:	f001 fd23 	bl	8002300 <HAL_CAN_Init>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d001      	beq.n	80008c4 <MX_CAN_Init+0x5c>
  {
    Error_Handler();
 80008c0:	f000 fd06 	bl	80012d0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80008c4:	bf00      	nop
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	200002f4 	.word	0x200002f4
 80008cc:	40006400 	.word	0x40006400

080008d0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008d4:	4b12      	ldr	r3, [pc, #72]	@ (8000920 <MX_I2C1_Init+0x50>)
 80008d6:	4a13      	ldr	r2, [pc, #76]	@ (8000924 <MX_I2C1_Init+0x54>)
 80008d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80008da:	4b11      	ldr	r3, [pc, #68]	@ (8000920 <MX_I2C1_Init+0x50>)
 80008dc:	4a12      	ldr	r2, [pc, #72]	@ (8000928 <MX_I2C1_Init+0x58>)
 80008de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80008e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000920 <MX_I2C1_Init+0x50>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80008e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000920 <MX_I2C1_Init+0x50>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000920 <MX_I2C1_Init+0x50>)
 80008ee:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80008f2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000920 <MX_I2C1_Init+0x50>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80008fa:	4b09      	ldr	r3, [pc, #36]	@ (8000920 <MX_I2C1_Init+0x50>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000900:	4b07      	ldr	r3, [pc, #28]	@ (8000920 <MX_I2C1_Init+0x50>)
 8000902:	2200      	movs	r2, #0
 8000904:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000906:	4b06      	ldr	r3, [pc, #24]	@ (8000920 <MX_I2C1_Init+0x50>)
 8000908:	2200      	movs	r2, #0
 800090a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800090c:	4804      	ldr	r0, [pc, #16]	@ (8000920 <MX_I2C1_Init+0x50>)
 800090e:	f002 fcf7 	bl	8003300 <HAL_I2C_Init>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000918:	f000 fcda 	bl	80012d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800091c:	bf00      	nop
 800091e:	bd80      	pop	{r7, pc}
 8000920:	2000031c 	.word	0x2000031c
 8000924:	40005400 	.word	0x40005400
 8000928:	000186a0 	.word	0x000186a0

0800092c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000930:	4b17      	ldr	r3, [pc, #92]	@ (8000990 <MX_SPI1_Init+0x64>)
 8000932:	4a18      	ldr	r2, [pc, #96]	@ (8000994 <MX_SPI1_Init+0x68>)
 8000934:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000936:	4b16      	ldr	r3, [pc, #88]	@ (8000990 <MX_SPI1_Init+0x64>)
 8000938:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800093c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800093e:	4b14      	ldr	r3, [pc, #80]	@ (8000990 <MX_SPI1_Init+0x64>)
 8000940:	2200      	movs	r2, #0
 8000942:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000944:	4b12      	ldr	r3, [pc, #72]	@ (8000990 <MX_SPI1_Init+0x64>)
 8000946:	2200      	movs	r2, #0
 8000948:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800094a:	4b11      	ldr	r3, [pc, #68]	@ (8000990 <MX_SPI1_Init+0x64>)
 800094c:	2200      	movs	r2, #0
 800094e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000950:	4b0f      	ldr	r3, [pc, #60]	@ (8000990 <MX_SPI1_Init+0x64>)
 8000952:	2200      	movs	r2, #0
 8000954:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000956:	4b0e      	ldr	r3, [pc, #56]	@ (8000990 <MX_SPI1_Init+0x64>)
 8000958:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800095c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800095e:	4b0c      	ldr	r3, [pc, #48]	@ (8000990 <MX_SPI1_Init+0x64>)
 8000960:	2218      	movs	r2, #24
 8000962:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000964:	4b0a      	ldr	r3, [pc, #40]	@ (8000990 <MX_SPI1_Init+0x64>)
 8000966:	2200      	movs	r2, #0
 8000968:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800096a:	4b09      	ldr	r3, [pc, #36]	@ (8000990 <MX_SPI1_Init+0x64>)
 800096c:	2200      	movs	r2, #0
 800096e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000970:	4b07      	ldr	r3, [pc, #28]	@ (8000990 <MX_SPI1_Init+0x64>)
 8000972:	2200      	movs	r2, #0
 8000974:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000976:	4b06      	ldr	r3, [pc, #24]	@ (8000990 <MX_SPI1_Init+0x64>)
 8000978:	220a      	movs	r2, #10
 800097a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800097c:	4804      	ldr	r0, [pc, #16]	@ (8000990 <MX_SPI1_Init+0x64>)
 800097e:	f003 fac9 	bl	8003f14 <HAL_SPI_Init>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000988:	f000 fca2 	bl	80012d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800098c:	bf00      	nop
 800098e:	bd80      	pop	{r7, pc}
 8000990:	20000370 	.word	0x20000370
 8000994:	40013000 	.word	0x40013000

08000998 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b086      	sub	sp, #24
 800099c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800099e:	f107 0308 	add.w	r3, r7, #8
 80009a2:	2200      	movs	r2, #0
 80009a4:	601a      	str	r2, [r3, #0]
 80009a6:	605a      	str	r2, [r3, #4]
 80009a8:	609a      	str	r2, [r3, #8]
 80009aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009ac:	463b      	mov	r3, r7
 80009ae:	2200      	movs	r2, #0
 80009b0:	601a      	str	r2, [r3, #0]
 80009b2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80009b4:	4b1e      	ldr	r3, [pc, #120]	@ (8000a30 <MX_TIM1_Init+0x98>)
 80009b6:	4a1f      	ldr	r2, [pc, #124]	@ (8000a34 <MX_TIM1_Init+0x9c>)
 80009b8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 80009ba:	4b1d      	ldr	r3, [pc, #116]	@ (8000a30 <MX_TIM1_Init+0x98>)
 80009bc:	2247      	movs	r2, #71	@ 0x47
 80009be:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009c0:	4b1b      	ldr	r3, [pc, #108]	@ (8000a30 <MX_TIM1_Init+0x98>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 80009c6:	4b1a      	ldr	r3, [pc, #104]	@ (8000a30 <MX_TIM1_Init+0x98>)
 80009c8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80009cc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009ce:	4b18      	ldr	r3, [pc, #96]	@ (8000a30 <MX_TIM1_Init+0x98>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80009d4:	4b16      	ldr	r3, [pc, #88]	@ (8000a30 <MX_TIM1_Init+0x98>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009da:	4b15      	ldr	r3, [pc, #84]	@ (8000a30 <MX_TIM1_Init+0x98>)
 80009dc:	2200      	movs	r2, #0
 80009de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80009e0:	4813      	ldr	r0, [pc, #76]	@ (8000a30 <MX_TIM1_Init+0x98>)
 80009e2:	f003 fb1b 	bl	800401c <HAL_TIM_Base_Init>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d001      	beq.n	80009f0 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80009ec:	f000 fc70 	bl	80012d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009f4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80009f6:	f107 0308 	add.w	r3, r7, #8
 80009fa:	4619      	mov	r1, r3
 80009fc:	480c      	ldr	r0, [pc, #48]	@ (8000a30 <MX_TIM1_Init+0x98>)
 80009fe:	f003 fc9f 	bl	8004340 <HAL_TIM_ConfigClockSource>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000a08:	f000 fc62 	bl	80012d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a10:	2300      	movs	r3, #0
 8000a12:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a14:	463b      	mov	r3, r7
 8000a16:	4619      	mov	r1, r3
 8000a18:	4805      	ldr	r0, [pc, #20]	@ (8000a30 <MX_TIM1_Init+0x98>)
 8000a1a:	f003 fe81 	bl	8004720 <HAL_TIMEx_MasterConfigSynchronization>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000a24:	f000 fc54 	bl	80012d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000a28:	bf00      	nop
 8000a2a:	3718      	adds	r7, #24
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}
 8000a30:	200003c8 	.word	0x200003c8
 8000a34:	40012c00 	.word	0x40012c00

08000a38 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b086      	sub	sp, #24
 8000a3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a3e:	f107 0308 	add.w	r3, r7, #8
 8000a42:	2200      	movs	r2, #0
 8000a44:	601a      	str	r2, [r3, #0]
 8000a46:	605a      	str	r2, [r3, #4]
 8000a48:	609a      	str	r2, [r3, #8]
 8000a4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a4c:	463b      	mov	r3, r7
 8000a4e:	2200      	movs	r2, #0
 8000a50:	601a      	str	r2, [r3, #0]
 8000a52:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a54:	4b1d      	ldr	r3, [pc, #116]	@ (8000acc <MX_TIM2_Init+0x94>)
 8000a56:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a5a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000a5c:	4b1b      	ldr	r3, [pc, #108]	@ (8000acc <MX_TIM2_Init+0x94>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a62:	4b1a      	ldr	r3, [pc, #104]	@ (8000acc <MX_TIM2_Init+0x94>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000a68:	4b18      	ldr	r3, [pc, #96]	@ (8000acc <MX_TIM2_Init+0x94>)
 8000a6a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a6e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a70:	4b16      	ldr	r3, [pc, #88]	@ (8000acc <MX_TIM2_Init+0x94>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a76:	4b15      	ldr	r3, [pc, #84]	@ (8000acc <MX_TIM2_Init+0x94>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000a7c:	4813      	ldr	r0, [pc, #76]	@ (8000acc <MX_TIM2_Init+0x94>)
 8000a7e:	f003 facd 	bl	800401c <HAL_TIM_Base_Init>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000a88:	f000 fc22 	bl	80012d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a8c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a90:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000a92:	f107 0308 	add.w	r3, r7, #8
 8000a96:	4619      	mov	r1, r3
 8000a98:	480c      	ldr	r0, [pc, #48]	@ (8000acc <MX_TIM2_Init+0x94>)
 8000a9a:	f003 fc51 	bl	8004340 <HAL_TIM_ConfigClockSource>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d001      	beq.n	8000aa8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000aa4:	f000 fc14 	bl	80012d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000aac:	2300      	movs	r3, #0
 8000aae:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ab0:	463b      	mov	r3, r7
 8000ab2:	4619      	mov	r1, r3
 8000ab4:	4805      	ldr	r0, [pc, #20]	@ (8000acc <MX_TIM2_Init+0x94>)
 8000ab6:	f003 fe33 	bl	8004720 <HAL_TIMEx_MasterConfigSynchronization>
 8000aba:	4603      	mov	r3, r0
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d001      	beq.n	8000ac4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000ac0:	f000 fc06 	bl	80012d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000ac4:	bf00      	nop
 8000ac6:	3718      	adds	r7, #24
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	20000410 	.word	0x20000410

08000ad0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ad4:	4b11      	ldr	r3, [pc, #68]	@ (8000b1c <MX_USART1_UART_Init+0x4c>)
 8000ad6:	4a12      	ldr	r2, [pc, #72]	@ (8000b20 <MX_USART1_UART_Init+0x50>)
 8000ad8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000ada:	4b10      	ldr	r3, [pc, #64]	@ (8000b1c <MX_USART1_UART_Init+0x4c>)
 8000adc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ae0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ae2:	4b0e      	ldr	r3, [pc, #56]	@ (8000b1c <MX_USART1_UART_Init+0x4c>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ae8:	4b0c      	ldr	r3, [pc, #48]	@ (8000b1c <MX_USART1_UART_Init+0x4c>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000aee:	4b0b      	ldr	r3, [pc, #44]	@ (8000b1c <MX_USART1_UART_Init+0x4c>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000af4:	4b09      	ldr	r3, [pc, #36]	@ (8000b1c <MX_USART1_UART_Init+0x4c>)
 8000af6:	220c      	movs	r2, #12
 8000af8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000afa:	4b08      	ldr	r3, [pc, #32]	@ (8000b1c <MX_USART1_UART_Init+0x4c>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b00:	4b06      	ldr	r3, [pc, #24]	@ (8000b1c <MX_USART1_UART_Init+0x4c>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b06:	4805      	ldr	r0, [pc, #20]	@ (8000b1c <MX_USART1_UART_Init+0x4c>)
 8000b08:	f003 fe7a 	bl	8004800 <HAL_UART_Init>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d001      	beq.n	8000b16 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000b12:	f000 fbdd 	bl	80012d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b16:	bf00      	nop
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	20000458 	.word	0x20000458
 8000b20:	40013800 	.word	0x40013800

08000b24 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b28:	4b11      	ldr	r3, [pc, #68]	@ (8000b70 <MX_USART3_UART_Init+0x4c>)
 8000b2a:	4a12      	ldr	r2, [pc, #72]	@ (8000b74 <MX_USART3_UART_Init+0x50>)
 8000b2c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b2e:	4b10      	ldr	r3, [pc, #64]	@ (8000b70 <MX_USART3_UART_Init+0x4c>)
 8000b30:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b34:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b36:	4b0e      	ldr	r3, [pc, #56]	@ (8000b70 <MX_USART3_UART_Init+0x4c>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b3c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b70 <MX_USART3_UART_Init+0x4c>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b42:	4b0b      	ldr	r3, [pc, #44]	@ (8000b70 <MX_USART3_UART_Init+0x4c>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b48:	4b09      	ldr	r3, [pc, #36]	@ (8000b70 <MX_USART3_UART_Init+0x4c>)
 8000b4a:	220c      	movs	r2, #12
 8000b4c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b4e:	4b08      	ldr	r3, [pc, #32]	@ (8000b70 <MX_USART3_UART_Init+0x4c>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b54:	4b06      	ldr	r3, [pc, #24]	@ (8000b70 <MX_USART3_UART_Init+0x4c>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b5a:	4805      	ldr	r0, [pc, #20]	@ (8000b70 <MX_USART3_UART_Init+0x4c>)
 8000b5c:	f003 fe50 	bl	8004800 <HAL_UART_Init>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d001      	beq.n	8000b6a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000b66:	f000 fbb3 	bl	80012d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000b6a:	bf00      	nop
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	200004a0 	.word	0x200004a0
 8000b74:	40004800 	.word	0x40004800

08000b78 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b082      	sub	sp, #8
 8000b7c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b7e:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb0 <MX_DMA_Init+0x38>)
 8000b80:	695b      	ldr	r3, [r3, #20]
 8000b82:	4a0b      	ldr	r2, [pc, #44]	@ (8000bb0 <MX_DMA_Init+0x38>)
 8000b84:	f043 0301 	orr.w	r3, r3, #1
 8000b88:	6153      	str	r3, [r2, #20]
 8000b8a:	4b09      	ldr	r3, [pc, #36]	@ (8000bb0 <MX_DMA_Init+0x38>)
 8000b8c:	695b      	ldr	r3, [r3, #20]
 8000b8e:	f003 0301 	and.w	r3, r3, #1
 8000b92:	607b      	str	r3, [r7, #4]
 8000b94:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 6, 0);
 8000b96:	2200      	movs	r2, #0
 8000b98:	2106      	movs	r1, #6
 8000b9a:	200b      	movs	r0, #11
 8000b9c:	f001 fd83 	bl	80026a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000ba0:	200b      	movs	r0, #11
 8000ba2:	f001 fd9c 	bl	80026de <HAL_NVIC_EnableIRQ>

}
 8000ba6:	bf00      	nop
 8000ba8:	3708      	adds	r7, #8
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	40021000 	.word	0x40021000

08000bb4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b088      	sub	sp, #32
 8000bb8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bba:	f107 0310 	add.w	r3, r7, #16
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	601a      	str	r2, [r3, #0]
 8000bc2:	605a      	str	r2, [r3, #4]
 8000bc4:	609a      	str	r2, [r3, #8]
 8000bc6:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bc8:	4b4c      	ldr	r3, [pc, #304]	@ (8000cfc <MX_GPIO_Init+0x148>)
 8000bca:	699b      	ldr	r3, [r3, #24]
 8000bcc:	4a4b      	ldr	r2, [pc, #300]	@ (8000cfc <MX_GPIO_Init+0x148>)
 8000bce:	f043 0310 	orr.w	r3, r3, #16
 8000bd2:	6193      	str	r3, [r2, #24]
 8000bd4:	4b49      	ldr	r3, [pc, #292]	@ (8000cfc <MX_GPIO_Init+0x148>)
 8000bd6:	699b      	ldr	r3, [r3, #24]
 8000bd8:	f003 0310 	and.w	r3, r3, #16
 8000bdc:	60fb      	str	r3, [r7, #12]
 8000bde:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000be0:	4b46      	ldr	r3, [pc, #280]	@ (8000cfc <MX_GPIO_Init+0x148>)
 8000be2:	699b      	ldr	r3, [r3, #24]
 8000be4:	4a45      	ldr	r2, [pc, #276]	@ (8000cfc <MX_GPIO_Init+0x148>)
 8000be6:	f043 0320 	orr.w	r3, r3, #32
 8000bea:	6193      	str	r3, [r2, #24]
 8000bec:	4b43      	ldr	r3, [pc, #268]	@ (8000cfc <MX_GPIO_Init+0x148>)
 8000bee:	699b      	ldr	r3, [r3, #24]
 8000bf0:	f003 0320 	and.w	r3, r3, #32
 8000bf4:	60bb      	str	r3, [r7, #8]
 8000bf6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bf8:	4b40      	ldr	r3, [pc, #256]	@ (8000cfc <MX_GPIO_Init+0x148>)
 8000bfa:	699b      	ldr	r3, [r3, #24]
 8000bfc:	4a3f      	ldr	r2, [pc, #252]	@ (8000cfc <MX_GPIO_Init+0x148>)
 8000bfe:	f043 0304 	orr.w	r3, r3, #4
 8000c02:	6193      	str	r3, [r2, #24]
 8000c04:	4b3d      	ldr	r3, [pc, #244]	@ (8000cfc <MX_GPIO_Init+0x148>)
 8000c06:	699b      	ldr	r3, [r3, #24]
 8000c08:	f003 0304 	and.w	r3, r3, #4
 8000c0c:	607b      	str	r3, [r7, #4]
 8000c0e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c10:	4b3a      	ldr	r3, [pc, #232]	@ (8000cfc <MX_GPIO_Init+0x148>)
 8000c12:	699b      	ldr	r3, [r3, #24]
 8000c14:	4a39      	ldr	r2, [pc, #228]	@ (8000cfc <MX_GPIO_Init+0x148>)
 8000c16:	f043 0308 	orr.w	r3, r3, #8
 8000c1a:	6193      	str	r3, [r2, #24]
 8000c1c:	4b37      	ldr	r3, [pc, #220]	@ (8000cfc <MX_GPIO_Init+0x148>)
 8000c1e:	699b      	ldr	r3, [r3, #24]
 8000c20:	f003 0308 	and.w	r3, r3, #8
 8000c24:	603b      	str	r3, [r7, #0]
 8000c26:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000c28:	2200      	movs	r2, #0
 8000c2a:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8000c2e:	4834      	ldr	r0, [pc, #208]	@ (8000d00 <MX_GPIO_Init+0x14c>)
 8000c30:	f002 fb35 	bl	800329e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, O7_Pin|O6_Pin|O5_Pin|O1_Pin
 8000c34:	2200      	movs	r2, #0
 8000c36:	f24f 0107 	movw	r1, #61447	@ 0xf007
 8000c3a:	4832      	ldr	r0, [pc, #200]	@ (8000d04 <MX_GPIO_Init+0x150>)
 8000c3c:	f002 fb2f 	bl	800329e <HAL_GPIO_WritePin>
                          |O2_Pin|O3_Pin|O4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8000c40:	2200      	movs	r2, #0
 8000c42:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c46:	4830      	ldr	r0, [pc, #192]	@ (8000d08 <MX_GPIO_Init+0x154>)
 8000c48:	f002 fb29 	bl	800329e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000c4c:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000c50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c52:	2301      	movs	r3, #1
 8000c54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c56:	2300      	movs	r3, #0
 8000c58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c5a:	2302      	movs	r3, #2
 8000c5c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c5e:	f107 0310 	add.w	r3, r7, #16
 8000c62:	4619      	mov	r1, r3
 8000c64:	4826      	ldr	r0, [pc, #152]	@ (8000d00 <MX_GPIO_Init+0x14c>)
 8000c66:	f002 f97f 	bl	8002f68 <HAL_GPIO_Init>

  /*Configure GPIO pins : O7_Pin O6_Pin O5_Pin O1_Pin
                           O2_Pin O3_Pin O4_Pin */
  GPIO_InitStruct.Pin = O7_Pin|O6_Pin|O5_Pin|O1_Pin
 8000c6a:	f24f 0307 	movw	r3, #61447	@ 0xf007
 8000c6e:	613b      	str	r3, [r7, #16]
                          |O2_Pin|O3_Pin|O4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c70:	2301      	movs	r3, #1
 8000c72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c74:	2300      	movs	r3, #0
 8000c76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c78:	2302      	movs	r3, #2
 8000c7a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c7c:	f107 0310 	add.w	r3, r7, #16
 8000c80:	4619      	mov	r1, r3
 8000c82:	4820      	ldr	r0, [pc, #128]	@ (8000d04 <MX_GPIO_Init+0x150>)
 8000c84:	f002 f970 	bl	8002f68 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUZZER_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin;
 8000c88:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c8c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c92:	2300      	movs	r3, #0
 8000c94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c96:	2302      	movs	r3, #2
 8000c98:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8000c9a:	f107 0310 	add.w	r3, r7, #16
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	4819      	ldr	r0, [pc, #100]	@ (8000d08 <MX_GPIO_Init+0x154>)
 8000ca2:	f002 f961 	bl	8002f68 <HAL_GPIO_Init>

  /*Configure GPIO pin : I1_Pin */
  GPIO_InitStruct.Pin = I1_Pin;
 8000ca6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000caa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cac:	2300      	movs	r3, #0
 8000cae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(I1_GPIO_Port, &GPIO_InitStruct);
 8000cb4:	f107 0310 	add.w	r3, r7, #16
 8000cb8:	4619      	mov	r1, r3
 8000cba:	4813      	ldr	r0, [pc, #76]	@ (8000d08 <MX_GPIO_Init+0x154>)
 8000cbc:	f002 f954 	bl	8002f68 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2_Pin I3_Pin I4_Pin Button_2_Pin */
  GPIO_InitStruct.Pin = I2_Pin|I3_Pin|I4_Pin|Button_2_Pin;
 8000cc0:	f44f 730e 	mov.w	r3, #568	@ 0x238
 8000cc4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cce:	f107 0310 	add.w	r3, r7, #16
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	480b      	ldr	r0, [pc, #44]	@ (8000d04 <MX_GPIO_Init+0x150>)
 8000cd6:	f002 f947 	bl	8002f68 <HAL_GPIO_Init>

  /*Configure GPIO pin : Button_1_Pin */
  GPIO_InitStruct.Pin = Button_1_Pin;
 8000cda:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000cde:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Button_1_GPIO_Port, &GPIO_InitStruct);
 8000ce8:	f107 0310 	add.w	r3, r7, #16
 8000cec:	4619      	mov	r1, r3
 8000cee:	4805      	ldr	r0, [pc, #20]	@ (8000d04 <MX_GPIO_Init+0x150>)
 8000cf0:	f002 f93a 	bl	8002f68 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000cf4:	bf00      	nop
 8000cf6:	3720      	adds	r7, #32
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	40021000 	.word	0x40021000
 8000d00:	40011000 	.word	0x40011000
 8000d04:	40010c00 	.word	0x40010c00
 8000d08:	40010800 	.word	0x40010800

08000d0c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b083      	sub	sp, #12
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2)
  {
  }
  if(htim->Instance == TIM1)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	4a06      	ldr	r2, [pc, #24]	@ (8000d34 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000d1a:	4293      	cmp	r3, r2
 8000d1c:	d104      	bne.n	8000d28 <HAL_TIM_PeriodElapsedCallback+0x1c>
  {
	  timer1_counter++;
 8000d1e:	4b06      	ldr	r3, [pc, #24]	@ (8000d38 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	3301      	adds	r3, #1
 8000d24:	4a04      	ldr	r2, [pc, #16]	@ (8000d38 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000d26:	6013      	str	r3, [r2, #0]
  }
}
 8000d28:	bf00      	nop
 8000d2a:	370c      	adds	r7, #12
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bc80      	pop	{r7}
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop
 8000d34:	40012c00 	.word	0x40012c00
 8000d38:	20000504 	.word	0x20000504

08000d3c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b084      	sub	sp, #16
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == hadc1.Instance)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681a      	ldr	r2, [r3, #0]
 8000d48:	4b0e      	ldr	r3, [pc, #56]	@ (8000d84 <HAL_ADC_ConvCpltCallback+0x48>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	429a      	cmp	r2, r3
 8000d4e:	d114      	bne.n	8000d7a <HAL_ADC_ConvCpltCallback+0x3e>
	{
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000d50:	2300      	movs	r3, #0
 8000d52:	60fb      	str	r3, [r7, #12]
		vTaskNotifyGiveFromISR(Task_Test_IRHandle, &xHigherPriorityTaskWoken);
 8000d54:	4b0c      	ldr	r3, [pc, #48]	@ (8000d88 <HAL_ADC_ConvCpltCallback+0x4c>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	f107 020c 	add.w	r2, r7, #12
 8000d5c:	4611      	mov	r1, r2
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f005 feca 	bl	8006af8 <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d007      	beq.n	8000d7a <HAL_ADC_ConvCpltCallback+0x3e>
 8000d6a:	4b08      	ldr	r3, [pc, #32]	@ (8000d8c <HAL_ADC_ConvCpltCallback+0x50>)
 8000d6c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000d70:	601a      	str	r2, [r3, #0]
 8000d72:	f3bf 8f4f 	dsb	sy
 8000d76:	f3bf 8f6f 	isb	sy
	}

}
 8000d7a:	bf00      	nop
 8000d7c:	3710      	adds	r7, #16
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	20000280 	.word	0x20000280
 8000d88:	200004f0 	.word	0x200004f0
 8000d8c:	e000ed04 	.word	0xe000ed04

08000d90 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  osDelay(1);
 8000d98:	2001      	movs	r0, #1
 8000d9a:	f003 fe8a 	bl	8004ab2 <osDelay>
 8000d9e:	e7fb      	b.n	8000d98 <StartDefaultTask+0x8>

08000da0 <StartTask_Button>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_Button */
void StartTask_Button(void const * argument)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b088      	sub	sp, #32
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {
#if 1
	  ButtonState_t state;
	  state = BUTTON_Read(&Button_ok);
 8000da8:	4865      	ldr	r0, [pc, #404]	@ (8000f40 <StartTask_Button+0x1a0>)
 8000daa:	f7ff fad3 	bl	8000354 <BUTTON_Read>
 8000dae:	4603      	mov	r3, r0
 8000db0:	73fb      	strb	r3, [r7, #15]
	  switch(state)
 8000db2:	7bfb      	ldrb	r3, [r7, #15]
 8000db4:	2b03      	cmp	r3, #3
 8000db6:	d006      	beq.n	8000dc6 <StartTask_Button+0x26>
 8000db8:	2b03      	cmp	r3, #3
 8000dba:	dc55      	bgt.n	8000e68 <StartTask_Button+0xc8>
 8000dbc:	2b01      	cmp	r3, #1
 8000dbe:	d055      	beq.n	8000e6c <StartTask_Button+0xcc>
 8000dc0:	2b02      	cmp	r3, #2
 8000dc2:	d055      	beq.n	8000e70 <StartTask_Button+0xd0>
				 }
	  			osMutexRelease(myMutex02Handle);
	  		  }
	  		break;
	  	  default:
	  		  break;
 8000dc4:	e050      	b.n	8000e68 <StartTask_Button+0xc8>
	  		  if(product_value == REAL_PR_OK || product_value == FIRT_SAMPLE)
 8000dc6:	4b5f      	ldr	r3, [pc, #380]	@ (8000f44 <StartTask_Button+0x1a4>)
 8000dc8:	781b      	ldrb	r3, [r3, #0]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d003      	beq.n	8000dd6 <StartTask_Button+0x36>
 8000dce:	4b5d      	ldr	r3, [pc, #372]	@ (8000f44 <StartTask_Button+0x1a4>)
 8000dd0:	781b      	ldrb	r3, [r3, #0]
 8000dd2:	2b03      	cmp	r3, #3
 8000dd4:	d129      	bne.n	8000e2a <StartTask_Button+0x8a>
	  			msg = BTN_OK;
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	73bb      	strb	r3, [r7, #14]
				xQueueSend(button_mesHandle, &msg, portMAX_DELAY);
 8000dda:	4b5b      	ldr	r3, [pc, #364]	@ (8000f48 <StartTask_Button+0x1a8>)
 8000ddc:	6818      	ldr	r0, [r3, #0]
 8000dde:	f107 010e 	add.w	r1, r7, #14
 8000de2:	2300      	movs	r3, #0
 8000de4:	f04f 32ff 	mov.w	r2, #4294967295
 8000de8:	f004 f97a 	bl	80050e0 <xQueueGenericSend>
				osMutexWait(led_lockHandle, portMAX_DELAY);
 8000dec:	4b57      	ldr	r3, [pc, #348]	@ (8000f4c <StartTask_Button+0x1ac>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	f04f 31ff 	mov.w	r1, #4294967295
 8000df4:	4618      	mov	r0, r3
 8000df6:	f003 fe89 	bl	8004b0c <osMutexWait>
				for(int i = 0; i < 20; i++)
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	61fb      	str	r3, [r7, #28]
 8000dfe:	e00b      	b.n	8000e18 <StartTask_Button+0x78>
					GPIOB->ODR ^=  (1 << 12U);
 8000e00:	4b53      	ldr	r3, [pc, #332]	@ (8000f50 <StartTask_Button+0x1b0>)
 8000e02:	68db      	ldr	r3, [r3, #12]
 8000e04:	4a52      	ldr	r2, [pc, #328]	@ (8000f50 <StartTask_Button+0x1b0>)
 8000e06:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8000e0a:	60d3      	str	r3, [r2, #12]
					Delay_ms(70);
 8000e0c:	2046      	movs	r0, #70	@ 0x46
 8000e0e:	f7ff fb13 	bl	8000438 <Delay_ms>
				for(int i = 0; i < 20; i++)
 8000e12:	69fb      	ldr	r3, [r7, #28]
 8000e14:	3301      	adds	r3, #1
 8000e16:	61fb      	str	r3, [r7, #28]
 8000e18:	69fb      	ldr	r3, [r7, #28]
 8000e1a:	2b13      	cmp	r3, #19
 8000e1c:	ddf0      	ble.n	8000e00 <StartTask_Button+0x60>
				osMutexRelease(led_lockHandle);
 8000e1e:	4b4b      	ldr	r3, [pc, #300]	@ (8000f4c <StartTask_Button+0x1ac>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	4618      	mov	r0, r3
 8000e24:	f003 fec0 	bl	8004ba8 <osMutexRelease>
	  		break;
 8000e28:	e023      	b.n	8000e72 <StartTask_Button+0xd2>
	  			osMutexWait(myMutex02Handle, portMAX_DELAY);
 8000e2a:	4b4a      	ldr	r3, [pc, #296]	@ (8000f54 <StartTask_Button+0x1b4>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	f04f 31ff 	mov.w	r1, #4294967295
 8000e32:	4618      	mov	r0, r3
 8000e34:	f003 fe6a 	bl	8004b0c <osMutexWait>
	  			for(int i = 0; i < 20; i++)
 8000e38:	2300      	movs	r3, #0
 8000e3a:	61bb      	str	r3, [r7, #24]
 8000e3c:	e00b      	b.n	8000e56 <StartTask_Button+0xb6>
	  				GPIOA->ODR ^=  (1 << 8U);
 8000e3e:	4b46      	ldr	r3, [pc, #280]	@ (8000f58 <StartTask_Button+0x1b8>)
 8000e40:	68db      	ldr	r3, [r3, #12]
 8000e42:	4a45      	ldr	r2, [pc, #276]	@ (8000f58 <StartTask_Button+0x1b8>)
 8000e44:	f483 7380 	eor.w	r3, r3, #256	@ 0x100
 8000e48:	60d3      	str	r3, [r2, #12]
					Delay_ms(70);
 8000e4a:	2046      	movs	r0, #70	@ 0x46
 8000e4c:	f7ff faf4 	bl	8000438 <Delay_ms>
	  			for(int i = 0; i < 20; i++)
 8000e50:	69bb      	ldr	r3, [r7, #24]
 8000e52:	3301      	adds	r3, #1
 8000e54:	61bb      	str	r3, [r7, #24]
 8000e56:	69bb      	ldr	r3, [r7, #24]
 8000e58:	2b13      	cmp	r3, #19
 8000e5a:	ddf0      	ble.n	8000e3e <StartTask_Button+0x9e>
	  			osMutexRelease(myMutex02Handle);
 8000e5c:	4b3d      	ldr	r3, [pc, #244]	@ (8000f54 <StartTask_Button+0x1b4>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4618      	mov	r0, r3
 8000e62:	f003 fea1 	bl	8004ba8 <osMutexRelease>
	  		break;
 8000e66:	e004      	b.n	8000e72 <StartTask_Button+0xd2>
	  		  break;
 8000e68:	bf00      	nop
 8000e6a:	e002      	b.n	8000e72 <StartTask_Button+0xd2>
			  break;
 8000e6c:	bf00      	nop
 8000e6e:	e000      	b.n	8000e72 <StartTask_Button+0xd2>
				break;
 8000e70:	bf00      	nop
	  }
	  state = BUTTON_Read(&Button_ng);
 8000e72:	483a      	ldr	r0, [pc, #232]	@ (8000f5c <StartTask_Button+0x1bc>)
 8000e74:	f7ff fa6e 	bl	8000354 <BUTTON_Read>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	73fb      	strb	r3, [r7, #15]
	  switch(state)
 8000e7c:	7bfb      	ldrb	r3, [r7, #15]
 8000e7e:	2b03      	cmp	r3, #3
 8000e80:	d006      	beq.n	8000e90 <StartTask_Button+0xf0>
 8000e82:	2b03      	cmp	r3, #3
 8000e84:	dc55      	bgt.n	8000f32 <StartTask_Button+0x192>
 8000e86:	2b01      	cmp	r3, #1
 8000e88:	d055      	beq.n	8000f36 <StartTask_Button+0x196>
 8000e8a:	2b02      	cmp	r3, #2
 8000e8c:	d055      	beq.n	8000f3a <StartTask_Button+0x19a>
					osMutexRelease(myMutex02Handle);

				  }
			break;
		  default:
			  break;
 8000e8e:	e050      	b.n	8000f32 <StartTask_Button+0x192>
				  if(product_value == REAL_PR_NG ||  product_value == FIRT_SAMPLE)
 8000e90:	4b2c      	ldr	r3, [pc, #176]	@ (8000f44 <StartTask_Button+0x1a4>)
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	2b01      	cmp	r3, #1
 8000e96:	d003      	beq.n	8000ea0 <StartTask_Button+0x100>
 8000e98:	4b2a      	ldr	r3, [pc, #168]	@ (8000f44 <StartTask_Button+0x1a4>)
 8000e9a:	781b      	ldrb	r3, [r3, #0]
 8000e9c:	2b03      	cmp	r3, #3
 8000e9e:	d129      	bne.n	8000ef4 <StartTask_Button+0x154>
					  msg = BTN_NG;
 8000ea0:	2302      	movs	r3, #2
 8000ea2:	73bb      	strb	r3, [r7, #14]
					  xQueueSend(button_mesHandle, &msg, portMAX_DELAY);
 8000ea4:	4b28      	ldr	r3, [pc, #160]	@ (8000f48 <StartTask_Button+0x1a8>)
 8000ea6:	6818      	ldr	r0, [r3, #0]
 8000ea8:	f107 010e 	add.w	r1, r7, #14
 8000eac:	2300      	movs	r3, #0
 8000eae:	f04f 32ff 	mov.w	r2, #4294967295
 8000eb2:	f004 f915 	bl	80050e0 <xQueueGenericSend>
					  osMutexWait(led_lockHandle, portMAX_DELAY);
 8000eb6:	4b25      	ldr	r3, [pc, #148]	@ (8000f4c <StartTask_Button+0x1ac>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	f04f 31ff 	mov.w	r1, #4294967295
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f003 fe24 	bl	8004b0c <osMutexWait>
					 for(int i = 0; i < 20; i++)
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	617b      	str	r3, [r7, #20]
 8000ec8:	e00b      	b.n	8000ee2 <StartTask_Button+0x142>
						 GPIOB->ODR ^=  (1 << 13U);
 8000eca:	4b21      	ldr	r3, [pc, #132]	@ (8000f50 <StartTask_Button+0x1b0>)
 8000ecc:	68db      	ldr	r3, [r3, #12]
 8000ece:	4a20      	ldr	r2, [pc, #128]	@ (8000f50 <StartTask_Button+0x1b0>)
 8000ed0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8000ed4:	60d3      	str	r3, [r2, #12]
						Delay_ms(70);
 8000ed6:	2046      	movs	r0, #70	@ 0x46
 8000ed8:	f7ff faae 	bl	8000438 <Delay_ms>
					 for(int i = 0; i < 20; i++)
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	3301      	adds	r3, #1
 8000ee0:	617b      	str	r3, [r7, #20]
 8000ee2:	697b      	ldr	r3, [r7, #20]
 8000ee4:	2b13      	cmp	r3, #19
 8000ee6:	ddf0      	ble.n	8000eca <StartTask_Button+0x12a>
					 osMutexRelease(led_lockHandle);
 8000ee8:	4b18      	ldr	r3, [pc, #96]	@ (8000f4c <StartTask_Button+0x1ac>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4618      	mov	r0, r3
 8000eee:	f003 fe5b 	bl	8004ba8 <osMutexRelease>
			break;
 8000ef2:	e023      	b.n	8000f3c <StartTask_Button+0x19c>
					osMutexWait(myMutex02Handle, portMAX_DELAY);
 8000ef4:	4b17      	ldr	r3, [pc, #92]	@ (8000f54 <StartTask_Button+0x1b4>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f04f 31ff 	mov.w	r1, #4294967295
 8000efc:	4618      	mov	r0, r3
 8000efe:	f003 fe05 	bl	8004b0c <osMutexWait>
					for(int i = 0; i < 20; i++)
 8000f02:	2300      	movs	r3, #0
 8000f04:	613b      	str	r3, [r7, #16]
 8000f06:	e00b      	b.n	8000f20 <StartTask_Button+0x180>
						GPIOA->ODR ^=  (1 << 8U);
 8000f08:	4b13      	ldr	r3, [pc, #76]	@ (8000f58 <StartTask_Button+0x1b8>)
 8000f0a:	68db      	ldr	r3, [r3, #12]
 8000f0c:	4a12      	ldr	r2, [pc, #72]	@ (8000f58 <StartTask_Button+0x1b8>)
 8000f0e:	f483 7380 	eor.w	r3, r3, #256	@ 0x100
 8000f12:	60d3      	str	r3, [r2, #12]
						Delay_ms(70);
 8000f14:	2046      	movs	r0, #70	@ 0x46
 8000f16:	f7ff fa8f 	bl	8000438 <Delay_ms>
					for(int i = 0; i < 20; i++)
 8000f1a:	693b      	ldr	r3, [r7, #16]
 8000f1c:	3301      	adds	r3, #1
 8000f1e:	613b      	str	r3, [r7, #16]
 8000f20:	693b      	ldr	r3, [r7, #16]
 8000f22:	2b13      	cmp	r3, #19
 8000f24:	ddf0      	ble.n	8000f08 <StartTask_Button+0x168>
					osMutexRelease(myMutex02Handle);
 8000f26:	4b0b      	ldr	r3, [pc, #44]	@ (8000f54 <StartTask_Button+0x1b4>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f003 fe3c 	bl	8004ba8 <osMutexRelease>
			break;
 8000f30:	e004      	b.n	8000f3c <StartTask_Button+0x19c>
			  break;
 8000f32:	bf00      	nop
 8000f34:	e738      	b.n	8000da8 <StartTask_Button+0x8>
			  break;
 8000f36:	bf00      	nop
 8000f38:	e736      	b.n	8000da8 <StartTask_Button+0x8>
				break;
 8000f3a:	bf00      	nop
  {
 8000f3c:	e734      	b.n	8000da8 <StartTask_Button+0x8>
 8000f3e:	bf00      	nop
 8000f40:	2000079c 	.word	0x2000079c
 8000f44:	200007b6 	.word	0x200007b6
 8000f48:	200004f8 	.word	0x200004f8
 8000f4c:	200004fc 	.word	0x200004fc
 8000f50:	40010c00 	.word	0x40010c00
 8000f54:	20000500 	.word	0x20000500
 8000f58:	40010800 	.word	0x40010800
 8000f5c:	200007a8 	.word	0x200007a8

08000f60 <StartTask_Test_IR>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_Test_IR */
void StartTask_Test_IR(void const * argument)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 8000f66:	af00      	add	r7, sp, #0
 8000f68:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 8000f6c:	f5a3 7323 	sub.w	r3, r3, #652	@ 0x28c
 8000f70:	6018      	str	r0, [r3, #0]
	uint8_t msg;
  /* Infinite loop */
  for(;;)
  {
#if 1
	  if (xQueueReceive(button_mesHandle, &msg, portMAX_DELAY) == pdPASS)
 8000f72:	4b50      	ldr	r3, [pc, #320]	@ (80010b4 <StartTask_Test_IR+0x154>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	f207 218f 	addw	r1, r7, #655	@ 0x28f
 8000f7a:	f04f 32ff 	mov.w	r2, #4294967295
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f004 fa40 	bl	8005404 <xQueueReceive>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b01      	cmp	r3, #1
 8000f88:	d1f3      	bne.n	8000f72 <StartTask_Test_IR+0x12>
	  {
	//	  ulTaskNotifyTake( pdTRUE, portMAX_DELAY );
		  sample_count = 0;
 8000f8a:	4b4b      	ldr	r3, [pc, #300]	@ (80010b8 <StartTask_Test_IR+0x158>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	801a      	strh	r2, [r3, #0]
		  adc_caculate = (adc_caculate_t){0};
 8000f90:	4b4a      	ldr	r3, [pc, #296]	@ (80010bc <StartTask_Test_IR+0x15c>)
 8000f92:	4618      	mov	r0, r3
 8000f94:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8000f98:	461a      	mov	r2, r3
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	f006 fa84 	bl	80074a8 <memset>
		  while(sample_count < ADC_SAMPLE_COUNT)
 8000fa0:	e03c      	b.n	800101c <StartTask_Test_IR+0xbc>
		  {
			  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_val, ADC_CH_NUM);
 8000fa2:	2204      	movs	r2, #4
 8000fa4:	4946      	ldr	r1, [pc, #280]	@ (80010c0 <StartTask_Test_IR+0x160>)
 8000fa6:	4847      	ldr	r0, [pc, #284]	@ (80010c4 <StartTask_Test_IR+0x164>)
 8000fa8:	f000 fda4 	bl	8001af4 <HAL_ADC_Start_DMA>
			  ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8000fac:	f04f 31ff 	mov.w	r1, #4294967295
 8000fb0:	2001      	movs	r0, #1
 8000fb2:	f005 fd59 	bl	8006a68 <ulTaskNotifyTake>
			  HAL_ADC_Stop_DMA(&hadc1);
 8000fb6:	4843      	ldr	r0, [pc, #268]	@ (80010c4 <StartTask_Test_IR+0x164>)
 8000fb8:	f000 fe7a 	bl	8001cb0 <HAL_ADC_Stop_DMA>
			  adc_caculate.adc_in0[sample_count] = adc_val[0];
 8000fbc:	4b3e      	ldr	r3, [pc, #248]	@ (80010b8 <StartTask_Test_IR+0x158>)
 8000fbe:	881b      	ldrh	r3, [r3, #0]
 8000fc0:	461a      	mov	r2, r3
 8000fc2:	4b3f      	ldr	r3, [pc, #252]	@ (80010c0 <StartTask_Test_IR+0x160>)
 8000fc4:	881b      	ldrh	r3, [r3, #0]
 8000fc6:	b299      	uxth	r1, r3
 8000fc8:	4b3c      	ldr	r3, [pc, #240]	@ (80010bc <StartTask_Test_IR+0x15c>)
 8000fca:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			  adc_caculate.adc_in1[sample_count] = adc_val[1];
 8000fce:	4b3a      	ldr	r3, [pc, #232]	@ (80010b8 <StartTask_Test_IR+0x158>)
 8000fd0:	881b      	ldrh	r3, [r3, #0]
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	4b3a      	ldr	r3, [pc, #232]	@ (80010c0 <StartTask_Test_IR+0x160>)
 8000fd6:	885b      	ldrh	r3, [r3, #2]
 8000fd8:	b299      	uxth	r1, r3
 8000fda:	4a38      	ldr	r2, [pc, #224]	@ (80010bc <StartTask_Test_IR+0x15c>)
 8000fdc:	f100 0350 	add.w	r3, r0, #80	@ 0x50
 8000fe0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			  adc_caculate.adc_in2[sample_count] = adc_val[2];
 8000fe4:	4b34      	ldr	r3, [pc, #208]	@ (80010b8 <StartTask_Test_IR+0x158>)
 8000fe6:	881b      	ldrh	r3, [r3, #0]
 8000fe8:	4618      	mov	r0, r3
 8000fea:	4b35      	ldr	r3, [pc, #212]	@ (80010c0 <StartTask_Test_IR+0x160>)
 8000fec:	889b      	ldrh	r3, [r3, #4]
 8000fee:	b299      	uxth	r1, r3
 8000ff0:	4a32      	ldr	r2, [pc, #200]	@ (80010bc <StartTask_Test_IR+0x15c>)
 8000ff2:	f100 03a0 	add.w	r3, r0, #160	@ 0xa0
 8000ff6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			  adc_caculate.adc_in3[sample_count] = adc_val[3];
 8000ffa:	4b2f      	ldr	r3, [pc, #188]	@ (80010b8 <StartTask_Test_IR+0x158>)
 8000ffc:	881b      	ldrh	r3, [r3, #0]
 8000ffe:	4618      	mov	r0, r3
 8001000:	4b2f      	ldr	r3, [pc, #188]	@ (80010c0 <StartTask_Test_IR+0x160>)
 8001002:	88db      	ldrh	r3, [r3, #6]
 8001004:	b299      	uxth	r1, r3
 8001006:	4a2d      	ldr	r2, [pc, #180]	@ (80010bc <StartTask_Test_IR+0x15c>)
 8001008:	f100 03f0 	add.w	r3, r0, #240	@ 0xf0
 800100c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			  sample_count++;
 8001010:	4b29      	ldr	r3, [pc, #164]	@ (80010b8 <StartTask_Test_IR+0x158>)
 8001012:	881b      	ldrh	r3, [r3, #0]
 8001014:	3301      	adds	r3, #1
 8001016:	b29a      	uxth	r2, r3
 8001018:	4b27      	ldr	r3, [pc, #156]	@ (80010b8 <StartTask_Test_IR+0x158>)
 800101a:	801a      	strh	r2, [r3, #0]
		  while(sample_count < ADC_SAMPLE_COUNT)
 800101c:	4b26      	ldr	r3, [pc, #152]	@ (80010b8 <StartTask_Test_IR+0x158>)
 800101e:	881b      	ldrh	r3, [r3, #0]
 8001020:	2b4f      	cmp	r3, #79	@ 0x4f
 8001022:	d9be      	bls.n	8000fa2 <StartTask_Test_IR+0x42>
		  }
		  quickSortArray_uint16(adc_caculate.adc_in0, ADC_SAMPLE_COUNT);
 8001024:	2150      	movs	r1, #80	@ 0x50
 8001026:	4825      	ldr	r0, [pc, #148]	@ (80010bc <StartTask_Test_IR+0x15c>)
 8001028:	f7ff f921 	bl	800026e <quickSortArray_uint16>
		  quickSortArray_uint16(adc_caculate.adc_in1, ADC_SAMPLE_COUNT);
 800102c:	2150      	movs	r1, #80	@ 0x50
 800102e:	4826      	ldr	r0, [pc, #152]	@ (80010c8 <StartTask_Test_IR+0x168>)
 8001030:	f7ff f91d 	bl	800026e <quickSortArray_uint16>
		  quickSortArray_uint16(adc_caculate.adc_in2, ADC_SAMPLE_COUNT);
 8001034:	2150      	movs	r1, #80	@ 0x50
 8001036:	4825      	ldr	r0, [pc, #148]	@ (80010cc <StartTask_Test_IR+0x16c>)
 8001038:	f7ff f919 	bl	800026e <quickSortArray_uint16>
		  quickSortArray_uint16(adc_caculate.adc_in3, ADC_SAMPLE_COUNT);
 800103c:	2150      	movs	r1, #80	@ 0x50
 800103e:	4824      	ldr	r0, [pc, #144]	@ (80010d0 <StartTask_Test_IR+0x170>)
 8001040:	f7ff f915 	bl	800026e <quickSortArray_uint16>

		  adc_tag[0] = Average_Caculate((uint16_t*)adc_caculate.adc_in0, ADC_SAMPLE_COUNT,SKIP_VALUE);
 8001044:	2205      	movs	r2, #5
 8001046:	2150      	movs	r1, #80	@ 0x50
 8001048:	481c      	ldr	r0, [pc, #112]	@ (80010bc <StartTask_Test_IR+0x15c>)
 800104a:	f7ff f920 	bl	800028e <Average_Caculate>
 800104e:	4603      	mov	r3, r0
 8001050:	461a      	mov	r2, r3
 8001052:	4b20      	ldr	r3, [pc, #128]	@ (80010d4 <StartTask_Test_IR+0x174>)
 8001054:	801a      	strh	r2, [r3, #0]
		  adc_tag[1] = Average_Caculate((uint16_t*)adc_caculate.adc_in1, ADC_SAMPLE_COUNT,SKIP_VALUE);
 8001056:	2205      	movs	r2, #5
 8001058:	2150      	movs	r1, #80	@ 0x50
 800105a:	481b      	ldr	r0, [pc, #108]	@ (80010c8 <StartTask_Test_IR+0x168>)
 800105c:	f7ff f917 	bl	800028e <Average_Caculate>
 8001060:	4603      	mov	r3, r0
 8001062:	461a      	mov	r2, r3
 8001064:	4b1b      	ldr	r3, [pc, #108]	@ (80010d4 <StartTask_Test_IR+0x174>)
 8001066:	805a      	strh	r2, [r3, #2]
		  adc_tag[2] = Average_Caculate((uint16_t*)adc_caculate.adc_in2, ADC_SAMPLE_COUNT,SKIP_VALUE);
 8001068:	2205      	movs	r2, #5
 800106a:	2150      	movs	r1, #80	@ 0x50
 800106c:	4817      	ldr	r0, [pc, #92]	@ (80010cc <StartTask_Test_IR+0x16c>)
 800106e:	f7ff f90e 	bl	800028e <Average_Caculate>
 8001072:	4603      	mov	r3, r0
 8001074:	461a      	mov	r2, r3
 8001076:	4b17      	ldr	r3, [pc, #92]	@ (80010d4 <StartTask_Test_IR+0x174>)
 8001078:	809a      	strh	r2, [r3, #4]
		  adc_tag[3] = Average_Caculate((uint16_t*)adc_caculate.adc_in3, ADC_SAMPLE_COUNT,SKIP_VALUE);
 800107a:	2205      	movs	r2, #5
 800107c:	2150      	movs	r1, #80	@ 0x50
 800107e:	4814      	ldr	r0, [pc, #80]	@ (80010d0 <StartTask_Test_IR+0x170>)
 8001080:	f7ff f905 	bl	800028e <Average_Caculate>
 8001084:	4603      	mov	r3, r0
 8001086:	461a      	mov	r2, r3
 8001088:	4b12      	ldr	r3, [pc, #72]	@ (80010d4 <StartTask_Test_IR+0x174>)
 800108a:	80da      	strh	r2, [r3, #6]

		  switch(msg)
 800108c:	f897 328f 	ldrb.w	r3, [r7, #655]	@ 0x28f
 8001090:	2b01      	cmp	r3, #1
 8001092:	d002      	beq.n	800109a <StartTask_Test_IR+0x13a>
 8001094:	2b02      	cmp	r3, #2
 8001096:	d006      	beq.n	80010a6 <StartTask_Test_IR+0x146>
				  break;
		  	  case BTN_NG:
		  		Flash_Write_Array_U16(FLASH_ADDR_NG, adc_tag, 4);
		  		  break;
		  	  default:
		  		  break;
 8001098:	e00b      	b.n	80010b2 <StartTask_Test_IR+0x152>
		  		  Flash_Write_Array_U16(FLASH_ADDR_OK, adc_tag, 4);
 800109a:	2204      	movs	r2, #4
 800109c:	490d      	ldr	r1, [pc, #52]	@ (80010d4 <StartTask_Test_IR+0x174>)
 800109e:	480e      	ldr	r0, [pc, #56]	@ (80010d8 <StartTask_Test_IR+0x178>)
 80010a0:	f7ff f9f2 	bl	8000488 <Flash_Write_Array_U16>
				  break;
 80010a4:	e005      	b.n	80010b2 <StartTask_Test_IR+0x152>
		  		Flash_Write_Array_U16(FLASH_ADDR_NG, adc_tag, 4);
 80010a6:	2204      	movs	r2, #4
 80010a8:	490a      	ldr	r1, [pc, #40]	@ (80010d4 <StartTask_Test_IR+0x174>)
 80010aa:	480c      	ldr	r0, [pc, #48]	@ (80010dc <StartTask_Test_IR+0x17c>)
 80010ac:	f7ff f9ec 	bl	8000488 <Flash_Write_Array_U16>
		  		  break;
 80010b0:	bf00      	nop
	  if (xQueueReceive(button_mesHandle, &msg, portMAX_DELAY) == pdPASS)
 80010b2:	e75e      	b.n	8000f72 <StartTask_Test_IR+0x12>
 80010b4:	200004f8 	.word	0x200004f8
 80010b8:	200007b4 	.word	0x200007b4
 80010bc:	2000051c 	.word	0x2000051c
 80010c0:	20000508 	.word	0x20000508
 80010c4:	20000280 	.word	0x20000280
 80010c8:	200005bc 	.word	0x200005bc
 80010cc:	2000065c 	.word	0x2000065c
 80010d0:	200006fc 	.word	0x200006fc
 80010d4:	20000510 	.word	0x20000510
 80010d8:	0801f800 	.word	0x0801f800
 80010dc:	0801fc00 	.word	0x0801fc00

080010e0 <StartTask_ADC>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_ADC */
void StartTask_ADC(void const * argument)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_ADC */
  /* Infinite loop */
  for(;;)
  {
	  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_val, ADC_CH_NUM);
 80010e8:	2204      	movs	r2, #4
 80010ea:	496e      	ldr	r1, [pc, #440]	@ (80012a4 <StartTask_ADC+0x1c4>)
 80010ec:	486e      	ldr	r0, [pc, #440]	@ (80012a8 <StartTask_ADC+0x1c8>)
 80010ee:	f000 fd01 	bl	8001af4 <HAL_ADC_Start_DMA>
#if 1
	  if(adc_val[0] > DETECT_VALUE && adc_val[3] > DETECT_VALUE)
 80010f2:	4b6c      	ldr	r3, [pc, #432]	@ (80012a4 <StartTask_ADC+0x1c4>)
 80010f4:	881b      	ldrh	r3, [r3, #0]
 80010f6:	b29b      	uxth	r3, r3
 80010f8:	2b1e      	cmp	r3, #30
 80010fa:	f240 80a5 	bls.w	8001248 <StartTask_ADC+0x168>
 80010fe:	4b69      	ldr	r3, [pc, #420]	@ (80012a4 <StartTask_ADC+0x1c4>)
 8001100:	88db      	ldrh	r3, [r3, #6]
 8001102:	b29b      	uxth	r3, r3
 8001104:	2b1e      	cmp	r3, #30
 8001106:	f240 809f 	bls.w	8001248 <StartTask_ADC+0x168>
	  {
		  adc_read_ok = Flash_Read_U16(FLASH_ADDR_OK + 0x02);
 800110a:	4868      	ldr	r0, [pc, #416]	@ (80012ac <StartTask_ADC+0x1cc>)
 800110c:	f7ff f9f7 	bl	80004fe <Flash_Read_U16>
 8001110:	4603      	mov	r3, r0
 8001112:	461a      	mov	r2, r3
 8001114:	4b66      	ldr	r3, [pc, #408]	@ (80012b0 <StartTask_ADC+0x1d0>)
 8001116:	801a      	strh	r2, [r3, #0]
		  adc_read_ng = Flash_Read_U16(FLASH_ADDR_NG + 0x02);
 8001118:	4866      	ldr	r0, [pc, #408]	@ (80012b4 <StartTask_ADC+0x1d4>)
 800111a:	f7ff f9f0 	bl	80004fe <Flash_Read_U16>
 800111e:	4603      	mov	r3, r0
 8001120:	461a      	mov	r2, r3
 8001122:	4b65      	ldr	r3, [pc, #404]	@ (80012b8 <StartTask_ADC+0x1d8>)
 8001124:	801a      	strh	r2, [r3, #0]
		  if((adc_read_ok != FLASH_EMPTY ) && (adc_read_ng != FLASH_EMPTY))
 8001126:	4b62      	ldr	r3, [pc, #392]	@ (80012b0 <StartTask_ADC+0x1d0>)
 8001128:	881b      	ldrh	r3, [r3, #0]
 800112a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800112e:	4293      	cmp	r3, r2
 8001130:	d05e      	beq.n	80011f0 <StartTask_ADC+0x110>
 8001132:	4b61      	ldr	r3, [pc, #388]	@ (80012b8 <StartTask_ADC+0x1d8>)
 8001134:	881b      	ldrh	r3, [r3, #0]
 8001136:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800113a:	4293      	cmp	r3, r2
 800113c:	d058      	beq.n	80011f0 <StartTask_ADC+0x110>
		  {
			  if(adc_val[1] > ((adc_read_ok+adc_read_ng)/2)) // NG
 800113e:	4b59      	ldr	r3, [pc, #356]	@ (80012a4 <StartTask_ADC+0x1c4>)
 8001140:	885b      	ldrh	r3, [r3, #2]
 8001142:	b29b      	uxth	r3, r3
 8001144:	4619      	mov	r1, r3
 8001146:	4b5a      	ldr	r3, [pc, #360]	@ (80012b0 <StartTask_ADC+0x1d0>)
 8001148:	881b      	ldrh	r3, [r3, #0]
 800114a:	461a      	mov	r2, r3
 800114c:	4b5a      	ldr	r3, [pc, #360]	@ (80012b8 <StartTask_ADC+0x1d8>)
 800114e:	881b      	ldrh	r3, [r3, #0]
 8001150:	4413      	add	r3, r2
 8001152:	0fda      	lsrs	r2, r3, #31
 8001154:	4413      	add	r3, r2
 8001156:	105b      	asrs	r3, r3, #1
 8001158:	4299      	cmp	r1, r3
 800115a:	dd2d      	ble.n	80011b8 <StartTask_ADC+0xd8>
			  {
				  osMutexWait(led_lockHandle, portMAX_DELAY);
 800115c:	4b57      	ldr	r3, [pc, #348]	@ (80012bc <StartTask_ADC+0x1dc>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f04f 31ff 	mov.w	r1, #4294967295
 8001164:	4618      	mov	r0, r3
 8001166:	f003 fcd1 	bl	8004b0c <osMutexWait>
				  GPIOB->ODR &=  ~(1 << 12U);
 800116a:	4b55      	ldr	r3, [pc, #340]	@ (80012c0 <StartTask_ADC+0x1e0>)
 800116c:	68db      	ldr	r3, [r3, #12]
 800116e:	4a54      	ldr	r2, [pc, #336]	@ (80012c0 <StartTask_ADC+0x1e0>)
 8001170:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001174:	60d3      	str	r3, [r2, #12]
				  GPIOB->ODR |=  (1 << 13U);
 8001176:	4b52      	ldr	r3, [pc, #328]	@ (80012c0 <StartTask_ADC+0x1e0>)
 8001178:	68db      	ldr	r3, [r3, #12]
 800117a:	4a51      	ldr	r2, [pc, #324]	@ (80012c0 <StartTask_ADC+0x1e0>)
 800117c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001180:	60d3      	str	r3, [r2, #12]
				  osMutexWait(myMutex02Handle, portMAX_DELAY);
 8001182:	4b50      	ldr	r3, [pc, #320]	@ (80012c4 <StartTask_ADC+0x1e4>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f04f 31ff 	mov.w	r1, #4294967295
 800118a:	4618      	mov	r0, r3
 800118c:	f003 fcbe 	bl	8004b0c <osMutexWait>
				  GPIOA->ODR |=  (1 << 8U);
 8001190:	4b4d      	ldr	r3, [pc, #308]	@ (80012c8 <StartTask_ADC+0x1e8>)
 8001192:	68db      	ldr	r3, [r3, #12]
 8001194:	4a4c      	ldr	r2, [pc, #304]	@ (80012c8 <StartTask_ADC+0x1e8>)
 8001196:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800119a:	60d3      	str	r3, [r2, #12]

				  product_value = REAL_PR_NG;
 800119c:	4b4b      	ldr	r3, [pc, #300]	@ (80012cc <StartTask_ADC+0x1ec>)
 800119e:	2201      	movs	r2, #1
 80011a0:	701a      	strb	r2, [r3, #0]
				  osMutexRelease(led_lockHandle);
 80011a2:	4b46      	ldr	r3, [pc, #280]	@ (80012bc <StartTask_ADC+0x1dc>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4618      	mov	r0, r3
 80011a8:	f003 fcfe 	bl	8004ba8 <osMutexRelease>
				  osMutexRelease(myMutex02Handle);
 80011ac:	4b45      	ldr	r3, [pc, #276]	@ (80012c4 <StartTask_ADC+0x1e4>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4618      	mov	r0, r3
 80011b2:	f003 fcf9 	bl	8004ba8 <osMutexRelease>
			  if(adc_val[1] > ((adc_read_ok+adc_read_ng)/2)) // NG
 80011b6:	e046      	b.n	8001246 <StartTask_ADC+0x166>
			  }
			  else // OK
			  {
				  osMutexWait(led_lockHandle, portMAX_DELAY);
 80011b8:	4b40      	ldr	r3, [pc, #256]	@ (80012bc <StartTask_ADC+0x1dc>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f04f 31ff 	mov.w	r1, #4294967295
 80011c0:	4618      	mov	r0, r3
 80011c2:	f003 fca3 	bl	8004b0c <osMutexWait>
				  GPIOB->ODR |=  (1 << 12U);
 80011c6:	4b3e      	ldr	r3, [pc, #248]	@ (80012c0 <StartTask_ADC+0x1e0>)
 80011c8:	68db      	ldr	r3, [r3, #12]
 80011ca:	4a3d      	ldr	r2, [pc, #244]	@ (80012c0 <StartTask_ADC+0x1e0>)
 80011cc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80011d0:	60d3      	str	r3, [r2, #12]
				  GPIOB->ODR &=  ~(1 << 13U);
 80011d2:	4b3b      	ldr	r3, [pc, #236]	@ (80012c0 <StartTask_ADC+0x1e0>)
 80011d4:	68db      	ldr	r3, [r3, #12]
 80011d6:	4a3a      	ldr	r2, [pc, #232]	@ (80012c0 <StartTask_ADC+0x1e0>)
 80011d8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80011dc:	60d3      	str	r3, [r2, #12]
				  product_value = REAL_PR_OK;
 80011de:	4b3b      	ldr	r3, [pc, #236]	@ (80012cc <StartTask_ADC+0x1ec>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	701a      	strb	r2, [r3, #0]
				  osMutexRelease(led_lockHandle);
 80011e4:	4b35      	ldr	r3, [pc, #212]	@ (80012bc <StartTask_ADC+0x1dc>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4618      	mov	r0, r3
 80011ea:	f003 fcdd 	bl	8004ba8 <osMutexRelease>
			  if(adc_val[1] > ((adc_read_ok+adc_read_ng)/2)) // NG
 80011ee:	e02a      	b.n	8001246 <StartTask_ADC+0x166>
			  }
		  }
		  else if((adc_read_ok - adc_read_ng) > 100)
 80011f0:	4b2f      	ldr	r3, [pc, #188]	@ (80012b0 <StartTask_ADC+0x1d0>)
 80011f2:	881b      	ldrh	r3, [r3, #0]
 80011f4:	461a      	mov	r2, r3
 80011f6:	4b30      	ldr	r3, [pc, #192]	@ (80012b8 <StartTask_ADC+0x1d8>)
 80011f8:	881b      	ldrh	r3, [r3, #0]
 80011fa:	1ad3      	subs	r3, r2, r3
 80011fc:	2b64      	cmp	r3, #100	@ 0x64
 80011fe:	dd1e      	ble.n	800123e <StartTask_ADC+0x15e>
		  {
			  osMutexWait(led_lockHandle, portMAX_DELAY);
 8001200:	4b2e      	ldr	r3, [pc, #184]	@ (80012bc <StartTask_ADC+0x1dc>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f04f 31ff 	mov.w	r1, #4294967295
 8001208:	4618      	mov	r0, r3
 800120a:	f003 fc7f 	bl	8004b0c <osMutexWait>
			  product_value = FIRT_SAMPLE;
 800120e:	4b2f      	ldr	r3, [pc, #188]	@ (80012cc <StartTask_ADC+0x1ec>)
 8001210:	2203      	movs	r2, #3
 8001212:	701a      	strb	r2, [r3, #0]
			  GPIOB->ODR ^=  (1 << 12U);
 8001214:	4b2a      	ldr	r3, [pc, #168]	@ (80012c0 <StartTask_ADC+0x1e0>)
 8001216:	68db      	ldr	r3, [r3, #12]
 8001218:	4a29      	ldr	r2, [pc, #164]	@ (80012c0 <StartTask_ADC+0x1e0>)
 800121a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800121e:	60d3      	str	r3, [r2, #12]
			  GPIOB->ODR ^=  (1 << 13U);
 8001220:	4b27      	ldr	r3, [pc, #156]	@ (80012c0 <StartTask_ADC+0x1e0>)
 8001222:	68db      	ldr	r3, [r3, #12]
 8001224:	4a26      	ldr	r2, [pc, #152]	@ (80012c0 <StartTask_ADC+0x1e0>)
 8001226:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800122a:	60d3      	str	r3, [r2, #12]
			  osDelay(10);
 800122c:	200a      	movs	r0, #10
 800122e:	f003 fc40 	bl	8004ab2 <osDelay>
			  osMutexRelease(led_lockHandle);
 8001232:	4b22      	ldr	r3, [pc, #136]	@ (80012bc <StartTask_ADC+0x1dc>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	4618      	mov	r0, r3
 8001238:	f003 fcb6 	bl	8004ba8 <osMutexRelease>
		  if((adc_read_ok != FLASH_EMPTY ) && (adc_read_ng != FLASH_EMPTY))
 800123c:	e031      	b.n	80012a2 <StartTask_ADC+0x1c2>

		  }
		  else
		  {
			  product_value = FIRT_SAMPLE;
 800123e:	4b23      	ldr	r3, [pc, #140]	@ (80012cc <StartTask_ADC+0x1ec>)
 8001240:	2203      	movs	r2, #3
 8001242:	701a      	strb	r2, [r3, #0]
		  if((adc_read_ok != FLASH_EMPTY ) && (adc_read_ng != FLASH_EMPTY))
 8001244:	e02d      	b.n	80012a2 <StartTask_ADC+0x1c2>
 8001246:	e02c      	b.n	80012a2 <StartTask_ADC+0x1c2>
		  }

	  }
	  else
	  {
		  osMutexWait(led_lockHandle, portMAX_DELAY);
 8001248:	4b1c      	ldr	r3, [pc, #112]	@ (80012bc <StartTask_ADC+0x1dc>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	f04f 31ff 	mov.w	r1, #4294967295
 8001250:	4618      	mov	r0, r3
 8001252:	f003 fc5b 	bl	8004b0c <osMutexWait>
		  GPIOB->ODR &=  ~(1 << 12U);
 8001256:	4b1a      	ldr	r3, [pc, #104]	@ (80012c0 <StartTask_ADC+0x1e0>)
 8001258:	68db      	ldr	r3, [r3, #12]
 800125a:	4a19      	ldr	r2, [pc, #100]	@ (80012c0 <StartTask_ADC+0x1e0>)
 800125c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001260:	60d3      	str	r3, [r2, #12]
		  GPIOB->ODR &=  ~(1 << 13U);
 8001262:	4b17      	ldr	r3, [pc, #92]	@ (80012c0 <StartTask_ADC+0x1e0>)
 8001264:	68db      	ldr	r3, [r3, #12]
 8001266:	4a16      	ldr	r2, [pc, #88]	@ (80012c0 <StartTask_ADC+0x1e0>)
 8001268:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800126c:	60d3      	str	r3, [r2, #12]
		  osMutexWait(myMutex02Handle, portMAX_DELAY);
 800126e:	4b15      	ldr	r3, [pc, #84]	@ (80012c4 <StartTask_ADC+0x1e4>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f04f 31ff 	mov.w	r1, #4294967295
 8001276:	4618      	mov	r0, r3
 8001278:	f003 fc48 	bl	8004b0c <osMutexWait>
		  GPIOA->ODR &=  ~(1 << 8U);
 800127c:	4b12      	ldr	r3, [pc, #72]	@ (80012c8 <StartTask_ADC+0x1e8>)
 800127e:	68db      	ldr	r3, [r3, #12]
 8001280:	4a11      	ldr	r2, [pc, #68]	@ (80012c8 <StartTask_ADC+0x1e8>)
 8001282:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001286:	60d3      	str	r3, [r2, #12]
		  product_value = NO_PRODUCT;
 8001288:	4b10      	ldr	r3, [pc, #64]	@ (80012cc <StartTask_ADC+0x1ec>)
 800128a:	2202      	movs	r2, #2
 800128c:	701a      	strb	r2, [r3, #0]
		  osMutexRelease(led_lockHandle);
 800128e:	4b0b      	ldr	r3, [pc, #44]	@ (80012bc <StartTask_ADC+0x1dc>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4618      	mov	r0, r3
 8001294:	f003 fc88 	bl	8004ba8 <osMutexRelease>
		  osMutexRelease(myMutex02Handle);
 8001298:	4b0a      	ldr	r3, [pc, #40]	@ (80012c4 <StartTask_ADC+0x1e4>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4618      	mov	r0, r3
 800129e:	f003 fc83 	bl	8004ba8 <osMutexRelease>
	  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_val, ADC_CH_NUM);
 80012a2:	e721      	b.n	80010e8 <StartTask_ADC+0x8>
 80012a4:	20000508 	.word	0x20000508
 80012a8:	20000280 	.word	0x20000280
 80012ac:	0801f802 	.word	0x0801f802
 80012b0:	20000518 	.word	0x20000518
 80012b4:	0801fc02 	.word	0x0801fc02
 80012b8:	2000051a 	.word	0x2000051a
 80012bc:	200004fc 	.word	0x200004fc
 80012c0:	40010c00 	.word	0x40010c00
 80012c4:	20000500 	.word	0x20000500
 80012c8:	40010800 	.word	0x40010800
 80012cc:	200007b6 	.word	0x200007b6

080012d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012d4:	b672      	cpsid	i
}
 80012d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012d8:	bf00      	nop
 80012da:	e7fd      	b.n	80012d8 <Error_Handler+0x8>

080012dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b084      	sub	sp, #16
 80012e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80012e2:	4b18      	ldr	r3, [pc, #96]	@ (8001344 <HAL_MspInit+0x68>)
 80012e4:	699b      	ldr	r3, [r3, #24]
 80012e6:	4a17      	ldr	r2, [pc, #92]	@ (8001344 <HAL_MspInit+0x68>)
 80012e8:	f043 0301 	orr.w	r3, r3, #1
 80012ec:	6193      	str	r3, [r2, #24]
 80012ee:	4b15      	ldr	r3, [pc, #84]	@ (8001344 <HAL_MspInit+0x68>)
 80012f0:	699b      	ldr	r3, [r3, #24]
 80012f2:	f003 0301 	and.w	r3, r3, #1
 80012f6:	60bb      	str	r3, [r7, #8]
 80012f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012fa:	4b12      	ldr	r3, [pc, #72]	@ (8001344 <HAL_MspInit+0x68>)
 80012fc:	69db      	ldr	r3, [r3, #28]
 80012fe:	4a11      	ldr	r2, [pc, #68]	@ (8001344 <HAL_MspInit+0x68>)
 8001300:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001304:	61d3      	str	r3, [r2, #28]
 8001306:	4b0f      	ldr	r3, [pc, #60]	@ (8001344 <HAL_MspInit+0x68>)
 8001308:	69db      	ldr	r3, [r3, #28]
 800130a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800130e:	607b      	str	r3, [r7, #4]
 8001310:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001312:	2200      	movs	r2, #0
 8001314:	210f      	movs	r1, #15
 8001316:	f06f 0001 	mvn.w	r0, #1
 800131a:	f001 f9c4 	bl	80026a6 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800131e:	4b0a      	ldr	r3, [pc, #40]	@ (8001348 <HAL_MspInit+0x6c>)
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	60fb      	str	r3, [r7, #12]
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800132a:	60fb      	str	r3, [r7, #12]
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001332:	60fb      	str	r3, [r7, #12]
 8001334:	4a04      	ldr	r2, [pc, #16]	@ (8001348 <HAL_MspInit+0x6c>)
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800133a:	bf00      	nop
 800133c:	3710      	adds	r7, #16
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	40021000 	.word	0x40021000
 8001348:	40010000 	.word	0x40010000

0800134c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b088      	sub	sp, #32
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001354:	f107 0310 	add.w	r3, r7, #16
 8001358:	2200      	movs	r2, #0
 800135a:	601a      	str	r2, [r3, #0]
 800135c:	605a      	str	r2, [r3, #4]
 800135e:	609a      	str	r2, [r3, #8]
 8001360:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4a2c      	ldr	r2, [pc, #176]	@ (8001418 <HAL_ADC_MspInit+0xcc>)
 8001368:	4293      	cmp	r3, r2
 800136a:	d151      	bne.n	8001410 <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800136c:	4b2b      	ldr	r3, [pc, #172]	@ (800141c <HAL_ADC_MspInit+0xd0>)
 800136e:	699b      	ldr	r3, [r3, #24]
 8001370:	4a2a      	ldr	r2, [pc, #168]	@ (800141c <HAL_ADC_MspInit+0xd0>)
 8001372:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001376:	6193      	str	r3, [r2, #24]
 8001378:	4b28      	ldr	r3, [pc, #160]	@ (800141c <HAL_ADC_MspInit+0xd0>)
 800137a:	699b      	ldr	r3, [r3, #24]
 800137c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001380:	60fb      	str	r3, [r7, #12]
 8001382:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001384:	4b25      	ldr	r3, [pc, #148]	@ (800141c <HAL_ADC_MspInit+0xd0>)
 8001386:	699b      	ldr	r3, [r3, #24]
 8001388:	4a24      	ldr	r2, [pc, #144]	@ (800141c <HAL_ADC_MspInit+0xd0>)
 800138a:	f043 0304 	orr.w	r3, r3, #4
 800138e:	6193      	str	r3, [r2, #24]
 8001390:	4b22      	ldr	r3, [pc, #136]	@ (800141c <HAL_ADC_MspInit+0xd0>)
 8001392:	699b      	ldr	r3, [r3, #24]
 8001394:	f003 0304 	and.w	r3, r3, #4
 8001398:	60bb      	str	r3, [r7, #8]
 800139a:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = IR1_Pin|IR2_Pin|IR3_Pin|IR4_Pin;
 800139c:	230f      	movs	r3, #15
 800139e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013a0:	2303      	movs	r3, #3
 80013a2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013a4:	f107 0310 	add.w	r3, r7, #16
 80013a8:	4619      	mov	r1, r3
 80013aa:	481d      	ldr	r0, [pc, #116]	@ (8001420 <HAL_ADC_MspInit+0xd4>)
 80013ac:	f001 fddc 	bl	8002f68 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80013b0:	4b1c      	ldr	r3, [pc, #112]	@ (8001424 <HAL_ADC_MspInit+0xd8>)
 80013b2:	4a1d      	ldr	r2, [pc, #116]	@ (8001428 <HAL_ADC_MspInit+0xdc>)
 80013b4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80013b6:	4b1b      	ldr	r3, [pc, #108]	@ (8001424 <HAL_ADC_MspInit+0xd8>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80013bc:	4b19      	ldr	r3, [pc, #100]	@ (8001424 <HAL_ADC_MspInit+0xd8>)
 80013be:	2200      	movs	r2, #0
 80013c0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80013c2:	4b18      	ldr	r3, [pc, #96]	@ (8001424 <HAL_ADC_MspInit+0xd8>)
 80013c4:	2280      	movs	r2, #128	@ 0x80
 80013c6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80013c8:	4b16      	ldr	r3, [pc, #88]	@ (8001424 <HAL_ADC_MspInit+0xd8>)
 80013ca:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013ce:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80013d0:	4b14      	ldr	r3, [pc, #80]	@ (8001424 <HAL_ADC_MspInit+0xd8>)
 80013d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80013d6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80013d8:	4b12      	ldr	r3, [pc, #72]	@ (8001424 <HAL_ADC_MspInit+0xd8>)
 80013da:	2220      	movs	r2, #32
 80013dc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80013de:	4b11      	ldr	r3, [pc, #68]	@ (8001424 <HAL_ADC_MspInit+0xd8>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80013e4:	480f      	ldr	r0, [pc, #60]	@ (8001424 <HAL_ADC_MspInit+0xd8>)
 80013e6:	f001 f995 	bl	8002714 <HAL_DMA_Init>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 80013f0:	f7ff ff6e 	bl	80012d0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	4a0b      	ldr	r2, [pc, #44]	@ (8001424 <HAL_ADC_MspInit+0xd8>)
 80013f8:	621a      	str	r2, [r3, #32]
 80013fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001424 <HAL_ADC_MspInit+0xd8>)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	6253      	str	r3, [r2, #36]	@ 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 6, 0);
 8001400:	2200      	movs	r2, #0
 8001402:	2106      	movs	r1, #6
 8001404:	2012      	movs	r0, #18
 8001406:	f001 f94e 	bl	80026a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800140a:	2012      	movs	r0, #18
 800140c:	f001 f967 	bl	80026de <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001410:	bf00      	nop
 8001412:	3720      	adds	r7, #32
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	40012400 	.word	0x40012400
 800141c:	40021000 	.word	0x40021000
 8001420:	40010800 	.word	0x40010800
 8001424:	200002b0 	.word	0x200002b0
 8001428:	40020008 	.word	0x40020008

0800142c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b088      	sub	sp, #32
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001434:	f107 0310 	add.w	r3, r7, #16
 8001438:	2200      	movs	r2, #0
 800143a:	601a      	str	r2, [r3, #0]
 800143c:	605a      	str	r2, [r3, #4]
 800143e:	609a      	str	r2, [r3, #8]
 8001440:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4a1c      	ldr	r2, [pc, #112]	@ (80014b8 <HAL_CAN_MspInit+0x8c>)
 8001448:	4293      	cmp	r3, r2
 800144a:	d131      	bne.n	80014b0 <HAL_CAN_MspInit+0x84>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800144c:	4b1b      	ldr	r3, [pc, #108]	@ (80014bc <HAL_CAN_MspInit+0x90>)
 800144e:	69db      	ldr	r3, [r3, #28]
 8001450:	4a1a      	ldr	r2, [pc, #104]	@ (80014bc <HAL_CAN_MspInit+0x90>)
 8001452:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001456:	61d3      	str	r3, [r2, #28]
 8001458:	4b18      	ldr	r3, [pc, #96]	@ (80014bc <HAL_CAN_MspInit+0x90>)
 800145a:	69db      	ldr	r3, [r3, #28]
 800145c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001460:	60fb      	str	r3, [r7, #12]
 8001462:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001464:	4b15      	ldr	r3, [pc, #84]	@ (80014bc <HAL_CAN_MspInit+0x90>)
 8001466:	699b      	ldr	r3, [r3, #24]
 8001468:	4a14      	ldr	r2, [pc, #80]	@ (80014bc <HAL_CAN_MspInit+0x90>)
 800146a:	f043 0304 	orr.w	r3, r3, #4
 800146e:	6193      	str	r3, [r2, #24]
 8001470:	4b12      	ldr	r3, [pc, #72]	@ (80014bc <HAL_CAN_MspInit+0x90>)
 8001472:	699b      	ldr	r3, [r3, #24]
 8001474:	f003 0304 	and.w	r3, r3, #4
 8001478:	60bb      	str	r3, [r7, #8]
 800147a:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800147c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001480:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001482:	2300      	movs	r3, #0
 8001484:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001486:	2300      	movs	r3, #0
 8001488:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800148a:	f107 0310 	add.w	r3, r7, #16
 800148e:	4619      	mov	r1, r3
 8001490:	480b      	ldr	r0, [pc, #44]	@ (80014c0 <HAL_CAN_MspInit+0x94>)
 8001492:	f001 fd69 	bl	8002f68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001496:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800149a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800149c:	2302      	movs	r3, #2
 800149e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014a0:	2303      	movs	r3, #3
 80014a2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014a4:	f107 0310 	add.w	r3, r7, #16
 80014a8:	4619      	mov	r1, r3
 80014aa:	4805      	ldr	r0, [pc, #20]	@ (80014c0 <HAL_CAN_MspInit+0x94>)
 80014ac:	f001 fd5c 	bl	8002f68 <HAL_GPIO_Init>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 80014b0:	bf00      	nop
 80014b2:	3720      	adds	r7, #32
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	40006400 	.word	0x40006400
 80014bc:	40021000 	.word	0x40021000
 80014c0:	40010800 	.word	0x40010800

080014c4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b088      	sub	sp, #32
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014cc:	f107 0310 	add.w	r3, r7, #16
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	605a      	str	r2, [r3, #4]
 80014d6:	609a      	str	r2, [r3, #8]
 80014d8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a15      	ldr	r2, [pc, #84]	@ (8001534 <HAL_I2C_MspInit+0x70>)
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d123      	bne.n	800152c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014e4:	4b14      	ldr	r3, [pc, #80]	@ (8001538 <HAL_I2C_MspInit+0x74>)
 80014e6:	699b      	ldr	r3, [r3, #24]
 80014e8:	4a13      	ldr	r2, [pc, #76]	@ (8001538 <HAL_I2C_MspInit+0x74>)
 80014ea:	f043 0308 	orr.w	r3, r3, #8
 80014ee:	6193      	str	r3, [r2, #24]
 80014f0:	4b11      	ldr	r3, [pc, #68]	@ (8001538 <HAL_I2C_MspInit+0x74>)
 80014f2:	699b      	ldr	r3, [r3, #24]
 80014f4:	f003 0308 	and.w	r3, r3, #8
 80014f8:	60fb      	str	r3, [r7, #12]
 80014fa:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80014fc:	23c0      	movs	r3, #192	@ 0xc0
 80014fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001500:	2312      	movs	r3, #18
 8001502:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001504:	2303      	movs	r3, #3
 8001506:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001508:	f107 0310 	add.w	r3, r7, #16
 800150c:	4619      	mov	r1, r3
 800150e:	480b      	ldr	r0, [pc, #44]	@ (800153c <HAL_I2C_MspInit+0x78>)
 8001510:	f001 fd2a 	bl	8002f68 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001514:	4b08      	ldr	r3, [pc, #32]	@ (8001538 <HAL_I2C_MspInit+0x74>)
 8001516:	69db      	ldr	r3, [r3, #28]
 8001518:	4a07      	ldr	r2, [pc, #28]	@ (8001538 <HAL_I2C_MspInit+0x74>)
 800151a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800151e:	61d3      	str	r3, [r2, #28]
 8001520:	4b05      	ldr	r3, [pc, #20]	@ (8001538 <HAL_I2C_MspInit+0x74>)
 8001522:	69db      	ldr	r3, [r3, #28]
 8001524:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001528:	60bb      	str	r3, [r7, #8]
 800152a:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 800152c:	bf00      	nop
 800152e:	3720      	adds	r7, #32
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	40005400 	.word	0x40005400
 8001538:	40021000 	.word	0x40021000
 800153c:	40010c00 	.word	0x40010c00

08001540 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b088      	sub	sp, #32
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001548:	f107 0310 	add.w	r3, r7, #16
 800154c:	2200      	movs	r2, #0
 800154e:	601a      	str	r2, [r3, #0]
 8001550:	605a      	str	r2, [r3, #4]
 8001552:	609a      	str	r2, [r3, #8]
 8001554:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4a1b      	ldr	r2, [pc, #108]	@ (80015c8 <HAL_SPI_MspInit+0x88>)
 800155c:	4293      	cmp	r3, r2
 800155e:	d12f      	bne.n	80015c0 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001560:	4b1a      	ldr	r3, [pc, #104]	@ (80015cc <HAL_SPI_MspInit+0x8c>)
 8001562:	699b      	ldr	r3, [r3, #24]
 8001564:	4a19      	ldr	r2, [pc, #100]	@ (80015cc <HAL_SPI_MspInit+0x8c>)
 8001566:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800156a:	6193      	str	r3, [r2, #24]
 800156c:	4b17      	ldr	r3, [pc, #92]	@ (80015cc <HAL_SPI_MspInit+0x8c>)
 800156e:	699b      	ldr	r3, [r3, #24]
 8001570:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001574:	60fb      	str	r3, [r7, #12]
 8001576:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001578:	4b14      	ldr	r3, [pc, #80]	@ (80015cc <HAL_SPI_MspInit+0x8c>)
 800157a:	699b      	ldr	r3, [r3, #24]
 800157c:	4a13      	ldr	r2, [pc, #76]	@ (80015cc <HAL_SPI_MspInit+0x8c>)
 800157e:	f043 0304 	orr.w	r3, r3, #4
 8001582:	6193      	str	r3, [r2, #24]
 8001584:	4b11      	ldr	r3, [pc, #68]	@ (80015cc <HAL_SPI_MspInit+0x8c>)
 8001586:	699b      	ldr	r3, [r3, #24]
 8001588:	f003 0304 	and.w	r3, r3, #4
 800158c:	60bb      	str	r3, [r7, #8]
 800158e:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 8001590:	23b0      	movs	r3, #176	@ 0xb0
 8001592:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001594:	2302      	movs	r3, #2
 8001596:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001598:	2303      	movs	r3, #3
 800159a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800159c:	f107 0310 	add.w	r3, r7, #16
 80015a0:	4619      	mov	r1, r3
 80015a2:	480b      	ldr	r0, [pc, #44]	@ (80015d0 <HAL_SPI_MspInit+0x90>)
 80015a4:	f001 fce0 	bl	8002f68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80015a8:	2340      	movs	r3, #64	@ 0x40
 80015aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015ac:	2300      	movs	r3, #0
 80015ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b0:	2300      	movs	r3, #0
 80015b2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b4:	f107 0310 	add.w	r3, r7, #16
 80015b8:	4619      	mov	r1, r3
 80015ba:	4805      	ldr	r0, [pc, #20]	@ (80015d0 <HAL_SPI_MspInit+0x90>)
 80015bc:	f001 fcd4 	bl	8002f68 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 80015c0:	bf00      	nop
 80015c2:	3720      	adds	r7, #32
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	40013000 	.word	0x40013000
 80015cc:	40021000 	.word	0x40021000
 80015d0:	40010800 	.word	0x40010800

080015d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a1e      	ldr	r2, [pc, #120]	@ (800165c <HAL_TIM_Base_MspInit+0x88>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d11c      	bne.n	8001620 <HAL_TIM_Base_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80015e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001660 <HAL_TIM_Base_MspInit+0x8c>)
 80015e8:	699b      	ldr	r3, [r3, #24]
 80015ea:	4a1d      	ldr	r2, [pc, #116]	@ (8001660 <HAL_TIM_Base_MspInit+0x8c>)
 80015ec:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80015f0:	6193      	str	r3, [r2, #24]
 80015f2:	4b1b      	ldr	r3, [pc, #108]	@ (8001660 <HAL_TIM_Base_MspInit+0x8c>)
 80015f4:	699b      	ldr	r3, [r3, #24]
 80015f6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80015fa:	60fb      	str	r3, [r7, #12]
 80015fc:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 6, 0);
 80015fe:	2200      	movs	r2, #0
 8001600:	2106      	movs	r1, #6
 8001602:	2018      	movs	r0, #24
 8001604:	f001 f84f 	bl	80026a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 8001608:	2018      	movs	r0, #24
 800160a:	f001 f868 	bl	80026de <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 6, 0);
 800160e:	2200      	movs	r2, #0
 8001610:	2106      	movs	r1, #6
 8001612:	2019      	movs	r0, #25
 8001614:	f001 f847 	bl	80026a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001618:	2019      	movs	r0, #25
 800161a:	f001 f860 	bl	80026de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800161e:	e018      	b.n	8001652 <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM2)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001628:	d113      	bne.n	8001652 <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800162a:	4b0d      	ldr	r3, [pc, #52]	@ (8001660 <HAL_TIM_Base_MspInit+0x8c>)
 800162c:	69db      	ldr	r3, [r3, #28]
 800162e:	4a0c      	ldr	r2, [pc, #48]	@ (8001660 <HAL_TIM_Base_MspInit+0x8c>)
 8001630:	f043 0301 	orr.w	r3, r3, #1
 8001634:	61d3      	str	r3, [r2, #28]
 8001636:	4b0a      	ldr	r3, [pc, #40]	@ (8001660 <HAL_TIM_Base_MspInit+0x8c>)
 8001638:	69db      	ldr	r3, [r3, #28]
 800163a:	f003 0301 	and.w	r3, r3, #1
 800163e:	60bb      	str	r3, [r7, #8]
 8001640:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 6, 0);
 8001642:	2200      	movs	r2, #0
 8001644:	2106      	movs	r1, #6
 8001646:	201c      	movs	r0, #28
 8001648:	f001 f82d 	bl	80026a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800164c:	201c      	movs	r0, #28
 800164e:	f001 f846 	bl	80026de <HAL_NVIC_EnableIRQ>
}
 8001652:	bf00      	nop
 8001654:	3710      	adds	r7, #16
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	40012c00 	.word	0x40012c00
 8001660:	40021000 	.word	0x40021000

08001664 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b08a      	sub	sp, #40	@ 0x28
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800166c:	f107 0318 	add.w	r3, r7, #24
 8001670:	2200      	movs	r2, #0
 8001672:	601a      	str	r2, [r3, #0]
 8001674:	605a      	str	r2, [r3, #4]
 8001676:	609a      	str	r2, [r3, #8]
 8001678:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4a38      	ldr	r2, [pc, #224]	@ (8001760 <HAL_UART_MspInit+0xfc>)
 8001680:	4293      	cmp	r3, r2
 8001682:	d132      	bne.n	80016ea <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001684:	4b37      	ldr	r3, [pc, #220]	@ (8001764 <HAL_UART_MspInit+0x100>)
 8001686:	699b      	ldr	r3, [r3, #24]
 8001688:	4a36      	ldr	r2, [pc, #216]	@ (8001764 <HAL_UART_MspInit+0x100>)
 800168a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800168e:	6193      	str	r3, [r2, #24]
 8001690:	4b34      	ldr	r3, [pc, #208]	@ (8001764 <HAL_UART_MspInit+0x100>)
 8001692:	699b      	ldr	r3, [r3, #24]
 8001694:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001698:	617b      	str	r3, [r7, #20]
 800169a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800169c:	4b31      	ldr	r3, [pc, #196]	@ (8001764 <HAL_UART_MspInit+0x100>)
 800169e:	699b      	ldr	r3, [r3, #24]
 80016a0:	4a30      	ldr	r2, [pc, #192]	@ (8001764 <HAL_UART_MspInit+0x100>)
 80016a2:	f043 0304 	orr.w	r3, r3, #4
 80016a6:	6193      	str	r3, [r2, #24]
 80016a8:	4b2e      	ldr	r3, [pc, #184]	@ (8001764 <HAL_UART_MspInit+0x100>)
 80016aa:	699b      	ldr	r3, [r3, #24]
 80016ac:	f003 0304 	and.w	r3, r3, #4
 80016b0:	613b      	str	r3, [r7, #16]
 80016b2:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80016b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80016b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ba:	2302      	movs	r3, #2
 80016bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016be:	2303      	movs	r3, #3
 80016c0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016c2:	f107 0318 	add.w	r3, r7, #24
 80016c6:	4619      	mov	r1, r3
 80016c8:	4827      	ldr	r0, [pc, #156]	@ (8001768 <HAL_UART_MspInit+0x104>)
 80016ca:	f001 fc4d 	bl	8002f68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80016ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80016d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016d4:	2300      	movs	r3, #0
 80016d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d8:	2300      	movs	r3, #0
 80016da:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016dc:	f107 0318 	add.w	r3, r7, #24
 80016e0:	4619      	mov	r1, r3
 80016e2:	4821      	ldr	r0, [pc, #132]	@ (8001768 <HAL_UART_MspInit+0x104>)
 80016e4:	f001 fc40 	bl	8002f68 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80016e8:	e036      	b.n	8001758 <HAL_UART_MspInit+0xf4>
  else if(huart->Instance==USART3)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4a1f      	ldr	r2, [pc, #124]	@ (800176c <HAL_UART_MspInit+0x108>)
 80016f0:	4293      	cmp	r3, r2
 80016f2:	d131      	bne.n	8001758 <HAL_UART_MspInit+0xf4>
    __HAL_RCC_USART3_CLK_ENABLE();
 80016f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001764 <HAL_UART_MspInit+0x100>)
 80016f6:	69db      	ldr	r3, [r3, #28]
 80016f8:	4a1a      	ldr	r2, [pc, #104]	@ (8001764 <HAL_UART_MspInit+0x100>)
 80016fa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80016fe:	61d3      	str	r3, [r2, #28]
 8001700:	4b18      	ldr	r3, [pc, #96]	@ (8001764 <HAL_UART_MspInit+0x100>)
 8001702:	69db      	ldr	r3, [r3, #28]
 8001704:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001708:	60fb      	str	r3, [r7, #12]
 800170a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800170c:	4b15      	ldr	r3, [pc, #84]	@ (8001764 <HAL_UART_MspInit+0x100>)
 800170e:	699b      	ldr	r3, [r3, #24]
 8001710:	4a14      	ldr	r2, [pc, #80]	@ (8001764 <HAL_UART_MspInit+0x100>)
 8001712:	f043 0308 	orr.w	r3, r3, #8
 8001716:	6193      	str	r3, [r2, #24]
 8001718:	4b12      	ldr	r3, [pc, #72]	@ (8001764 <HAL_UART_MspInit+0x100>)
 800171a:	699b      	ldr	r3, [r3, #24]
 800171c:	f003 0308 	and.w	r3, r3, #8
 8001720:	60bb      	str	r3, [r7, #8]
 8001722:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001724:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001728:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800172a:	2302      	movs	r3, #2
 800172c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800172e:	2303      	movs	r3, #3
 8001730:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001732:	f107 0318 	add.w	r3, r7, #24
 8001736:	4619      	mov	r1, r3
 8001738:	480d      	ldr	r0, [pc, #52]	@ (8001770 <HAL_UART_MspInit+0x10c>)
 800173a:	f001 fc15 	bl	8002f68 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800173e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001742:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001744:	2300      	movs	r3, #0
 8001746:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001748:	2300      	movs	r3, #0
 800174a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800174c:	f107 0318 	add.w	r3, r7, #24
 8001750:	4619      	mov	r1, r3
 8001752:	4807      	ldr	r0, [pc, #28]	@ (8001770 <HAL_UART_MspInit+0x10c>)
 8001754:	f001 fc08 	bl	8002f68 <HAL_GPIO_Init>
}
 8001758:	bf00      	nop
 800175a:	3728      	adds	r7, #40	@ 0x28
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}
 8001760:	40013800 	.word	0x40013800
 8001764:	40021000 	.word	0x40021000
 8001768:	40010800 	.word	0x40010800
 800176c:	40004800 	.word	0x40004800
 8001770:	40010c00 	.word	0x40010c00

08001774 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001778:	bf00      	nop
 800177a:	e7fd      	b.n	8001778 <NMI_Handler+0x4>

0800177c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001780:	bf00      	nop
 8001782:	e7fd      	b.n	8001780 <HardFault_Handler+0x4>

08001784 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001788:	bf00      	nop
 800178a:	e7fd      	b.n	8001788 <MemManage_Handler+0x4>

0800178c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001790:	bf00      	nop
 8001792:	e7fd      	b.n	8001790 <BusFault_Handler+0x4>

08001794 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001798:	bf00      	nop
 800179a:	e7fd      	b.n	8001798 <UsageFault_Handler+0x4>

0800179c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017a0:	bf00      	nop
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bc80      	pop	{r7}
 80017a6:	4770      	bx	lr

080017a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017ac:	f000 f8ae 	bl	800190c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80017b0:	f004 ff9a 	bl	80066e8 <xTaskGetSchedulerState>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b01      	cmp	r3, #1
 80017b8:	d001      	beq.n	80017be <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80017ba:	f005 fc05 	bl	8006fc8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017be:	bf00      	nop
 80017c0:	bd80      	pop	{r7, pc}
	...

080017c4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80017c8:	4802      	ldr	r0, [pc, #8]	@ (80017d4 <DMA1_Channel1_IRQHandler+0x10>)
 80017ca:	f001 f899 	bl	8002900 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80017ce:	bf00      	nop
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	200002b0 	.word	0x200002b0

080017d8 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80017dc:	4802      	ldr	r0, [pc, #8]	@ (80017e8 <ADC1_2_IRQHandler+0x10>)
 80017de:	f000 fab3 	bl	8001d48 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80017e2:	bf00      	nop
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	20000280 	.word	0x20000280

080017ec <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80017f0:	4802      	ldr	r0, [pc, #8]	@ (80017fc <TIM1_BRK_IRQHandler+0x10>)
 80017f2:	f002 fcb5 	bl	8004160 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 80017f6:	bf00      	nop
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	200003c8 	.word	0x200003c8

08001800 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001804:	4802      	ldr	r0, [pc, #8]	@ (8001810 <TIM1_UP_IRQHandler+0x10>)
 8001806:	f002 fcab 	bl	8004160 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800180a:	bf00      	nop
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	200003c8 	.word	0x200003c8

08001814 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001818:	4802      	ldr	r0, [pc, #8]	@ (8001824 <TIM2_IRQHandler+0x10>)
 800181a:	f002 fca1 	bl	8004160 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800181e:	bf00      	nop
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	20000410 	.word	0x20000410

08001828 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800182c:	bf00      	nop
 800182e:	46bd      	mov	sp, r7
 8001830:	bc80      	pop	{r7}
 8001832:	4770      	bx	lr

08001834 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001834:	f7ff fff8 	bl	8001828 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001838:	480b      	ldr	r0, [pc, #44]	@ (8001868 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800183a:	490c      	ldr	r1, [pc, #48]	@ (800186c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800183c:	4a0c      	ldr	r2, [pc, #48]	@ (8001870 <LoopFillZerobss+0x16>)
  movs r3, #0
 800183e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001840:	e002      	b.n	8001848 <LoopCopyDataInit>

08001842 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001842:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001844:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001846:	3304      	adds	r3, #4

08001848 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001848:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800184a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800184c:	d3f9      	bcc.n	8001842 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800184e:	4a09      	ldr	r2, [pc, #36]	@ (8001874 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001850:	4c09      	ldr	r4, [pc, #36]	@ (8001878 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001852:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001854:	e001      	b.n	800185a <LoopFillZerobss>

08001856 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001856:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001858:	3204      	adds	r2, #4

0800185a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800185a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800185c:	d3fb      	bcc.n	8001856 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800185e:	f005 fe2b 	bl	80074b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001862:	f7fe fe59 	bl	8000518 <main>
  bx lr
 8001866:	4770      	bx	lr
  ldr r0, =_sdata
 8001868:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800186c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001870:	08007624 	.word	0x08007624
  ldr r2, =_sbss
 8001874:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001878:	20002934 	.word	0x20002934

0800187c <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800187c:	e7fe      	b.n	800187c <CAN1_RX1_IRQHandler>
	...

08001880 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001884:	4b08      	ldr	r3, [pc, #32]	@ (80018a8 <HAL_Init+0x28>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	4a07      	ldr	r2, [pc, #28]	@ (80018a8 <HAL_Init+0x28>)
 800188a:	f043 0310 	orr.w	r3, r3, #16
 800188e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001890:	2003      	movs	r0, #3
 8001892:	f000 fefd 	bl	8002690 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001896:	200f      	movs	r0, #15
 8001898:	f000 f808 	bl	80018ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800189c:	f7ff fd1e 	bl	80012dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018a0:	2300      	movs	r3, #0
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	40022000 	.word	0x40022000

080018ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018b4:	4b12      	ldr	r3, [pc, #72]	@ (8001900 <HAL_InitTick+0x54>)
 80018b6:	681a      	ldr	r2, [r3, #0]
 80018b8:	4b12      	ldr	r3, [pc, #72]	@ (8001904 <HAL_InitTick+0x58>)
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	4619      	mov	r1, r3
 80018be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80018c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80018ca:	4618      	mov	r0, r3
 80018cc:	f000 ff15 	bl	80026fa <HAL_SYSTICK_Config>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d001      	beq.n	80018da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018d6:	2301      	movs	r3, #1
 80018d8:	e00e      	b.n	80018f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	2b0f      	cmp	r3, #15
 80018de:	d80a      	bhi.n	80018f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018e0:	2200      	movs	r2, #0
 80018e2:	6879      	ldr	r1, [r7, #4]
 80018e4:	f04f 30ff 	mov.w	r0, #4294967295
 80018e8:	f000 fedd 	bl	80026a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018ec:	4a06      	ldr	r2, [pc, #24]	@ (8001908 <HAL_InitTick+0x5c>)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018f2:	2300      	movs	r3, #0
 80018f4:	e000      	b.n	80018f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018f6:	2301      	movs	r3, #1
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	3708      	adds	r7, #8
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	20000000 	.word	0x20000000
 8001904:	20000008 	.word	0x20000008
 8001908:	20000004 	.word	0x20000004

0800190c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001910:	4b05      	ldr	r3, [pc, #20]	@ (8001928 <HAL_IncTick+0x1c>)
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	461a      	mov	r2, r3
 8001916:	4b05      	ldr	r3, [pc, #20]	@ (800192c <HAL_IncTick+0x20>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4413      	add	r3, r2
 800191c:	4a03      	ldr	r2, [pc, #12]	@ (800192c <HAL_IncTick+0x20>)
 800191e:	6013      	str	r3, [r2, #0]
}
 8001920:	bf00      	nop
 8001922:	46bd      	mov	sp, r7
 8001924:	bc80      	pop	{r7}
 8001926:	4770      	bx	lr
 8001928:	20000008 	.word	0x20000008
 800192c:	200007b8 	.word	0x200007b8

08001930 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  return uwTick;
 8001934:	4b02      	ldr	r3, [pc, #8]	@ (8001940 <HAL_GetTick+0x10>)
 8001936:	681b      	ldr	r3, [r3, #0]
}
 8001938:	4618      	mov	r0, r3
 800193a:	46bd      	mov	sp, r7
 800193c:	bc80      	pop	{r7}
 800193e:	4770      	bx	lr
 8001940:	200007b8 	.word	0x200007b8

08001944 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b086      	sub	sp, #24
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800194c:	2300      	movs	r3, #0
 800194e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001950:	2300      	movs	r3, #0
 8001952:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001954:	2300      	movs	r3, #0
 8001956:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001958:	2300      	movs	r3, #0
 800195a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d101      	bne.n	8001966 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001962:	2301      	movs	r3, #1
 8001964:	e0be      	b.n	8001ae4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	689b      	ldr	r3, [r3, #8]
 800196a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001970:	2b00      	cmp	r3, #0
 8001972:	d109      	bne.n	8001988 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2200      	movs	r2, #0
 8001978:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2200      	movs	r2, #0
 800197e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001982:	6878      	ldr	r0, [r7, #4]
 8001984:	f7ff fce2 	bl	800134c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001988:	6878      	ldr	r0, [r7, #4]
 800198a:	f000 fc09 	bl	80021a0 <ADC_ConversionStop_Disable>
 800198e:	4603      	mov	r3, r0
 8001990:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001996:	f003 0310 	and.w	r3, r3, #16
 800199a:	2b00      	cmp	r3, #0
 800199c:	f040 8099 	bne.w	8001ad2 <HAL_ADC_Init+0x18e>
 80019a0:	7dfb      	ldrb	r3, [r7, #23]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	f040 8095 	bne.w	8001ad2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019ac:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80019b0:	f023 0302 	bic.w	r3, r3, #2
 80019b4:	f043 0202 	orr.w	r2, r3, #2
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80019c4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	7b1b      	ldrb	r3, [r3, #12]
 80019ca:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80019cc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80019ce:	68ba      	ldr	r2, [r7, #8]
 80019d0:	4313      	orrs	r3, r2
 80019d2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80019dc:	d003      	beq.n	80019e6 <HAL_ADC_Init+0xa2>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	689b      	ldr	r3, [r3, #8]
 80019e2:	2b01      	cmp	r3, #1
 80019e4:	d102      	bne.n	80019ec <HAL_ADC_Init+0xa8>
 80019e6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019ea:	e000      	b.n	80019ee <HAL_ADC_Init+0xaa>
 80019ec:	2300      	movs	r3, #0
 80019ee:	693a      	ldr	r2, [r7, #16]
 80019f0:	4313      	orrs	r3, r2
 80019f2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	7d1b      	ldrb	r3, [r3, #20]
 80019f8:	2b01      	cmp	r3, #1
 80019fa:	d119      	bne.n	8001a30 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	7b1b      	ldrb	r3, [r3, #12]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d109      	bne.n	8001a18 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	699b      	ldr	r3, [r3, #24]
 8001a08:	3b01      	subs	r3, #1
 8001a0a:	035a      	lsls	r2, r3, #13
 8001a0c:	693b      	ldr	r3, [r7, #16]
 8001a0e:	4313      	orrs	r3, r2
 8001a10:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001a14:	613b      	str	r3, [r7, #16]
 8001a16:	e00b      	b.n	8001a30 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a1c:	f043 0220 	orr.w	r2, r3, #32
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a28:	f043 0201 	orr.w	r2, r3, #1
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	693a      	ldr	r2, [r7, #16]
 8001a40:	430a      	orrs	r2, r1
 8001a42:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	689a      	ldr	r2, [r3, #8]
 8001a4a:	4b28      	ldr	r3, [pc, #160]	@ (8001aec <HAL_ADC_Init+0x1a8>)
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	687a      	ldr	r2, [r7, #4]
 8001a50:	6812      	ldr	r2, [r2, #0]
 8001a52:	68b9      	ldr	r1, [r7, #8]
 8001a54:	430b      	orrs	r3, r1
 8001a56:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001a60:	d003      	beq.n	8001a6a <HAL_ADC_Init+0x126>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	2b01      	cmp	r3, #1
 8001a68:	d104      	bne.n	8001a74 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	691b      	ldr	r3, [r3, #16]
 8001a6e:	3b01      	subs	r3, #1
 8001a70:	051b      	lsls	r3, r3, #20
 8001a72:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a7a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	68fa      	ldr	r2, [r7, #12]
 8001a84:	430a      	orrs	r2, r1
 8001a86:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	689a      	ldr	r2, [r3, #8]
 8001a8e:	4b18      	ldr	r3, [pc, #96]	@ (8001af0 <HAL_ADC_Init+0x1ac>)
 8001a90:	4013      	ands	r3, r2
 8001a92:	68ba      	ldr	r2, [r7, #8]
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d10b      	bne.n	8001ab0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aa2:	f023 0303 	bic.w	r3, r3, #3
 8001aa6:	f043 0201 	orr.w	r2, r3, #1
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001aae:	e018      	b.n	8001ae2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ab4:	f023 0312 	bic.w	r3, r3, #18
 8001ab8:	f043 0210 	orr.w	r2, r3, #16
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ac4:	f043 0201 	orr.w	r2, r3, #1
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001acc:	2301      	movs	r3, #1
 8001ace:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ad0:	e007      	b.n	8001ae2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ad6:	f043 0210 	orr.w	r2, r3, #16
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001ae2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3718      	adds	r7, #24
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	ffe1f7fd 	.word	0xffe1f7fd
 8001af0:	ff1f0efe 	.word	0xff1f0efe

08001af4 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b086      	sub	sp, #24
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	60f8      	str	r0, [r7, #12]
 8001afc:	60b9      	str	r1, [r7, #8]
 8001afe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b00:	2300      	movs	r3, #0
 8001b02:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a64      	ldr	r2, [pc, #400]	@ (8001c9c <HAL_ADC_Start_DMA+0x1a8>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d004      	beq.n	8001b18 <HAL_ADC_Start_DMA+0x24>
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4a63      	ldr	r2, [pc, #396]	@ (8001ca0 <HAL_ADC_Start_DMA+0x1ac>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d106      	bne.n	8001b26 <HAL_ADC_Start_DMA+0x32>
 8001b18:	4b60      	ldr	r3, [pc, #384]	@ (8001c9c <HAL_ADC_Start_DMA+0x1a8>)
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	f040 80b3 	bne.w	8001c8c <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b2c:	2b01      	cmp	r3, #1
 8001b2e:	d101      	bne.n	8001b34 <HAL_ADC_Start_DMA+0x40>
 8001b30:	2302      	movs	r3, #2
 8001b32:	e0ae      	b.n	8001c92 <HAL_ADC_Start_DMA+0x19e>
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	2201      	movs	r2, #1
 8001b38:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001b3c:	68f8      	ldr	r0, [r7, #12]
 8001b3e:	f000 fad5 	bl	80020ec <ADC_Enable>
 8001b42:	4603      	mov	r3, r0
 8001b44:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001b46:	7dfb      	ldrb	r3, [r7, #23]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	f040 809a 	bne.w	8001c82 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b52:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001b56:	f023 0301 	bic.w	r3, r3, #1
 8001b5a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4a4e      	ldr	r2, [pc, #312]	@ (8001ca0 <HAL_ADC_Start_DMA+0x1ac>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d105      	bne.n	8001b78 <HAL_ADC_Start_DMA+0x84>
 8001b6c:	4b4b      	ldr	r3, [pc, #300]	@ (8001c9c <HAL_ADC_Start_DMA+0x1a8>)
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d115      	bne.n	8001ba4 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b7c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d026      	beq.n	8001be0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b96:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001b9a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001ba2:	e01d      	b.n	8001be0 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ba8:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a39      	ldr	r2, [pc, #228]	@ (8001c9c <HAL_ADC_Start_DMA+0x1a8>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d004      	beq.n	8001bc4 <HAL_ADC_Start_DMA+0xd0>
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a38      	ldr	r2, [pc, #224]	@ (8001ca0 <HAL_ADC_Start_DMA+0x1ac>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d10d      	bne.n	8001be0 <HAL_ADC_Start_DMA+0xec>
 8001bc4:	4b35      	ldr	r3, [pc, #212]	@ (8001c9c <HAL_ADC_Start_DMA+0x1a8>)
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d007      	beq.n	8001be0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bd4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001bd8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001be4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d006      	beq.n	8001bfa <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bf0:	f023 0206 	bic.w	r2, r3, #6
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001bf8:	e002      	b.n	8001c00 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	2200      	movs	r2, #0
 8001c04:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	6a1b      	ldr	r3, [r3, #32]
 8001c0c:	4a25      	ldr	r2, [pc, #148]	@ (8001ca4 <HAL_ADC_Start_DMA+0x1b0>)
 8001c0e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	6a1b      	ldr	r3, [r3, #32]
 8001c14:	4a24      	ldr	r2, [pc, #144]	@ (8001ca8 <HAL_ADC_Start_DMA+0x1b4>)
 8001c16:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	6a1b      	ldr	r3, [r3, #32]
 8001c1c:	4a23      	ldr	r2, [pc, #140]	@ (8001cac <HAL_ADC_Start_DMA+0x1b8>)
 8001c1e:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f06f 0202 	mvn.w	r2, #2
 8001c28:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	689a      	ldr	r2, [r3, #8]
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001c38:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	6a18      	ldr	r0, [r3, #32]
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	334c      	adds	r3, #76	@ 0x4c
 8001c44:	4619      	mov	r1, r3
 8001c46:	68ba      	ldr	r2, [r7, #8]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	f000 fdbd 	bl	80027c8 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	689b      	ldr	r3, [r3, #8]
 8001c54:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001c58:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001c5c:	d108      	bne.n	8001c70 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	689a      	ldr	r2, [r3, #8]
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001c6c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001c6e:	e00f      	b.n	8001c90 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	689a      	ldr	r2, [r3, #8]
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001c7e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001c80:	e006      	b.n	8001c90 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	2200      	movs	r2, #0
 8001c86:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8001c8a:	e001      	b.n	8001c90 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001c90:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3718      	adds	r7, #24
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	40012400 	.word	0x40012400
 8001ca0:	40012800 	.word	0x40012800
 8001ca4:	08002223 	.word	0x08002223
 8001ca8:	0800229f 	.word	0x0800229f
 8001cac:	080022bb 	.word	0x080022bb

08001cb0 <HAL_ADC_Stop_DMA>:
  *         on devices) have DMA capability.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001cc2:	2b01      	cmp	r3, #1
 8001cc4:	d101      	bne.n	8001cca <HAL_ADC_Stop_DMA+0x1a>
 8001cc6:	2302      	movs	r3, #2
 8001cc8:	e03a      	b.n	8001d40 <HAL_ADC_Stop_DMA+0x90>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2201      	movs	r2, #1
 8001cce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001cd2:	6878      	ldr	r0, [r7, #4]
 8001cd4:	f000 fa64 	bl	80021a0 <ADC_ConversionStop_Disable>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001cdc:	7bfb      	ldrb	r3, [r7, #15]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d129      	bne.n	8001d36 <HAL_ADC_Stop_DMA+0x86>
  {
    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	689a      	ldr	r2, [r3, #8]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001cf0:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6a1b      	ldr	r3, [r3, #32]
 8001cf6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001cfa:	b2db      	uxtb	r3, r3
 8001cfc:	2b02      	cmp	r3, #2
 8001cfe:	d11a      	bne.n	8001d36 <HAL_ADC_Stop_DMA+0x86>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6a1b      	ldr	r3, [r3, #32]
 8001d04:	4618      	mov	r0, r3
 8001d06:	f000 fdbf 	bl	8002888 <HAL_DMA_Abort>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status == HAL_OK)
 8001d0e:	7bfb      	ldrb	r3, [r7, #15]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d10a      	bne.n	8001d2a <HAL_ADC_Stop_DMA+0x7a>
      {
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d18:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001d1c:	f023 0301 	bic.w	r3, r3, #1
 8001d20:	f043 0201 	orr.w	r2, r3, #1
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	629a      	str	r2, [r3, #40]	@ 0x28
 8001d28:	e005      	b.n	8001d36 <HAL_ADC_Stop_DMA+0x86>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d2e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Return function status */
  return tmp_hal_status;
 8001d3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	3710      	adds	r7, #16
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b084      	sub	sp, #16
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	f003 0320 	and.w	r3, r3, #32
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d03e      	beq.n	8001de8 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	f003 0302 	and.w	r3, r3, #2
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d039      	beq.n	8001de8 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d78:	f003 0310 	and.w	r3, r3, #16
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d105      	bne.n	8001d8c <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d84:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	689b      	ldr	r3, [r3, #8]
 8001d92:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001d96:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001d9a:	d11d      	bne.n	8001dd8 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d119      	bne.n	8001dd8 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	685a      	ldr	r2, [r3, #4]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f022 0220 	bic.w	r2, r2, #32
 8001db2:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001db8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dc4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d105      	bne.n	8001dd8 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dd0:	f043 0201 	orr.w	r2, r3, #1
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001dd8:	6878      	ldr	r0, [r7, #4]
 8001dda:	f7fe ffaf 	bl	8000d3c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f06f 0212 	mvn.w	r2, #18
 8001de6:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d04d      	beq.n	8001e8e <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	f003 0304 	and.w	r3, r3, #4
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d048      	beq.n	8001e8e <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e00:	f003 0310 	and.w	r3, r3, #16
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d105      	bne.n	8001e14 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e0c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	689b      	ldr	r3, [r3, #8]
 8001e1a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8001e1e:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8001e22:	d012      	beq.n	8001e4a <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d125      	bne.n	8001e7e <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	689b      	ldr	r3, [r3, #8]
 8001e38:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001e3c:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001e40:	d11d      	bne.n	8001e7e <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d119      	bne.n	8001e7e <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	685a      	ldr	r2, [r3, #4]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001e58:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e5e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d105      	bne.n	8001e7e <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e76:	f043 0201 	orr.w	r2, r3, #1
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001e7e:	6878      	ldr	r0, [r7, #4]
 8001e80:	f000 fa35 	bl	80022ee <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f06f 020c 	mvn.w	r2, #12
 8001e8c:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d012      	beq.n	8001ebe <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	f003 0301 	and.w	r3, r3, #1
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d00d      	beq.n	8001ebe <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ea6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001eae:	6878      	ldr	r0, [r7, #4]
 8001eb0:	f000 f812 	bl	8001ed8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f06f 0201 	mvn.w	r2, #1
 8001ebc:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8001ebe:	bf00      	nop
 8001ec0:	3710      	adds	r7, #16
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}

08001ec6 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001ec6:	b480      	push	{r7}
 8001ec8:	b083      	sub	sp, #12
 8001eca:	af00      	add	r7, sp, #0
 8001ecc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001ece:	bf00      	nop
 8001ed0:	370c      	adds	r7, #12
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bc80      	pop	{r7}
 8001ed6:	4770      	bx	lr

08001ed8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b083      	sub	sp, #12
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001ee0:	bf00      	nop
 8001ee2:	370c      	adds	r7, #12
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bc80      	pop	{r7}
 8001ee8:	4770      	bx	lr

08001eea <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001eea:	b480      	push	{r7}
 8001eec:	b083      	sub	sp, #12
 8001eee:	af00      	add	r7, sp, #0
 8001ef0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001ef2:	bf00      	nop
 8001ef4:	370c      	adds	r7, #12
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bc80      	pop	{r7}
 8001efa:	4770      	bx	lr

08001efc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001efc:	b480      	push	{r7}
 8001efe:	b085      	sub	sp, #20
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
 8001f04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f06:	2300      	movs	r3, #0
 8001f08:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001f14:	2b01      	cmp	r3, #1
 8001f16:	d101      	bne.n	8001f1c <HAL_ADC_ConfigChannel+0x20>
 8001f18:	2302      	movs	r3, #2
 8001f1a:	e0dc      	b.n	80020d6 <HAL_ADC_ConfigChannel+0x1da>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2201      	movs	r2, #1
 8001f20:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	2b06      	cmp	r3, #6
 8001f2a:	d81c      	bhi.n	8001f66 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	685a      	ldr	r2, [r3, #4]
 8001f36:	4613      	mov	r3, r2
 8001f38:	009b      	lsls	r3, r3, #2
 8001f3a:	4413      	add	r3, r2
 8001f3c:	3b05      	subs	r3, #5
 8001f3e:	221f      	movs	r2, #31
 8001f40:	fa02 f303 	lsl.w	r3, r2, r3
 8001f44:	43db      	mvns	r3, r3
 8001f46:	4019      	ands	r1, r3
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	6818      	ldr	r0, [r3, #0]
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	685a      	ldr	r2, [r3, #4]
 8001f50:	4613      	mov	r3, r2
 8001f52:	009b      	lsls	r3, r3, #2
 8001f54:	4413      	add	r3, r2
 8001f56:	3b05      	subs	r3, #5
 8001f58:	fa00 f203 	lsl.w	r2, r0, r3
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	430a      	orrs	r2, r1
 8001f62:	635a      	str	r2, [r3, #52]	@ 0x34
 8001f64:	e03c      	b.n	8001fe0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	2b0c      	cmp	r3, #12
 8001f6c:	d81c      	bhi.n	8001fa8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	685a      	ldr	r2, [r3, #4]
 8001f78:	4613      	mov	r3, r2
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	4413      	add	r3, r2
 8001f7e:	3b23      	subs	r3, #35	@ 0x23
 8001f80:	221f      	movs	r2, #31
 8001f82:	fa02 f303 	lsl.w	r3, r2, r3
 8001f86:	43db      	mvns	r3, r3
 8001f88:	4019      	ands	r1, r3
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	6818      	ldr	r0, [r3, #0]
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	685a      	ldr	r2, [r3, #4]
 8001f92:	4613      	mov	r3, r2
 8001f94:	009b      	lsls	r3, r3, #2
 8001f96:	4413      	add	r3, r2
 8001f98:	3b23      	subs	r3, #35	@ 0x23
 8001f9a:	fa00 f203 	lsl.w	r2, r0, r3
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	430a      	orrs	r2, r1
 8001fa4:	631a      	str	r2, [r3, #48]	@ 0x30
 8001fa6:	e01b      	b.n	8001fe0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	685a      	ldr	r2, [r3, #4]
 8001fb2:	4613      	mov	r3, r2
 8001fb4:	009b      	lsls	r3, r3, #2
 8001fb6:	4413      	add	r3, r2
 8001fb8:	3b41      	subs	r3, #65	@ 0x41
 8001fba:	221f      	movs	r2, #31
 8001fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc0:	43db      	mvns	r3, r3
 8001fc2:	4019      	ands	r1, r3
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	6818      	ldr	r0, [r3, #0]
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	685a      	ldr	r2, [r3, #4]
 8001fcc:	4613      	mov	r3, r2
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	4413      	add	r3, r2
 8001fd2:	3b41      	subs	r3, #65	@ 0x41
 8001fd4:	fa00 f203 	lsl.w	r2, r0, r3
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	430a      	orrs	r2, r1
 8001fde:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	2b09      	cmp	r3, #9
 8001fe6:	d91c      	bls.n	8002022 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	68d9      	ldr	r1, [r3, #12]
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	4613      	mov	r3, r2
 8001ff4:	005b      	lsls	r3, r3, #1
 8001ff6:	4413      	add	r3, r2
 8001ff8:	3b1e      	subs	r3, #30
 8001ffa:	2207      	movs	r2, #7
 8001ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8002000:	43db      	mvns	r3, r3
 8002002:	4019      	ands	r1, r3
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	6898      	ldr	r0, [r3, #8]
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	4613      	mov	r3, r2
 800200e:	005b      	lsls	r3, r3, #1
 8002010:	4413      	add	r3, r2
 8002012:	3b1e      	subs	r3, #30
 8002014:	fa00 f203 	lsl.w	r2, r0, r3
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	430a      	orrs	r2, r1
 800201e:	60da      	str	r2, [r3, #12]
 8002020:	e019      	b.n	8002056 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	6919      	ldr	r1, [r3, #16]
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	4613      	mov	r3, r2
 800202e:	005b      	lsls	r3, r3, #1
 8002030:	4413      	add	r3, r2
 8002032:	2207      	movs	r2, #7
 8002034:	fa02 f303 	lsl.w	r3, r2, r3
 8002038:	43db      	mvns	r3, r3
 800203a:	4019      	ands	r1, r3
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	6898      	ldr	r0, [r3, #8]
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	4613      	mov	r3, r2
 8002046:	005b      	lsls	r3, r3, #1
 8002048:	4413      	add	r3, r2
 800204a:	fa00 f203 	lsl.w	r2, r0, r3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	430a      	orrs	r2, r1
 8002054:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	2b10      	cmp	r3, #16
 800205c:	d003      	beq.n	8002066 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002062:	2b11      	cmp	r3, #17
 8002064:	d132      	bne.n	80020cc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a1d      	ldr	r2, [pc, #116]	@ (80020e0 <HAL_ADC_ConfigChannel+0x1e4>)
 800206c:	4293      	cmp	r3, r2
 800206e:	d125      	bne.n	80020bc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	689b      	ldr	r3, [r3, #8]
 8002076:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800207a:	2b00      	cmp	r3, #0
 800207c:	d126      	bne.n	80020cc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	689a      	ldr	r2, [r3, #8]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800208c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	2b10      	cmp	r3, #16
 8002094:	d11a      	bne.n	80020cc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002096:	4b13      	ldr	r3, [pc, #76]	@ (80020e4 <HAL_ADC_ConfigChannel+0x1e8>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a13      	ldr	r2, [pc, #76]	@ (80020e8 <HAL_ADC_ConfigChannel+0x1ec>)
 800209c:	fba2 2303 	umull	r2, r3, r2, r3
 80020a0:	0c9a      	lsrs	r2, r3, #18
 80020a2:	4613      	mov	r3, r2
 80020a4:	009b      	lsls	r3, r3, #2
 80020a6:	4413      	add	r3, r2
 80020a8:	005b      	lsls	r3, r3, #1
 80020aa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80020ac:	e002      	b.n	80020b4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80020ae:	68bb      	ldr	r3, [r7, #8]
 80020b0:	3b01      	subs	r3, #1
 80020b2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d1f9      	bne.n	80020ae <HAL_ADC_ConfigChannel+0x1b2>
 80020ba:	e007      	b.n	80020cc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020c0:	f043 0220 	orr.w	r2, r3, #32
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80020c8:	2301      	movs	r3, #1
 80020ca:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2200      	movs	r2, #0
 80020d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80020d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	3714      	adds	r7, #20
 80020da:	46bd      	mov	sp, r7
 80020dc:	bc80      	pop	{r7}
 80020de:	4770      	bx	lr
 80020e0:	40012400 	.word	0x40012400
 80020e4:	20000000 	.word	0x20000000
 80020e8:	431bde83 	.word	0x431bde83

080020ec <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b084      	sub	sp, #16
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80020f4:	2300      	movs	r3, #0
 80020f6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80020f8:	2300      	movs	r3, #0
 80020fa:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	f003 0301 	and.w	r3, r3, #1
 8002106:	2b01      	cmp	r3, #1
 8002108:	d040      	beq.n	800218c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	689a      	ldr	r2, [r3, #8]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f042 0201 	orr.w	r2, r2, #1
 8002118:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800211a:	4b1f      	ldr	r3, [pc, #124]	@ (8002198 <ADC_Enable+0xac>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4a1f      	ldr	r2, [pc, #124]	@ (800219c <ADC_Enable+0xb0>)
 8002120:	fba2 2303 	umull	r2, r3, r2, r3
 8002124:	0c9b      	lsrs	r3, r3, #18
 8002126:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002128:	e002      	b.n	8002130 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	3b01      	subs	r3, #1
 800212e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d1f9      	bne.n	800212a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002136:	f7ff fbfb 	bl	8001930 <HAL_GetTick>
 800213a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800213c:	e01f      	b.n	800217e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800213e:	f7ff fbf7 	bl	8001930 <HAL_GetTick>
 8002142:	4602      	mov	r2, r0
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	1ad3      	subs	r3, r2, r3
 8002148:	2b02      	cmp	r3, #2
 800214a:	d918      	bls.n	800217e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	689b      	ldr	r3, [r3, #8]
 8002152:	f003 0301 	and.w	r3, r3, #1
 8002156:	2b01      	cmp	r3, #1
 8002158:	d011      	beq.n	800217e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800215e:	f043 0210 	orr.w	r2, r3, #16
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800216a:	f043 0201 	orr.w	r2, r3, #1
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2200      	movs	r2, #0
 8002176:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800217a:	2301      	movs	r3, #1
 800217c:	e007      	b.n	800218e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	f003 0301 	and.w	r3, r3, #1
 8002188:	2b01      	cmp	r3, #1
 800218a:	d1d8      	bne.n	800213e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800218c:	2300      	movs	r3, #0
}
 800218e:	4618      	mov	r0, r3
 8002190:	3710      	adds	r7, #16
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	20000000 	.word	0x20000000
 800219c:	431bde83 	.word	0x431bde83

080021a0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b084      	sub	sp, #16
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80021a8:	2300      	movs	r3, #0
 80021aa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	f003 0301 	and.w	r3, r3, #1
 80021b6:	2b01      	cmp	r3, #1
 80021b8:	d12e      	bne.n	8002218 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	689a      	ldr	r2, [r3, #8]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f022 0201 	bic.w	r2, r2, #1
 80021c8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80021ca:	f7ff fbb1 	bl	8001930 <HAL_GetTick>
 80021ce:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80021d0:	e01b      	b.n	800220a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80021d2:	f7ff fbad 	bl	8001930 <HAL_GetTick>
 80021d6:	4602      	mov	r2, r0
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	1ad3      	subs	r3, r2, r3
 80021dc:	2b02      	cmp	r3, #2
 80021de:	d914      	bls.n	800220a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	f003 0301 	and.w	r3, r3, #1
 80021ea:	2b01      	cmp	r3, #1
 80021ec:	d10d      	bne.n	800220a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021f2:	f043 0210 	orr.w	r2, r3, #16
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021fe:	f043 0201 	orr.w	r2, r3, #1
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002206:	2301      	movs	r3, #1
 8002208:	e007      	b.n	800221a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	f003 0301 	and.w	r3, r3, #1
 8002214:	2b01      	cmp	r3, #1
 8002216:	d0dc      	beq.n	80021d2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002218:	2300      	movs	r3, #0
}
 800221a:	4618      	mov	r0, r3
 800221c:	3710      	adds	r7, #16
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}

08002222 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002222:	b580      	push	{r7, lr}
 8002224:	b084      	sub	sp, #16
 8002226:	af00      	add	r7, sp, #0
 8002228:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800222e:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002234:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002238:	2b00      	cmp	r3, #0
 800223a:	d127      	bne.n	800228c <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002240:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002252:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002256:	d115      	bne.n	8002284 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800225c:	2b00      	cmp	r3, #0
 800225e:	d111      	bne.n	8002284 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002264:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002270:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002274:	2b00      	cmp	r3, #0
 8002276:	d105      	bne.n	8002284 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800227c:	f043 0201 	orr.w	r2, r3, #1
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002284:	68f8      	ldr	r0, [r7, #12]
 8002286:	f7fe fd59 	bl	8000d3c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800228a:	e004      	b.n	8002296 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	6a1b      	ldr	r3, [r3, #32]
 8002290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	4798      	blx	r3
}
 8002296:	bf00      	nop
 8002298:	3710      	adds	r7, #16
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}

0800229e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800229e:	b580      	push	{r7, lr}
 80022a0:	b084      	sub	sp, #16
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022aa:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80022ac:	68f8      	ldr	r0, [r7, #12]
 80022ae:	f7ff fe0a 	bl	8001ec6 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80022b2:	bf00      	nop
 80022b4:	3710      	adds	r7, #16
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}

080022ba <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80022ba:	b580      	push	{r7, lr}
 80022bc:	b084      	sub	sp, #16
 80022be:	af00      	add	r7, sp, #0
 80022c0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022c6:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022cc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022d8:	f043 0204 	orr.w	r2, r3, #4
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80022e0:	68f8      	ldr	r0, [r7, #12]
 80022e2:	f7ff fe02 	bl	8001eea <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80022e6:	bf00      	nop
 80022e8:	3710      	adds	r7, #16
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}

080022ee <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80022ee:	b480      	push	{r7}
 80022f0:	b083      	sub	sp, #12
 80022f2:	af00      	add	r7, sp, #0
 80022f4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80022f6:	bf00      	nop
 80022f8:	370c      	adds	r7, #12
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bc80      	pop	{r7}
 80022fe:	4770      	bx	lr

08002300 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b084      	sub	sp, #16
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d101      	bne.n	8002312 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e0ed      	b.n	80024ee <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002318:	b2db      	uxtb	r3, r3
 800231a:	2b00      	cmp	r3, #0
 800231c:	d102      	bne.n	8002324 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	f7ff f884 	bl	800142c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f042 0201 	orr.w	r2, r2, #1
 8002332:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002334:	f7ff fafc 	bl	8001930 <HAL_GetTick>
 8002338:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800233a:	e012      	b.n	8002362 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800233c:	f7ff faf8 	bl	8001930 <HAL_GetTick>
 8002340:	4602      	mov	r2, r0
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	2b0a      	cmp	r3, #10
 8002348:	d90b      	bls.n	8002362 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800234e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2205      	movs	r2, #5
 800235a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	e0c5      	b.n	80024ee <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	f003 0301 	and.w	r3, r3, #1
 800236c:	2b00      	cmp	r3, #0
 800236e:	d0e5      	beq.n	800233c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	681a      	ldr	r2, [r3, #0]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f022 0202 	bic.w	r2, r2, #2
 800237e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002380:	f7ff fad6 	bl	8001930 <HAL_GetTick>
 8002384:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002386:	e012      	b.n	80023ae <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002388:	f7ff fad2 	bl	8001930 <HAL_GetTick>
 800238c:	4602      	mov	r2, r0
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	1ad3      	subs	r3, r2, r3
 8002392:	2b0a      	cmp	r3, #10
 8002394:	d90b      	bls.n	80023ae <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800239a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2205      	movs	r2, #5
 80023a6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e09f      	b.n	80024ee <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	f003 0302 	and.w	r3, r3, #2
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d1e5      	bne.n	8002388 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	7e1b      	ldrb	r3, [r3, #24]
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d108      	bne.n	80023d6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80023d2:	601a      	str	r2, [r3, #0]
 80023d4:	e007      	b.n	80023e6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80023e4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	7e5b      	ldrb	r3, [r3, #25]
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d108      	bne.n	8002400 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80023fc:	601a      	str	r2, [r3, #0]
 80023fe:	e007      	b.n	8002410 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800240e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	7e9b      	ldrb	r3, [r3, #26]
 8002414:	2b01      	cmp	r3, #1
 8002416:	d108      	bne.n	800242a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f042 0220 	orr.w	r2, r2, #32
 8002426:	601a      	str	r2, [r3, #0]
 8002428:	e007      	b.n	800243a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f022 0220 	bic.w	r2, r2, #32
 8002438:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	7edb      	ldrb	r3, [r3, #27]
 800243e:	2b01      	cmp	r3, #1
 8002440:	d108      	bne.n	8002454 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	681a      	ldr	r2, [r3, #0]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f022 0210 	bic.w	r2, r2, #16
 8002450:	601a      	str	r2, [r3, #0]
 8002452:	e007      	b.n	8002464 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f042 0210 	orr.w	r2, r2, #16
 8002462:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	7f1b      	ldrb	r3, [r3, #28]
 8002468:	2b01      	cmp	r3, #1
 800246a:	d108      	bne.n	800247e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f042 0208 	orr.w	r2, r2, #8
 800247a:	601a      	str	r2, [r3, #0]
 800247c:	e007      	b.n	800248e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f022 0208 	bic.w	r2, r2, #8
 800248c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	7f5b      	ldrb	r3, [r3, #29]
 8002492:	2b01      	cmp	r3, #1
 8002494:	d108      	bne.n	80024a8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f042 0204 	orr.w	r2, r2, #4
 80024a4:	601a      	str	r2, [r3, #0]
 80024a6:	e007      	b.n	80024b8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	681a      	ldr	r2, [r3, #0]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f022 0204 	bic.w	r2, r2, #4
 80024b6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	689a      	ldr	r2, [r3, #8]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	68db      	ldr	r3, [r3, #12]
 80024c0:	431a      	orrs	r2, r3
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	691b      	ldr	r3, [r3, #16]
 80024c6:	431a      	orrs	r2, r3
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	695b      	ldr	r3, [r3, #20]
 80024cc:	ea42 0103 	orr.w	r1, r2, r3
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	1e5a      	subs	r2, r3, #1
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	430a      	orrs	r2, r1
 80024dc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2200      	movs	r2, #0
 80024e2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2201      	movs	r2, #1
 80024e8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80024ec:	2300      	movs	r3, #0
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3710      	adds	r7, #16
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
	...

080024f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b085      	sub	sp, #20
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	f003 0307 	and.w	r3, r3, #7
 8002506:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002508:	4b0c      	ldr	r3, [pc, #48]	@ (800253c <__NVIC_SetPriorityGrouping+0x44>)
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800250e:	68ba      	ldr	r2, [r7, #8]
 8002510:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002514:	4013      	ands	r3, r2
 8002516:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002520:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002524:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002528:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800252a:	4a04      	ldr	r2, [pc, #16]	@ (800253c <__NVIC_SetPriorityGrouping+0x44>)
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	60d3      	str	r3, [r2, #12]
}
 8002530:	bf00      	nop
 8002532:	3714      	adds	r7, #20
 8002534:	46bd      	mov	sp, r7
 8002536:	bc80      	pop	{r7}
 8002538:	4770      	bx	lr
 800253a:	bf00      	nop
 800253c:	e000ed00 	.word	0xe000ed00

08002540 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002544:	4b04      	ldr	r3, [pc, #16]	@ (8002558 <__NVIC_GetPriorityGrouping+0x18>)
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	0a1b      	lsrs	r3, r3, #8
 800254a:	f003 0307 	and.w	r3, r3, #7
}
 800254e:	4618      	mov	r0, r3
 8002550:	46bd      	mov	sp, r7
 8002552:	bc80      	pop	{r7}
 8002554:	4770      	bx	lr
 8002556:	bf00      	nop
 8002558:	e000ed00 	.word	0xe000ed00

0800255c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800255c:	b480      	push	{r7}
 800255e:	b083      	sub	sp, #12
 8002560:	af00      	add	r7, sp, #0
 8002562:	4603      	mov	r3, r0
 8002564:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002566:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800256a:	2b00      	cmp	r3, #0
 800256c:	db0b      	blt.n	8002586 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800256e:	79fb      	ldrb	r3, [r7, #7]
 8002570:	f003 021f 	and.w	r2, r3, #31
 8002574:	4906      	ldr	r1, [pc, #24]	@ (8002590 <__NVIC_EnableIRQ+0x34>)
 8002576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800257a:	095b      	lsrs	r3, r3, #5
 800257c:	2001      	movs	r0, #1
 800257e:	fa00 f202 	lsl.w	r2, r0, r2
 8002582:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002586:	bf00      	nop
 8002588:	370c      	adds	r7, #12
 800258a:	46bd      	mov	sp, r7
 800258c:	bc80      	pop	{r7}
 800258e:	4770      	bx	lr
 8002590:	e000e100 	.word	0xe000e100

08002594 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002594:	b480      	push	{r7}
 8002596:	b083      	sub	sp, #12
 8002598:	af00      	add	r7, sp, #0
 800259a:	4603      	mov	r3, r0
 800259c:	6039      	str	r1, [r7, #0]
 800259e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	db0a      	blt.n	80025be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	b2da      	uxtb	r2, r3
 80025ac:	490c      	ldr	r1, [pc, #48]	@ (80025e0 <__NVIC_SetPriority+0x4c>)
 80025ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025b2:	0112      	lsls	r2, r2, #4
 80025b4:	b2d2      	uxtb	r2, r2
 80025b6:	440b      	add	r3, r1
 80025b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025bc:	e00a      	b.n	80025d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	b2da      	uxtb	r2, r3
 80025c2:	4908      	ldr	r1, [pc, #32]	@ (80025e4 <__NVIC_SetPriority+0x50>)
 80025c4:	79fb      	ldrb	r3, [r7, #7]
 80025c6:	f003 030f 	and.w	r3, r3, #15
 80025ca:	3b04      	subs	r3, #4
 80025cc:	0112      	lsls	r2, r2, #4
 80025ce:	b2d2      	uxtb	r2, r2
 80025d0:	440b      	add	r3, r1
 80025d2:	761a      	strb	r2, [r3, #24]
}
 80025d4:	bf00      	nop
 80025d6:	370c      	adds	r7, #12
 80025d8:	46bd      	mov	sp, r7
 80025da:	bc80      	pop	{r7}
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	e000e100 	.word	0xe000e100
 80025e4:	e000ed00 	.word	0xe000ed00

080025e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b089      	sub	sp, #36	@ 0x24
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	60f8      	str	r0, [r7, #12]
 80025f0:	60b9      	str	r1, [r7, #8]
 80025f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	f003 0307 	and.w	r3, r3, #7
 80025fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025fc:	69fb      	ldr	r3, [r7, #28]
 80025fe:	f1c3 0307 	rsb	r3, r3, #7
 8002602:	2b04      	cmp	r3, #4
 8002604:	bf28      	it	cs
 8002606:	2304      	movcs	r3, #4
 8002608:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	3304      	adds	r3, #4
 800260e:	2b06      	cmp	r3, #6
 8002610:	d902      	bls.n	8002618 <NVIC_EncodePriority+0x30>
 8002612:	69fb      	ldr	r3, [r7, #28]
 8002614:	3b03      	subs	r3, #3
 8002616:	e000      	b.n	800261a <NVIC_EncodePriority+0x32>
 8002618:	2300      	movs	r3, #0
 800261a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800261c:	f04f 32ff 	mov.w	r2, #4294967295
 8002620:	69bb      	ldr	r3, [r7, #24]
 8002622:	fa02 f303 	lsl.w	r3, r2, r3
 8002626:	43da      	mvns	r2, r3
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	401a      	ands	r2, r3
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002630:	f04f 31ff 	mov.w	r1, #4294967295
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	fa01 f303 	lsl.w	r3, r1, r3
 800263a:	43d9      	mvns	r1, r3
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002640:	4313      	orrs	r3, r2
         );
}
 8002642:	4618      	mov	r0, r3
 8002644:	3724      	adds	r7, #36	@ 0x24
 8002646:	46bd      	mov	sp, r7
 8002648:	bc80      	pop	{r7}
 800264a:	4770      	bx	lr

0800264c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	3b01      	subs	r3, #1
 8002658:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800265c:	d301      	bcc.n	8002662 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800265e:	2301      	movs	r3, #1
 8002660:	e00f      	b.n	8002682 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002662:	4a0a      	ldr	r2, [pc, #40]	@ (800268c <SysTick_Config+0x40>)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	3b01      	subs	r3, #1
 8002668:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800266a:	210f      	movs	r1, #15
 800266c:	f04f 30ff 	mov.w	r0, #4294967295
 8002670:	f7ff ff90 	bl	8002594 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002674:	4b05      	ldr	r3, [pc, #20]	@ (800268c <SysTick_Config+0x40>)
 8002676:	2200      	movs	r2, #0
 8002678:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800267a:	4b04      	ldr	r3, [pc, #16]	@ (800268c <SysTick_Config+0x40>)
 800267c:	2207      	movs	r2, #7
 800267e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002680:	2300      	movs	r3, #0
}
 8002682:	4618      	mov	r0, r3
 8002684:	3708      	adds	r7, #8
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	e000e010 	.word	0xe000e010

08002690 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b082      	sub	sp, #8
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002698:	6878      	ldr	r0, [r7, #4]
 800269a:	f7ff ff2d 	bl	80024f8 <__NVIC_SetPriorityGrouping>
}
 800269e:	bf00      	nop
 80026a0:	3708      	adds	r7, #8
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}

080026a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026a6:	b580      	push	{r7, lr}
 80026a8:	b086      	sub	sp, #24
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	4603      	mov	r3, r0
 80026ae:	60b9      	str	r1, [r7, #8]
 80026b0:	607a      	str	r2, [r7, #4]
 80026b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026b4:	2300      	movs	r3, #0
 80026b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026b8:	f7ff ff42 	bl	8002540 <__NVIC_GetPriorityGrouping>
 80026bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026be:	687a      	ldr	r2, [r7, #4]
 80026c0:	68b9      	ldr	r1, [r7, #8]
 80026c2:	6978      	ldr	r0, [r7, #20]
 80026c4:	f7ff ff90 	bl	80025e8 <NVIC_EncodePriority>
 80026c8:	4602      	mov	r2, r0
 80026ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026ce:	4611      	mov	r1, r2
 80026d0:	4618      	mov	r0, r3
 80026d2:	f7ff ff5f 	bl	8002594 <__NVIC_SetPriority>
}
 80026d6:	bf00      	nop
 80026d8:	3718      	adds	r7, #24
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}

080026de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026de:	b580      	push	{r7, lr}
 80026e0:	b082      	sub	sp, #8
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	4603      	mov	r3, r0
 80026e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ec:	4618      	mov	r0, r3
 80026ee:	f7ff ff35 	bl	800255c <__NVIC_EnableIRQ>
}
 80026f2:	bf00      	nop
 80026f4:	3708      	adds	r7, #8
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b082      	sub	sp, #8
 80026fe:	af00      	add	r7, sp, #0
 8002700:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002702:	6878      	ldr	r0, [r7, #4]
 8002704:	f7ff ffa2 	bl	800264c <SysTick_Config>
 8002708:	4603      	mov	r3, r0
}
 800270a:	4618      	mov	r0, r3
 800270c:	3708      	adds	r7, #8
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
	...

08002714 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002714:	b480      	push	{r7}
 8002716:	b085      	sub	sp, #20
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800271c:	2300      	movs	r3, #0
 800271e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d101      	bne.n	800272a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e043      	b.n	80027b2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	461a      	mov	r2, r3
 8002730:	4b22      	ldr	r3, [pc, #136]	@ (80027bc <HAL_DMA_Init+0xa8>)
 8002732:	4413      	add	r3, r2
 8002734:	4a22      	ldr	r2, [pc, #136]	@ (80027c0 <HAL_DMA_Init+0xac>)
 8002736:	fba2 2303 	umull	r2, r3, r2, r3
 800273a:	091b      	lsrs	r3, r3, #4
 800273c:	009a      	lsls	r2, r3, #2
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	4a1f      	ldr	r2, [pc, #124]	@ (80027c4 <HAL_DMA_Init+0xb0>)
 8002746:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2202      	movs	r2, #2
 800274c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800275e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002762:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800276c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	68db      	ldr	r3, [r3, #12]
 8002772:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002778:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	695b      	ldr	r3, [r3, #20]
 800277e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002784:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	69db      	ldr	r3, [r3, #28]
 800278a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800278c:	68fa      	ldr	r2, [r7, #12]
 800278e:	4313      	orrs	r3, r2
 8002790:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	68fa      	ldr	r2, [r7, #12]
 8002798:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2200      	movs	r2, #0
 800279e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2201      	movs	r2, #1
 80027a4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2200      	movs	r2, #0
 80027ac:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80027b0:	2300      	movs	r3, #0
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3714      	adds	r7, #20
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bc80      	pop	{r7}
 80027ba:	4770      	bx	lr
 80027bc:	bffdfff8 	.word	0xbffdfff8
 80027c0:	cccccccd 	.word	0xcccccccd
 80027c4:	40020000 	.word	0x40020000

080027c8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b086      	sub	sp, #24
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	60f8      	str	r0, [r7, #12]
 80027d0:	60b9      	str	r1, [r7, #8]
 80027d2:	607a      	str	r2, [r7, #4]
 80027d4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027d6:	2300      	movs	r3, #0
 80027d8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027e0:	2b01      	cmp	r3, #1
 80027e2:	d101      	bne.n	80027e8 <HAL_DMA_Start_IT+0x20>
 80027e4:	2302      	movs	r3, #2
 80027e6:	e04b      	b.n	8002880 <HAL_DMA_Start_IT+0xb8>
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	2201      	movs	r2, #1
 80027ec:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80027f6:	b2db      	uxtb	r3, r3
 80027f8:	2b01      	cmp	r3, #1
 80027fa:	d13a      	bne.n	8002872 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	2202      	movs	r2, #2
 8002800:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	2200      	movs	r2, #0
 8002808:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f022 0201 	bic.w	r2, r2, #1
 8002818:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	687a      	ldr	r2, [r7, #4]
 800281e:	68b9      	ldr	r1, [r7, #8]
 8002820:	68f8      	ldr	r0, [r7, #12]
 8002822:	f000 f973 	bl	8002b0c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800282a:	2b00      	cmp	r3, #0
 800282c:	d008      	beq.n	8002840 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f042 020e 	orr.w	r2, r2, #14
 800283c:	601a      	str	r2, [r3, #0]
 800283e:	e00f      	b.n	8002860 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	681a      	ldr	r2, [r3, #0]
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f022 0204 	bic.w	r2, r2, #4
 800284e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f042 020a 	orr.w	r2, r2, #10
 800285e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681a      	ldr	r2, [r3, #0]
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f042 0201 	orr.w	r2, r2, #1
 800286e:	601a      	str	r2, [r3, #0]
 8002870:	e005      	b.n	800287e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	2200      	movs	r2, #0
 8002876:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800287a:	2302      	movs	r3, #2
 800287c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800287e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002880:	4618      	mov	r0, r3
 8002882:	3718      	adds	r7, #24
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}

08002888 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002888:	b480      	push	{r7}
 800288a:	b085      	sub	sp, #20
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002890:	2300      	movs	r3, #0
 8002892:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800289a:	b2db      	uxtb	r3, r3
 800289c:	2b02      	cmp	r3, #2
 800289e:	d008      	beq.n	80028b2 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2204      	movs	r2, #4
 80028a4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2200      	movs	r2, #0
 80028aa:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	e020      	b.n	80028f4 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f022 020e 	bic.w	r2, r2, #14
 80028c0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f022 0201 	bic.w	r2, r2, #1
 80028d0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028da:	2101      	movs	r1, #1
 80028dc:	fa01 f202 	lsl.w	r2, r1, r2
 80028e0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2201      	movs	r2, #1
 80028e6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80028f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	3714      	adds	r7, #20
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bc80      	pop	{r7}
 80028fc:	4770      	bx	lr
	...

08002900 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b084      	sub	sp, #16
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800291c:	2204      	movs	r2, #4
 800291e:	409a      	lsls	r2, r3
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	4013      	ands	r3, r2
 8002924:	2b00      	cmp	r3, #0
 8002926:	d04f      	beq.n	80029c8 <HAL_DMA_IRQHandler+0xc8>
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	f003 0304 	and.w	r3, r3, #4
 800292e:	2b00      	cmp	r3, #0
 8002930:	d04a      	beq.n	80029c8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f003 0320 	and.w	r3, r3, #32
 800293c:	2b00      	cmp	r3, #0
 800293e:	d107      	bne.n	8002950 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f022 0204 	bic.w	r2, r2, #4
 800294e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a66      	ldr	r2, [pc, #408]	@ (8002af0 <HAL_DMA_IRQHandler+0x1f0>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d029      	beq.n	80029ae <HAL_DMA_IRQHandler+0xae>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a65      	ldr	r2, [pc, #404]	@ (8002af4 <HAL_DMA_IRQHandler+0x1f4>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d022      	beq.n	80029aa <HAL_DMA_IRQHandler+0xaa>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a63      	ldr	r2, [pc, #396]	@ (8002af8 <HAL_DMA_IRQHandler+0x1f8>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d01a      	beq.n	80029a4 <HAL_DMA_IRQHandler+0xa4>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4a62      	ldr	r2, [pc, #392]	@ (8002afc <HAL_DMA_IRQHandler+0x1fc>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d012      	beq.n	800299e <HAL_DMA_IRQHandler+0x9e>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a60      	ldr	r2, [pc, #384]	@ (8002b00 <HAL_DMA_IRQHandler+0x200>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d00a      	beq.n	8002998 <HAL_DMA_IRQHandler+0x98>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a5f      	ldr	r2, [pc, #380]	@ (8002b04 <HAL_DMA_IRQHandler+0x204>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d102      	bne.n	8002992 <HAL_DMA_IRQHandler+0x92>
 800298c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002990:	e00e      	b.n	80029b0 <HAL_DMA_IRQHandler+0xb0>
 8002992:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002996:	e00b      	b.n	80029b0 <HAL_DMA_IRQHandler+0xb0>
 8002998:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800299c:	e008      	b.n	80029b0 <HAL_DMA_IRQHandler+0xb0>
 800299e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80029a2:	e005      	b.n	80029b0 <HAL_DMA_IRQHandler+0xb0>
 80029a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80029a8:	e002      	b.n	80029b0 <HAL_DMA_IRQHandler+0xb0>
 80029aa:	2340      	movs	r3, #64	@ 0x40
 80029ac:	e000      	b.n	80029b0 <HAL_DMA_IRQHandler+0xb0>
 80029ae:	2304      	movs	r3, #4
 80029b0:	4a55      	ldr	r2, [pc, #340]	@ (8002b08 <HAL_DMA_IRQHandler+0x208>)
 80029b2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	f000 8094 	beq.w	8002ae6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029c2:	6878      	ldr	r0, [r7, #4]
 80029c4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80029c6:	e08e      	b.n	8002ae6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029cc:	2202      	movs	r2, #2
 80029ce:	409a      	lsls	r2, r3
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	4013      	ands	r3, r2
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d056      	beq.n	8002a86 <HAL_DMA_IRQHandler+0x186>
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	f003 0302 	and.w	r3, r3, #2
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d051      	beq.n	8002a86 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f003 0320 	and.w	r3, r3, #32
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d10b      	bne.n	8002a08 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f022 020a 	bic.w	r2, r2, #10
 80029fe:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2201      	movs	r2, #1
 8002a04:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a38      	ldr	r2, [pc, #224]	@ (8002af0 <HAL_DMA_IRQHandler+0x1f0>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d029      	beq.n	8002a66 <HAL_DMA_IRQHandler+0x166>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a37      	ldr	r2, [pc, #220]	@ (8002af4 <HAL_DMA_IRQHandler+0x1f4>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d022      	beq.n	8002a62 <HAL_DMA_IRQHandler+0x162>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a35      	ldr	r2, [pc, #212]	@ (8002af8 <HAL_DMA_IRQHandler+0x1f8>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d01a      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x15c>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a34      	ldr	r2, [pc, #208]	@ (8002afc <HAL_DMA_IRQHandler+0x1fc>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d012      	beq.n	8002a56 <HAL_DMA_IRQHandler+0x156>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a32      	ldr	r2, [pc, #200]	@ (8002b00 <HAL_DMA_IRQHandler+0x200>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d00a      	beq.n	8002a50 <HAL_DMA_IRQHandler+0x150>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a31      	ldr	r2, [pc, #196]	@ (8002b04 <HAL_DMA_IRQHandler+0x204>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d102      	bne.n	8002a4a <HAL_DMA_IRQHandler+0x14a>
 8002a44:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002a48:	e00e      	b.n	8002a68 <HAL_DMA_IRQHandler+0x168>
 8002a4a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002a4e:	e00b      	b.n	8002a68 <HAL_DMA_IRQHandler+0x168>
 8002a50:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002a54:	e008      	b.n	8002a68 <HAL_DMA_IRQHandler+0x168>
 8002a56:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002a5a:	e005      	b.n	8002a68 <HAL_DMA_IRQHandler+0x168>
 8002a5c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002a60:	e002      	b.n	8002a68 <HAL_DMA_IRQHandler+0x168>
 8002a62:	2320      	movs	r3, #32
 8002a64:	e000      	b.n	8002a68 <HAL_DMA_IRQHandler+0x168>
 8002a66:	2302      	movs	r3, #2
 8002a68:	4a27      	ldr	r2, [pc, #156]	@ (8002b08 <HAL_DMA_IRQHandler+0x208>)
 8002a6a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d034      	beq.n	8002ae6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a80:	6878      	ldr	r0, [r7, #4]
 8002a82:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002a84:	e02f      	b.n	8002ae6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a8a:	2208      	movs	r2, #8
 8002a8c:	409a      	lsls	r2, r3
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	4013      	ands	r3, r2
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d028      	beq.n	8002ae8 <HAL_DMA_IRQHandler+0x1e8>
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	f003 0308 	and.w	r3, r3, #8
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d023      	beq.n	8002ae8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f022 020e 	bic.w	r2, r2, #14
 8002aae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ab8:	2101      	movs	r1, #1
 8002aba:	fa01 f202 	lsl.w	r2, r1, r2
 8002abe:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2201      	movs	r2, #1
 8002aca:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d004      	beq.n	8002ae8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ae2:	6878      	ldr	r0, [r7, #4]
 8002ae4:	4798      	blx	r3
    }
  }
  return;
 8002ae6:	bf00      	nop
 8002ae8:	bf00      	nop
}
 8002aea:	3710      	adds	r7, #16
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	40020008 	.word	0x40020008
 8002af4:	4002001c 	.word	0x4002001c
 8002af8:	40020030 	.word	0x40020030
 8002afc:	40020044 	.word	0x40020044
 8002b00:	40020058 	.word	0x40020058
 8002b04:	4002006c 	.word	0x4002006c
 8002b08:	40020000 	.word	0x40020000

08002b0c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b085      	sub	sp, #20
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	60f8      	str	r0, [r7, #12]
 8002b14:	60b9      	str	r1, [r7, #8]
 8002b16:	607a      	str	r2, [r7, #4]
 8002b18:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b22:	2101      	movs	r1, #1
 8002b24:	fa01 f202 	lsl.w	r2, r1, r2
 8002b28:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	683a      	ldr	r2, [r7, #0]
 8002b30:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	2b10      	cmp	r3, #16
 8002b38:	d108      	bne.n	8002b4c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	687a      	ldr	r2, [r7, #4]
 8002b40:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	68ba      	ldr	r2, [r7, #8]
 8002b48:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002b4a:	e007      	b.n	8002b5c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	68ba      	ldr	r2, [r7, #8]
 8002b52:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	687a      	ldr	r2, [r7, #4]
 8002b5a:	60da      	str	r2, [r3, #12]
}
 8002b5c:	bf00      	nop
 8002b5e:	3714      	adds	r7, #20
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bc80      	pop	{r7}
 8002b64:	4770      	bx	lr
	...

08002b68 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002b68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b6a:	b087      	sub	sp, #28
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	60f8      	str	r0, [r7, #12]
 8002b70:	60b9      	str	r1, [r7, #8]
 8002b72:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002b82:	4b2f      	ldr	r3, [pc, #188]	@ (8002c40 <HAL_FLASH_Program+0xd8>)
 8002b84:	7e1b      	ldrb	r3, [r3, #24]
 8002b86:	2b01      	cmp	r3, #1
 8002b88:	d101      	bne.n	8002b8e <HAL_FLASH_Program+0x26>
 8002b8a:	2302      	movs	r3, #2
 8002b8c:	e054      	b.n	8002c38 <HAL_FLASH_Program+0xd0>
 8002b8e:	4b2c      	ldr	r3, [pc, #176]	@ (8002c40 <HAL_FLASH_Program+0xd8>)
 8002b90:	2201      	movs	r2, #1
 8002b92:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002b94:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002b98:	f000 f8a8 	bl	8002cec <FLASH_WaitForLastOperation>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8002ba0:	7dfb      	ldrb	r3, [r7, #23]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d144      	bne.n	8002c30 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2b01      	cmp	r3, #1
 8002baa:	d102      	bne.n	8002bb2 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8002bac:	2301      	movs	r3, #1
 8002bae:	757b      	strb	r3, [r7, #21]
 8002bb0:	e007      	b.n	8002bc2 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	2b02      	cmp	r3, #2
 8002bb6:	d102      	bne.n	8002bbe <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8002bb8:	2302      	movs	r3, #2
 8002bba:	757b      	strb	r3, [r7, #21]
 8002bbc:	e001      	b.n	8002bc2 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8002bbe:	2304      	movs	r3, #4
 8002bc0:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	75bb      	strb	r3, [r7, #22]
 8002bc6:	e02d      	b.n	8002c24 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8002bc8:	7dbb      	ldrb	r3, [r7, #22]
 8002bca:	005a      	lsls	r2, r3, #1
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	eb02 0c03 	add.w	ip, r2, r3
 8002bd2:	7dbb      	ldrb	r3, [r7, #22]
 8002bd4:	0119      	lsls	r1, r3, #4
 8002bd6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002bda:	f1c1 0620 	rsb	r6, r1, #32
 8002bde:	f1a1 0020 	sub.w	r0, r1, #32
 8002be2:	fa22 f401 	lsr.w	r4, r2, r1
 8002be6:	fa03 f606 	lsl.w	r6, r3, r6
 8002bea:	4334      	orrs	r4, r6
 8002bec:	fa23 f000 	lsr.w	r0, r3, r0
 8002bf0:	4304      	orrs	r4, r0
 8002bf2:	fa23 f501 	lsr.w	r5, r3, r1
 8002bf6:	b2a3      	uxth	r3, r4
 8002bf8:	4619      	mov	r1, r3
 8002bfa:	4660      	mov	r0, ip
 8002bfc:	f000 f85a 	bl	8002cb4 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002c00:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002c04:	f000 f872 	bl	8002cec <FLASH_WaitForLastOperation>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8002c0c:	4b0d      	ldr	r3, [pc, #52]	@ (8002c44 <HAL_FLASH_Program+0xdc>)
 8002c0e:	691b      	ldr	r3, [r3, #16]
 8002c10:	4a0c      	ldr	r2, [pc, #48]	@ (8002c44 <HAL_FLASH_Program+0xdc>)
 8002c12:	f023 0301 	bic.w	r3, r3, #1
 8002c16:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8002c18:	7dfb      	ldrb	r3, [r7, #23]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d107      	bne.n	8002c2e <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8002c1e:	7dbb      	ldrb	r3, [r7, #22]
 8002c20:	3301      	adds	r3, #1
 8002c22:	75bb      	strb	r3, [r7, #22]
 8002c24:	7dba      	ldrb	r2, [r7, #22]
 8002c26:	7d7b      	ldrb	r3, [r7, #21]
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	d3cd      	bcc.n	8002bc8 <HAL_FLASH_Program+0x60>
 8002c2c:	e000      	b.n	8002c30 <HAL_FLASH_Program+0xc8>
      {
        break;
 8002c2e:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002c30:	4b03      	ldr	r3, [pc, #12]	@ (8002c40 <HAL_FLASH_Program+0xd8>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	761a      	strb	r2, [r3, #24]

  return status;
 8002c36:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	371c      	adds	r7, #28
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c40:	200007c0 	.word	0x200007c0
 8002c44:	40022000 	.word	0x40022000

08002c48 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b083      	sub	sp, #12
 8002c4c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002c52:	4b0d      	ldr	r3, [pc, #52]	@ (8002c88 <HAL_FLASH_Unlock+0x40>)
 8002c54:	691b      	ldr	r3, [r3, #16]
 8002c56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d00d      	beq.n	8002c7a <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002c5e:	4b0a      	ldr	r3, [pc, #40]	@ (8002c88 <HAL_FLASH_Unlock+0x40>)
 8002c60:	4a0a      	ldr	r2, [pc, #40]	@ (8002c8c <HAL_FLASH_Unlock+0x44>)
 8002c62:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002c64:	4b08      	ldr	r3, [pc, #32]	@ (8002c88 <HAL_FLASH_Unlock+0x40>)
 8002c66:	4a0a      	ldr	r2, [pc, #40]	@ (8002c90 <HAL_FLASH_Unlock+0x48>)
 8002c68:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002c6a:	4b07      	ldr	r3, [pc, #28]	@ (8002c88 <HAL_FLASH_Unlock+0x40>)
 8002c6c:	691b      	ldr	r3, [r3, #16]
 8002c6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d001      	beq.n	8002c7a <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8002c7a:	79fb      	ldrb	r3, [r7, #7]
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	370c      	adds	r7, #12
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bc80      	pop	{r7}
 8002c84:	4770      	bx	lr
 8002c86:	bf00      	nop
 8002c88:	40022000 	.word	0x40022000
 8002c8c:	45670123 	.word	0x45670123
 8002c90:	cdef89ab 	.word	0xcdef89ab

08002c94 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002c94:	b480      	push	{r7}
 8002c96:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002c98:	4b05      	ldr	r3, [pc, #20]	@ (8002cb0 <HAL_FLASH_Lock+0x1c>)
 8002c9a:	691b      	ldr	r3, [r3, #16]
 8002c9c:	4a04      	ldr	r2, [pc, #16]	@ (8002cb0 <HAL_FLASH_Lock+0x1c>)
 8002c9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ca2:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8002ca4:	2300      	movs	r3, #0
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bc80      	pop	{r7}
 8002cac:	4770      	bx	lr
 8002cae:	bf00      	nop
 8002cb0:	40022000 	.word	0x40022000

08002cb4 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b083      	sub	sp, #12
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
 8002cbc:	460b      	mov	r3, r1
 8002cbe:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002cc0:	4b08      	ldr	r3, [pc, #32]	@ (8002ce4 <FLASH_Program_HalfWord+0x30>)
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002cc6:	4b08      	ldr	r3, [pc, #32]	@ (8002ce8 <FLASH_Program_HalfWord+0x34>)
 8002cc8:	691b      	ldr	r3, [r3, #16]
 8002cca:	4a07      	ldr	r2, [pc, #28]	@ (8002ce8 <FLASH_Program_HalfWord+0x34>)
 8002ccc:	f043 0301 	orr.w	r3, r3, #1
 8002cd0:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	887a      	ldrh	r2, [r7, #2]
 8002cd6:	801a      	strh	r2, [r3, #0]
}
 8002cd8:	bf00      	nop
 8002cda:	370c      	adds	r7, #12
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bc80      	pop	{r7}
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	200007c0 	.word	0x200007c0
 8002ce8:	40022000 	.word	0x40022000

08002cec <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b084      	sub	sp, #16
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8002cf4:	f7fe fe1c 	bl	8001930 <HAL_GetTick>
 8002cf8:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002cfa:	e010      	b.n	8002d1e <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d02:	d00c      	beq.n	8002d1e <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d007      	beq.n	8002d1a <FLASH_WaitForLastOperation+0x2e>
 8002d0a:	f7fe fe11 	bl	8001930 <HAL_GetTick>
 8002d0e:	4602      	mov	r2, r0
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	1ad3      	subs	r3, r2, r3
 8002d14:	687a      	ldr	r2, [r7, #4]
 8002d16:	429a      	cmp	r2, r3
 8002d18:	d201      	bcs.n	8002d1e <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	e025      	b.n	8002d6a <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002d1e:	4b15      	ldr	r3, [pc, #84]	@ (8002d74 <FLASH_WaitForLastOperation+0x88>)
 8002d20:	68db      	ldr	r3, [r3, #12]
 8002d22:	f003 0301 	and.w	r3, r3, #1
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d1e8      	bne.n	8002cfc <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002d2a:	4b12      	ldr	r3, [pc, #72]	@ (8002d74 <FLASH_WaitForLastOperation+0x88>)
 8002d2c:	68db      	ldr	r3, [r3, #12]
 8002d2e:	f003 0320 	and.w	r3, r3, #32
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d002      	beq.n	8002d3c <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002d36:	4b0f      	ldr	r3, [pc, #60]	@ (8002d74 <FLASH_WaitForLastOperation+0x88>)
 8002d38:	2220      	movs	r2, #32
 8002d3a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002d3c:	4b0d      	ldr	r3, [pc, #52]	@ (8002d74 <FLASH_WaitForLastOperation+0x88>)
 8002d3e:	68db      	ldr	r3, [r3, #12]
 8002d40:	f003 0310 	and.w	r3, r3, #16
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d10b      	bne.n	8002d60 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002d48:	4b0a      	ldr	r3, [pc, #40]	@ (8002d74 <FLASH_WaitForLastOperation+0x88>)
 8002d4a:	69db      	ldr	r3, [r3, #28]
 8002d4c:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d105      	bne.n	8002d60 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002d54:	4b07      	ldr	r3, [pc, #28]	@ (8002d74 <FLASH_WaitForLastOperation+0x88>)
 8002d56:	68db      	ldr	r3, [r3, #12]
 8002d58:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d003      	beq.n	8002d68 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002d60:	f000 f80a 	bl	8002d78 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e000      	b.n	8002d6a <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8002d68:	2300      	movs	r3, #0
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3710      	adds	r7, #16
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	40022000 	.word	0x40022000

08002d78 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b083      	sub	sp, #12
 8002d7c:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8002d82:	4b23      	ldr	r3, [pc, #140]	@ (8002e10 <FLASH_SetErrorCode+0x98>)
 8002d84:	68db      	ldr	r3, [r3, #12]
 8002d86:	f003 0310 	and.w	r3, r3, #16
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d009      	beq.n	8002da2 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002d8e:	4b21      	ldr	r3, [pc, #132]	@ (8002e14 <FLASH_SetErrorCode+0x9c>)
 8002d90:	69db      	ldr	r3, [r3, #28]
 8002d92:	f043 0302 	orr.w	r3, r3, #2
 8002d96:	4a1f      	ldr	r2, [pc, #124]	@ (8002e14 <FLASH_SetErrorCode+0x9c>)
 8002d98:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	f043 0310 	orr.w	r3, r3, #16
 8002da0:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002da2:	4b1b      	ldr	r3, [pc, #108]	@ (8002e10 <FLASH_SetErrorCode+0x98>)
 8002da4:	68db      	ldr	r3, [r3, #12]
 8002da6:	f003 0304 	and.w	r3, r3, #4
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d009      	beq.n	8002dc2 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8002dae:	4b19      	ldr	r3, [pc, #100]	@ (8002e14 <FLASH_SetErrorCode+0x9c>)
 8002db0:	69db      	ldr	r3, [r3, #28]
 8002db2:	f043 0301 	orr.w	r3, r3, #1
 8002db6:	4a17      	ldr	r2, [pc, #92]	@ (8002e14 <FLASH_SetErrorCode+0x9c>)
 8002db8:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	f043 0304 	orr.w	r3, r3, #4
 8002dc0:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8002dc2:	4b13      	ldr	r3, [pc, #76]	@ (8002e10 <FLASH_SetErrorCode+0x98>)
 8002dc4:	69db      	ldr	r3, [r3, #28]
 8002dc6:	f003 0301 	and.w	r3, r3, #1
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d00b      	beq.n	8002de6 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8002dce:	4b11      	ldr	r3, [pc, #68]	@ (8002e14 <FLASH_SetErrorCode+0x9c>)
 8002dd0:	69db      	ldr	r3, [r3, #28]
 8002dd2:	f043 0304 	orr.w	r3, r3, #4
 8002dd6:	4a0f      	ldr	r2, [pc, #60]	@ (8002e14 <FLASH_SetErrorCode+0x9c>)
 8002dd8:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8002dda:	4b0d      	ldr	r3, [pc, #52]	@ (8002e10 <FLASH_SetErrorCode+0x98>)
 8002ddc:	69db      	ldr	r3, [r3, #28]
 8002dde:	4a0c      	ldr	r2, [pc, #48]	@ (8002e10 <FLASH_SetErrorCode+0x98>)
 8002de0:	f023 0301 	bic.w	r3, r3, #1
 8002de4:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	f240 1201 	movw	r2, #257	@ 0x101
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d106      	bne.n	8002dfe <FLASH_SetErrorCode+0x86>
 8002df0:	4b07      	ldr	r3, [pc, #28]	@ (8002e10 <FLASH_SetErrorCode+0x98>)
 8002df2:	69db      	ldr	r3, [r3, #28]
 8002df4:	4a06      	ldr	r2, [pc, #24]	@ (8002e10 <FLASH_SetErrorCode+0x98>)
 8002df6:	f023 0301 	bic.w	r3, r3, #1
 8002dfa:	61d3      	str	r3, [r2, #28]
}  
 8002dfc:	e002      	b.n	8002e04 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002dfe:	4a04      	ldr	r2, [pc, #16]	@ (8002e10 <FLASH_SetErrorCode+0x98>)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	60d3      	str	r3, [r2, #12]
}  
 8002e04:	bf00      	nop
 8002e06:	370c      	adds	r7, #12
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bc80      	pop	{r7}
 8002e0c:	4770      	bx	lr
 8002e0e:	bf00      	nop
 8002e10:	40022000 	.word	0x40022000
 8002e14:	200007c0 	.word	0x200007c0

08002e18 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b084      	sub	sp, #16
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
 8002e20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8002e26:	2300      	movs	r3, #0
 8002e28:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002e2a:	4b2f      	ldr	r3, [pc, #188]	@ (8002ee8 <HAL_FLASHEx_Erase+0xd0>)
 8002e2c:	7e1b      	ldrb	r3, [r3, #24]
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d101      	bne.n	8002e36 <HAL_FLASHEx_Erase+0x1e>
 8002e32:	2302      	movs	r3, #2
 8002e34:	e053      	b.n	8002ede <HAL_FLASHEx_Erase+0xc6>
 8002e36:	4b2c      	ldr	r3, [pc, #176]	@ (8002ee8 <HAL_FLASHEx_Erase+0xd0>)
 8002e38:	2201      	movs	r2, #1
 8002e3a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	2b02      	cmp	r3, #2
 8002e42:	d116      	bne.n	8002e72 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002e44:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002e48:	f7ff ff50 	bl	8002cec <FLASH_WaitForLastOperation>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d141      	bne.n	8002ed6 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8002e52:	2001      	movs	r0, #1
 8002e54:	f000 f84c 	bl	8002ef0 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002e58:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002e5c:	f7ff ff46 	bl	8002cec <FLASH_WaitForLastOperation>
 8002e60:	4603      	mov	r3, r0
 8002e62:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8002e64:	4b21      	ldr	r3, [pc, #132]	@ (8002eec <HAL_FLASHEx_Erase+0xd4>)
 8002e66:	691b      	ldr	r3, [r3, #16]
 8002e68:	4a20      	ldr	r2, [pc, #128]	@ (8002eec <HAL_FLASHEx_Erase+0xd4>)
 8002e6a:	f023 0304 	bic.w	r3, r3, #4
 8002e6e:	6113      	str	r3, [r2, #16]
 8002e70:	e031      	b.n	8002ed6 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002e72:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002e76:	f7ff ff39 	bl	8002cec <FLASH_WaitForLastOperation>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d12a      	bne.n	8002ed6 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	f04f 32ff 	mov.w	r2, #4294967295
 8002e86:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	60bb      	str	r3, [r7, #8]
 8002e8e:	e019      	b.n	8002ec4 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8002e90:	68b8      	ldr	r0, [r7, #8]
 8002e92:	f000 f849 	bl	8002f28 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002e96:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002e9a:	f7ff ff27 	bl	8002cec <FLASH_WaitForLastOperation>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8002ea2:	4b12      	ldr	r3, [pc, #72]	@ (8002eec <HAL_FLASHEx_Erase+0xd4>)
 8002ea4:	691b      	ldr	r3, [r3, #16]
 8002ea6:	4a11      	ldr	r2, [pc, #68]	@ (8002eec <HAL_FLASHEx_Erase+0xd4>)
 8002ea8:	f023 0302 	bic.w	r3, r3, #2
 8002eac:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8002eae:	7bfb      	ldrb	r3, [r7, #15]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d003      	beq.n	8002ebc <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	68ba      	ldr	r2, [r7, #8]
 8002eb8:	601a      	str	r2, [r3, #0]
            break;
 8002eba:	e00c      	b.n	8002ed6 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002ec2:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	68db      	ldr	r3, [r3, #12]
 8002ec8:	029a      	lsls	r2, r3, #10
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	4413      	add	r3, r2
 8002ed0:	68ba      	ldr	r2, [r7, #8]
 8002ed2:	429a      	cmp	r2, r3
 8002ed4:	d3dc      	bcc.n	8002e90 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002ed6:	4b04      	ldr	r3, [pc, #16]	@ (8002ee8 <HAL_FLASHEx_Erase+0xd0>)
 8002ed8:	2200      	movs	r2, #0
 8002eda:	761a      	strb	r2, [r3, #24]

  return status;
 8002edc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	3710      	adds	r7, #16
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	200007c0 	.word	0x200007c0
 8002eec:	40022000 	.word	0x40022000

08002ef0 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b083      	sub	sp, #12
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002ef8:	4b09      	ldr	r3, [pc, #36]	@ (8002f20 <FLASH_MassErase+0x30>)
 8002efa:	2200      	movs	r2, #0
 8002efc:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8002efe:	4b09      	ldr	r3, [pc, #36]	@ (8002f24 <FLASH_MassErase+0x34>)
 8002f00:	691b      	ldr	r3, [r3, #16]
 8002f02:	4a08      	ldr	r2, [pc, #32]	@ (8002f24 <FLASH_MassErase+0x34>)
 8002f04:	f043 0304 	orr.w	r3, r3, #4
 8002f08:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002f0a:	4b06      	ldr	r3, [pc, #24]	@ (8002f24 <FLASH_MassErase+0x34>)
 8002f0c:	691b      	ldr	r3, [r3, #16]
 8002f0e:	4a05      	ldr	r2, [pc, #20]	@ (8002f24 <FLASH_MassErase+0x34>)
 8002f10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002f14:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8002f16:	bf00      	nop
 8002f18:	370c      	adds	r7, #12
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bc80      	pop	{r7}
 8002f1e:	4770      	bx	lr
 8002f20:	200007c0 	.word	0x200007c0
 8002f24:	40022000 	.word	0x40022000

08002f28 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002f30:	4b0b      	ldr	r3, [pc, #44]	@ (8002f60 <FLASH_PageErase+0x38>)
 8002f32:	2200      	movs	r2, #0
 8002f34:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8002f36:	4b0b      	ldr	r3, [pc, #44]	@ (8002f64 <FLASH_PageErase+0x3c>)
 8002f38:	691b      	ldr	r3, [r3, #16]
 8002f3a:	4a0a      	ldr	r2, [pc, #40]	@ (8002f64 <FLASH_PageErase+0x3c>)
 8002f3c:	f043 0302 	orr.w	r3, r3, #2
 8002f40:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8002f42:	4a08      	ldr	r2, [pc, #32]	@ (8002f64 <FLASH_PageErase+0x3c>)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002f48:	4b06      	ldr	r3, [pc, #24]	@ (8002f64 <FLASH_PageErase+0x3c>)
 8002f4a:	691b      	ldr	r3, [r3, #16]
 8002f4c:	4a05      	ldr	r2, [pc, #20]	@ (8002f64 <FLASH_PageErase+0x3c>)
 8002f4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002f52:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8002f54:	bf00      	nop
 8002f56:	370c      	adds	r7, #12
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bc80      	pop	{r7}
 8002f5c:	4770      	bx	lr
 8002f5e:	bf00      	nop
 8002f60:	200007c0 	.word	0x200007c0
 8002f64:	40022000 	.word	0x40022000

08002f68 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b08b      	sub	sp, #44	@ 0x2c
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
 8002f70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002f72:	2300      	movs	r3, #0
 8002f74:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002f76:	2300      	movs	r3, #0
 8002f78:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f7a:	e169      	b.n	8003250 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f80:	fa02 f303 	lsl.w	r3, r2, r3
 8002f84:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	69fa      	ldr	r2, [r7, #28]
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002f90:	69ba      	ldr	r2, [r7, #24]
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	429a      	cmp	r2, r3
 8002f96:	f040 8158 	bne.w	800324a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	4a9a      	ldr	r2, [pc, #616]	@ (8003208 <HAL_GPIO_Init+0x2a0>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d05e      	beq.n	8003062 <HAL_GPIO_Init+0xfa>
 8002fa4:	4a98      	ldr	r2, [pc, #608]	@ (8003208 <HAL_GPIO_Init+0x2a0>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d875      	bhi.n	8003096 <HAL_GPIO_Init+0x12e>
 8002faa:	4a98      	ldr	r2, [pc, #608]	@ (800320c <HAL_GPIO_Init+0x2a4>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d058      	beq.n	8003062 <HAL_GPIO_Init+0xfa>
 8002fb0:	4a96      	ldr	r2, [pc, #600]	@ (800320c <HAL_GPIO_Init+0x2a4>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d86f      	bhi.n	8003096 <HAL_GPIO_Init+0x12e>
 8002fb6:	4a96      	ldr	r2, [pc, #600]	@ (8003210 <HAL_GPIO_Init+0x2a8>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d052      	beq.n	8003062 <HAL_GPIO_Init+0xfa>
 8002fbc:	4a94      	ldr	r2, [pc, #592]	@ (8003210 <HAL_GPIO_Init+0x2a8>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d869      	bhi.n	8003096 <HAL_GPIO_Init+0x12e>
 8002fc2:	4a94      	ldr	r2, [pc, #592]	@ (8003214 <HAL_GPIO_Init+0x2ac>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d04c      	beq.n	8003062 <HAL_GPIO_Init+0xfa>
 8002fc8:	4a92      	ldr	r2, [pc, #584]	@ (8003214 <HAL_GPIO_Init+0x2ac>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d863      	bhi.n	8003096 <HAL_GPIO_Init+0x12e>
 8002fce:	4a92      	ldr	r2, [pc, #584]	@ (8003218 <HAL_GPIO_Init+0x2b0>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d046      	beq.n	8003062 <HAL_GPIO_Init+0xfa>
 8002fd4:	4a90      	ldr	r2, [pc, #576]	@ (8003218 <HAL_GPIO_Init+0x2b0>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d85d      	bhi.n	8003096 <HAL_GPIO_Init+0x12e>
 8002fda:	2b12      	cmp	r3, #18
 8002fdc:	d82a      	bhi.n	8003034 <HAL_GPIO_Init+0xcc>
 8002fde:	2b12      	cmp	r3, #18
 8002fe0:	d859      	bhi.n	8003096 <HAL_GPIO_Init+0x12e>
 8002fe2:	a201      	add	r2, pc, #4	@ (adr r2, 8002fe8 <HAL_GPIO_Init+0x80>)
 8002fe4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fe8:	08003063 	.word	0x08003063
 8002fec:	0800303d 	.word	0x0800303d
 8002ff0:	0800304f 	.word	0x0800304f
 8002ff4:	08003091 	.word	0x08003091
 8002ff8:	08003097 	.word	0x08003097
 8002ffc:	08003097 	.word	0x08003097
 8003000:	08003097 	.word	0x08003097
 8003004:	08003097 	.word	0x08003097
 8003008:	08003097 	.word	0x08003097
 800300c:	08003097 	.word	0x08003097
 8003010:	08003097 	.word	0x08003097
 8003014:	08003097 	.word	0x08003097
 8003018:	08003097 	.word	0x08003097
 800301c:	08003097 	.word	0x08003097
 8003020:	08003097 	.word	0x08003097
 8003024:	08003097 	.word	0x08003097
 8003028:	08003097 	.word	0x08003097
 800302c:	08003045 	.word	0x08003045
 8003030:	08003059 	.word	0x08003059
 8003034:	4a79      	ldr	r2, [pc, #484]	@ (800321c <HAL_GPIO_Init+0x2b4>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d013      	beq.n	8003062 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800303a:	e02c      	b.n	8003096 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	68db      	ldr	r3, [r3, #12]
 8003040:	623b      	str	r3, [r7, #32]
          break;
 8003042:	e029      	b.n	8003098 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	68db      	ldr	r3, [r3, #12]
 8003048:	3304      	adds	r3, #4
 800304a:	623b      	str	r3, [r7, #32]
          break;
 800304c:	e024      	b.n	8003098 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	68db      	ldr	r3, [r3, #12]
 8003052:	3308      	adds	r3, #8
 8003054:	623b      	str	r3, [r7, #32]
          break;
 8003056:	e01f      	b.n	8003098 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	68db      	ldr	r3, [r3, #12]
 800305c:	330c      	adds	r3, #12
 800305e:	623b      	str	r3, [r7, #32]
          break;
 8003060:	e01a      	b.n	8003098 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d102      	bne.n	8003070 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800306a:	2304      	movs	r3, #4
 800306c:	623b      	str	r3, [r7, #32]
          break;
 800306e:	e013      	b.n	8003098 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	2b01      	cmp	r3, #1
 8003076:	d105      	bne.n	8003084 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003078:	2308      	movs	r3, #8
 800307a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	69fa      	ldr	r2, [r7, #28]
 8003080:	611a      	str	r2, [r3, #16]
          break;
 8003082:	e009      	b.n	8003098 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003084:	2308      	movs	r3, #8
 8003086:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	69fa      	ldr	r2, [r7, #28]
 800308c:	615a      	str	r2, [r3, #20]
          break;
 800308e:	e003      	b.n	8003098 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003090:	2300      	movs	r3, #0
 8003092:	623b      	str	r3, [r7, #32]
          break;
 8003094:	e000      	b.n	8003098 <HAL_GPIO_Init+0x130>
          break;
 8003096:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003098:	69bb      	ldr	r3, [r7, #24]
 800309a:	2bff      	cmp	r3, #255	@ 0xff
 800309c:	d801      	bhi.n	80030a2 <HAL_GPIO_Init+0x13a>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	e001      	b.n	80030a6 <HAL_GPIO_Init+0x13e>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	3304      	adds	r3, #4
 80030a6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80030a8:	69bb      	ldr	r3, [r7, #24]
 80030aa:	2bff      	cmp	r3, #255	@ 0xff
 80030ac:	d802      	bhi.n	80030b4 <HAL_GPIO_Init+0x14c>
 80030ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030b0:	009b      	lsls	r3, r3, #2
 80030b2:	e002      	b.n	80030ba <HAL_GPIO_Init+0x152>
 80030b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030b6:	3b08      	subs	r3, #8
 80030b8:	009b      	lsls	r3, r3, #2
 80030ba:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	210f      	movs	r1, #15
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	fa01 f303 	lsl.w	r3, r1, r3
 80030c8:	43db      	mvns	r3, r3
 80030ca:	401a      	ands	r2, r3
 80030cc:	6a39      	ldr	r1, [r7, #32]
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	fa01 f303 	lsl.w	r3, r1, r3
 80030d4:	431a      	orrs	r2, r3
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	f000 80b1 	beq.w	800324a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80030e8:	4b4d      	ldr	r3, [pc, #308]	@ (8003220 <HAL_GPIO_Init+0x2b8>)
 80030ea:	699b      	ldr	r3, [r3, #24]
 80030ec:	4a4c      	ldr	r2, [pc, #304]	@ (8003220 <HAL_GPIO_Init+0x2b8>)
 80030ee:	f043 0301 	orr.w	r3, r3, #1
 80030f2:	6193      	str	r3, [r2, #24]
 80030f4:	4b4a      	ldr	r3, [pc, #296]	@ (8003220 <HAL_GPIO_Init+0x2b8>)
 80030f6:	699b      	ldr	r3, [r3, #24]
 80030f8:	f003 0301 	and.w	r3, r3, #1
 80030fc:	60bb      	str	r3, [r7, #8]
 80030fe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003100:	4a48      	ldr	r2, [pc, #288]	@ (8003224 <HAL_GPIO_Init+0x2bc>)
 8003102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003104:	089b      	lsrs	r3, r3, #2
 8003106:	3302      	adds	r3, #2
 8003108:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800310c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800310e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003110:	f003 0303 	and.w	r3, r3, #3
 8003114:	009b      	lsls	r3, r3, #2
 8003116:	220f      	movs	r2, #15
 8003118:	fa02 f303 	lsl.w	r3, r2, r3
 800311c:	43db      	mvns	r3, r3
 800311e:	68fa      	ldr	r2, [r7, #12]
 8003120:	4013      	ands	r3, r2
 8003122:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	4a40      	ldr	r2, [pc, #256]	@ (8003228 <HAL_GPIO_Init+0x2c0>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d013      	beq.n	8003154 <HAL_GPIO_Init+0x1ec>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	4a3f      	ldr	r2, [pc, #252]	@ (800322c <HAL_GPIO_Init+0x2c4>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d00d      	beq.n	8003150 <HAL_GPIO_Init+0x1e8>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	4a3e      	ldr	r2, [pc, #248]	@ (8003230 <HAL_GPIO_Init+0x2c8>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d007      	beq.n	800314c <HAL_GPIO_Init+0x1e4>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	4a3d      	ldr	r2, [pc, #244]	@ (8003234 <HAL_GPIO_Init+0x2cc>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d101      	bne.n	8003148 <HAL_GPIO_Init+0x1e0>
 8003144:	2303      	movs	r3, #3
 8003146:	e006      	b.n	8003156 <HAL_GPIO_Init+0x1ee>
 8003148:	2304      	movs	r3, #4
 800314a:	e004      	b.n	8003156 <HAL_GPIO_Init+0x1ee>
 800314c:	2302      	movs	r3, #2
 800314e:	e002      	b.n	8003156 <HAL_GPIO_Init+0x1ee>
 8003150:	2301      	movs	r3, #1
 8003152:	e000      	b.n	8003156 <HAL_GPIO_Init+0x1ee>
 8003154:	2300      	movs	r3, #0
 8003156:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003158:	f002 0203 	and.w	r2, r2, #3
 800315c:	0092      	lsls	r2, r2, #2
 800315e:	4093      	lsls	r3, r2
 8003160:	68fa      	ldr	r2, [r7, #12]
 8003162:	4313      	orrs	r3, r2
 8003164:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003166:	492f      	ldr	r1, [pc, #188]	@ (8003224 <HAL_GPIO_Init+0x2bc>)
 8003168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800316a:	089b      	lsrs	r3, r3, #2
 800316c:	3302      	adds	r3, #2
 800316e:	68fa      	ldr	r2, [r7, #12]
 8003170:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800317c:	2b00      	cmp	r3, #0
 800317e:	d006      	beq.n	800318e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003180:	4b2d      	ldr	r3, [pc, #180]	@ (8003238 <HAL_GPIO_Init+0x2d0>)
 8003182:	689a      	ldr	r2, [r3, #8]
 8003184:	492c      	ldr	r1, [pc, #176]	@ (8003238 <HAL_GPIO_Init+0x2d0>)
 8003186:	69bb      	ldr	r3, [r7, #24]
 8003188:	4313      	orrs	r3, r2
 800318a:	608b      	str	r3, [r1, #8]
 800318c:	e006      	b.n	800319c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800318e:	4b2a      	ldr	r3, [pc, #168]	@ (8003238 <HAL_GPIO_Init+0x2d0>)
 8003190:	689a      	ldr	r2, [r3, #8]
 8003192:	69bb      	ldr	r3, [r7, #24]
 8003194:	43db      	mvns	r3, r3
 8003196:	4928      	ldr	r1, [pc, #160]	@ (8003238 <HAL_GPIO_Init+0x2d0>)
 8003198:	4013      	ands	r3, r2
 800319a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d006      	beq.n	80031b6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80031a8:	4b23      	ldr	r3, [pc, #140]	@ (8003238 <HAL_GPIO_Init+0x2d0>)
 80031aa:	68da      	ldr	r2, [r3, #12]
 80031ac:	4922      	ldr	r1, [pc, #136]	@ (8003238 <HAL_GPIO_Init+0x2d0>)
 80031ae:	69bb      	ldr	r3, [r7, #24]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	60cb      	str	r3, [r1, #12]
 80031b4:	e006      	b.n	80031c4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80031b6:	4b20      	ldr	r3, [pc, #128]	@ (8003238 <HAL_GPIO_Init+0x2d0>)
 80031b8:	68da      	ldr	r2, [r3, #12]
 80031ba:	69bb      	ldr	r3, [r7, #24]
 80031bc:	43db      	mvns	r3, r3
 80031be:	491e      	ldr	r1, [pc, #120]	@ (8003238 <HAL_GPIO_Init+0x2d0>)
 80031c0:	4013      	ands	r3, r2
 80031c2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d006      	beq.n	80031de <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80031d0:	4b19      	ldr	r3, [pc, #100]	@ (8003238 <HAL_GPIO_Init+0x2d0>)
 80031d2:	685a      	ldr	r2, [r3, #4]
 80031d4:	4918      	ldr	r1, [pc, #96]	@ (8003238 <HAL_GPIO_Init+0x2d0>)
 80031d6:	69bb      	ldr	r3, [r7, #24]
 80031d8:	4313      	orrs	r3, r2
 80031da:	604b      	str	r3, [r1, #4]
 80031dc:	e006      	b.n	80031ec <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80031de:	4b16      	ldr	r3, [pc, #88]	@ (8003238 <HAL_GPIO_Init+0x2d0>)
 80031e0:	685a      	ldr	r2, [r3, #4]
 80031e2:	69bb      	ldr	r3, [r7, #24]
 80031e4:	43db      	mvns	r3, r3
 80031e6:	4914      	ldr	r1, [pc, #80]	@ (8003238 <HAL_GPIO_Init+0x2d0>)
 80031e8:	4013      	ands	r3, r2
 80031ea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d021      	beq.n	800323c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80031f8:	4b0f      	ldr	r3, [pc, #60]	@ (8003238 <HAL_GPIO_Init+0x2d0>)
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	490e      	ldr	r1, [pc, #56]	@ (8003238 <HAL_GPIO_Init+0x2d0>)
 80031fe:	69bb      	ldr	r3, [r7, #24]
 8003200:	4313      	orrs	r3, r2
 8003202:	600b      	str	r3, [r1, #0]
 8003204:	e021      	b.n	800324a <HAL_GPIO_Init+0x2e2>
 8003206:	bf00      	nop
 8003208:	10320000 	.word	0x10320000
 800320c:	10310000 	.word	0x10310000
 8003210:	10220000 	.word	0x10220000
 8003214:	10210000 	.word	0x10210000
 8003218:	10120000 	.word	0x10120000
 800321c:	10110000 	.word	0x10110000
 8003220:	40021000 	.word	0x40021000
 8003224:	40010000 	.word	0x40010000
 8003228:	40010800 	.word	0x40010800
 800322c:	40010c00 	.word	0x40010c00
 8003230:	40011000 	.word	0x40011000
 8003234:	40011400 	.word	0x40011400
 8003238:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800323c:	4b0b      	ldr	r3, [pc, #44]	@ (800326c <HAL_GPIO_Init+0x304>)
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	69bb      	ldr	r3, [r7, #24]
 8003242:	43db      	mvns	r3, r3
 8003244:	4909      	ldr	r1, [pc, #36]	@ (800326c <HAL_GPIO_Init+0x304>)
 8003246:	4013      	ands	r3, r2
 8003248:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800324a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800324c:	3301      	adds	r3, #1
 800324e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003256:	fa22 f303 	lsr.w	r3, r2, r3
 800325a:	2b00      	cmp	r3, #0
 800325c:	f47f ae8e 	bne.w	8002f7c <HAL_GPIO_Init+0x14>
  }
}
 8003260:	bf00      	nop
 8003262:	bf00      	nop
 8003264:	372c      	adds	r7, #44	@ 0x2c
 8003266:	46bd      	mov	sp, r7
 8003268:	bc80      	pop	{r7}
 800326a:	4770      	bx	lr
 800326c:	40010400 	.word	0x40010400

08003270 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003270:	b480      	push	{r7}
 8003272:	b085      	sub	sp, #20
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
 8003278:	460b      	mov	r3, r1
 800327a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	689a      	ldr	r2, [r3, #8]
 8003280:	887b      	ldrh	r3, [r7, #2]
 8003282:	4013      	ands	r3, r2
 8003284:	2b00      	cmp	r3, #0
 8003286:	d002      	beq.n	800328e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003288:	2301      	movs	r3, #1
 800328a:	73fb      	strb	r3, [r7, #15]
 800328c:	e001      	b.n	8003292 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800328e:	2300      	movs	r3, #0
 8003290:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003292:	7bfb      	ldrb	r3, [r7, #15]
}
 8003294:	4618      	mov	r0, r3
 8003296:	3714      	adds	r7, #20
 8003298:	46bd      	mov	sp, r7
 800329a:	bc80      	pop	{r7}
 800329c:	4770      	bx	lr

0800329e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800329e:	b480      	push	{r7}
 80032a0:	b083      	sub	sp, #12
 80032a2:	af00      	add	r7, sp, #0
 80032a4:	6078      	str	r0, [r7, #4]
 80032a6:	460b      	mov	r3, r1
 80032a8:	807b      	strh	r3, [r7, #2]
 80032aa:	4613      	mov	r3, r2
 80032ac:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80032ae:	787b      	ldrb	r3, [r7, #1]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d003      	beq.n	80032bc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032b4:	887a      	ldrh	r2, [r7, #2]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80032ba:	e003      	b.n	80032c4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80032bc:	887b      	ldrh	r3, [r7, #2]
 80032be:	041a      	lsls	r2, r3, #16
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	611a      	str	r2, [r3, #16]
}
 80032c4:	bf00      	nop
 80032c6:	370c      	adds	r7, #12
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bc80      	pop	{r7}
 80032cc:	4770      	bx	lr

080032ce <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80032ce:	b480      	push	{r7}
 80032d0:	b085      	sub	sp, #20
 80032d2:	af00      	add	r7, sp, #0
 80032d4:	6078      	str	r0, [r7, #4]
 80032d6:	460b      	mov	r3, r1
 80032d8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	68db      	ldr	r3, [r3, #12]
 80032de:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80032e0:	887a      	ldrh	r2, [r7, #2]
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	4013      	ands	r3, r2
 80032e6:	041a      	lsls	r2, r3, #16
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	43d9      	mvns	r1, r3
 80032ec:	887b      	ldrh	r3, [r7, #2]
 80032ee:	400b      	ands	r3, r1
 80032f0:	431a      	orrs	r2, r3
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	611a      	str	r2, [r3, #16]
}
 80032f6:	bf00      	nop
 80032f8:	3714      	adds	r7, #20
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bc80      	pop	{r7}
 80032fe:	4770      	bx	lr

08003300 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b084      	sub	sp, #16
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d101      	bne.n	8003312 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e12b      	b.n	800356a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003318:	b2db      	uxtb	r3, r3
 800331a:	2b00      	cmp	r3, #0
 800331c:	d106      	bne.n	800332c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2200      	movs	r2, #0
 8003322:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	f7fe f8cc 	bl	80014c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2224      	movs	r2, #36	@ 0x24
 8003330:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f022 0201 	bic.w	r2, r2, #1
 8003342:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	681a      	ldr	r2, [r3, #0]
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003352:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003362:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003364:	f000 fcda 	bl	8003d1c <HAL_RCC_GetPCLK1Freq>
 8003368:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	4a81      	ldr	r2, [pc, #516]	@ (8003574 <HAL_I2C_Init+0x274>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d807      	bhi.n	8003384 <HAL_I2C_Init+0x84>
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	4a80      	ldr	r2, [pc, #512]	@ (8003578 <HAL_I2C_Init+0x278>)
 8003378:	4293      	cmp	r3, r2
 800337a:	bf94      	ite	ls
 800337c:	2301      	movls	r3, #1
 800337e:	2300      	movhi	r3, #0
 8003380:	b2db      	uxtb	r3, r3
 8003382:	e006      	b.n	8003392 <HAL_I2C_Init+0x92>
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	4a7d      	ldr	r2, [pc, #500]	@ (800357c <HAL_I2C_Init+0x27c>)
 8003388:	4293      	cmp	r3, r2
 800338a:	bf94      	ite	ls
 800338c:	2301      	movls	r3, #1
 800338e:	2300      	movhi	r3, #0
 8003390:	b2db      	uxtb	r3, r3
 8003392:	2b00      	cmp	r3, #0
 8003394:	d001      	beq.n	800339a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	e0e7      	b.n	800356a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	4a78      	ldr	r2, [pc, #480]	@ (8003580 <HAL_I2C_Init+0x280>)
 800339e:	fba2 2303 	umull	r2, r3, r2, r3
 80033a2:	0c9b      	lsrs	r3, r3, #18
 80033a4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	68ba      	ldr	r2, [r7, #8]
 80033b6:	430a      	orrs	r2, r1
 80033b8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	6a1b      	ldr	r3, [r3, #32]
 80033c0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	4a6a      	ldr	r2, [pc, #424]	@ (8003574 <HAL_I2C_Init+0x274>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d802      	bhi.n	80033d4 <HAL_I2C_Init+0xd4>
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	3301      	adds	r3, #1
 80033d2:	e009      	b.n	80033e8 <HAL_I2C_Init+0xe8>
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80033da:	fb02 f303 	mul.w	r3, r2, r3
 80033de:	4a69      	ldr	r2, [pc, #420]	@ (8003584 <HAL_I2C_Init+0x284>)
 80033e0:	fba2 2303 	umull	r2, r3, r2, r3
 80033e4:	099b      	lsrs	r3, r3, #6
 80033e6:	3301      	adds	r3, #1
 80033e8:	687a      	ldr	r2, [r7, #4]
 80033ea:	6812      	ldr	r2, [r2, #0]
 80033ec:	430b      	orrs	r3, r1
 80033ee:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	69db      	ldr	r3, [r3, #28]
 80033f6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80033fa:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	495c      	ldr	r1, [pc, #368]	@ (8003574 <HAL_I2C_Init+0x274>)
 8003404:	428b      	cmp	r3, r1
 8003406:	d819      	bhi.n	800343c <HAL_I2C_Init+0x13c>
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	1e59      	subs	r1, r3, #1
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	005b      	lsls	r3, r3, #1
 8003412:	fbb1 f3f3 	udiv	r3, r1, r3
 8003416:	1c59      	adds	r1, r3, #1
 8003418:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800341c:	400b      	ands	r3, r1
 800341e:	2b00      	cmp	r3, #0
 8003420:	d00a      	beq.n	8003438 <HAL_I2C_Init+0x138>
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	1e59      	subs	r1, r3, #1
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	005b      	lsls	r3, r3, #1
 800342c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003430:	3301      	adds	r3, #1
 8003432:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003436:	e051      	b.n	80034dc <HAL_I2C_Init+0x1dc>
 8003438:	2304      	movs	r3, #4
 800343a:	e04f      	b.n	80034dc <HAL_I2C_Init+0x1dc>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d111      	bne.n	8003468 <HAL_I2C_Init+0x168>
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	1e58      	subs	r0, r3, #1
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6859      	ldr	r1, [r3, #4]
 800344c:	460b      	mov	r3, r1
 800344e:	005b      	lsls	r3, r3, #1
 8003450:	440b      	add	r3, r1
 8003452:	fbb0 f3f3 	udiv	r3, r0, r3
 8003456:	3301      	adds	r3, #1
 8003458:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800345c:	2b00      	cmp	r3, #0
 800345e:	bf0c      	ite	eq
 8003460:	2301      	moveq	r3, #1
 8003462:	2300      	movne	r3, #0
 8003464:	b2db      	uxtb	r3, r3
 8003466:	e012      	b.n	800348e <HAL_I2C_Init+0x18e>
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	1e58      	subs	r0, r3, #1
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6859      	ldr	r1, [r3, #4]
 8003470:	460b      	mov	r3, r1
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	440b      	add	r3, r1
 8003476:	0099      	lsls	r1, r3, #2
 8003478:	440b      	add	r3, r1
 800347a:	fbb0 f3f3 	udiv	r3, r0, r3
 800347e:	3301      	adds	r3, #1
 8003480:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003484:	2b00      	cmp	r3, #0
 8003486:	bf0c      	ite	eq
 8003488:	2301      	moveq	r3, #1
 800348a:	2300      	movne	r3, #0
 800348c:	b2db      	uxtb	r3, r3
 800348e:	2b00      	cmp	r3, #0
 8003490:	d001      	beq.n	8003496 <HAL_I2C_Init+0x196>
 8003492:	2301      	movs	r3, #1
 8003494:	e022      	b.n	80034dc <HAL_I2C_Init+0x1dc>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	689b      	ldr	r3, [r3, #8]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d10e      	bne.n	80034bc <HAL_I2C_Init+0x1bc>
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	1e58      	subs	r0, r3, #1
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6859      	ldr	r1, [r3, #4]
 80034a6:	460b      	mov	r3, r1
 80034a8:	005b      	lsls	r3, r3, #1
 80034aa:	440b      	add	r3, r1
 80034ac:	fbb0 f3f3 	udiv	r3, r0, r3
 80034b0:	3301      	adds	r3, #1
 80034b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80034ba:	e00f      	b.n	80034dc <HAL_I2C_Init+0x1dc>
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	1e58      	subs	r0, r3, #1
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6859      	ldr	r1, [r3, #4]
 80034c4:	460b      	mov	r3, r1
 80034c6:	009b      	lsls	r3, r3, #2
 80034c8:	440b      	add	r3, r1
 80034ca:	0099      	lsls	r1, r3, #2
 80034cc:	440b      	add	r3, r1
 80034ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80034d2:	3301      	adds	r3, #1
 80034d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034d8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80034dc:	6879      	ldr	r1, [r7, #4]
 80034de:	6809      	ldr	r1, [r1, #0]
 80034e0:	4313      	orrs	r3, r2
 80034e2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	69da      	ldr	r2, [r3, #28]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6a1b      	ldr	r3, [r3, #32]
 80034f6:	431a      	orrs	r2, r3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	430a      	orrs	r2, r1
 80034fe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800350a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800350e:	687a      	ldr	r2, [r7, #4]
 8003510:	6911      	ldr	r1, [r2, #16]
 8003512:	687a      	ldr	r2, [r7, #4]
 8003514:	68d2      	ldr	r2, [r2, #12]
 8003516:	4311      	orrs	r1, r2
 8003518:	687a      	ldr	r2, [r7, #4]
 800351a:	6812      	ldr	r2, [r2, #0]
 800351c:	430b      	orrs	r3, r1
 800351e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	68db      	ldr	r3, [r3, #12]
 8003526:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	695a      	ldr	r2, [r3, #20]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	699b      	ldr	r3, [r3, #24]
 8003532:	431a      	orrs	r2, r3
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	430a      	orrs	r2, r1
 800353a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f042 0201 	orr.w	r2, r2, #1
 800354a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2200      	movs	r2, #0
 8003550:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2220      	movs	r2, #32
 8003556:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2200      	movs	r2, #0
 800355e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2200      	movs	r2, #0
 8003564:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003568:	2300      	movs	r3, #0
}
 800356a:	4618      	mov	r0, r3
 800356c:	3710      	adds	r7, #16
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}
 8003572:	bf00      	nop
 8003574:	000186a0 	.word	0x000186a0
 8003578:	001e847f 	.word	0x001e847f
 800357c:	003d08ff 	.word	0x003d08ff
 8003580:	431bde83 	.word	0x431bde83
 8003584:	10624dd3 	.word	0x10624dd3

08003588 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b086      	sub	sp, #24
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d101      	bne.n	800359a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e272      	b.n	8003a80 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f003 0301 	and.w	r3, r3, #1
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	f000 8087 	beq.w	80036b6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80035a8:	4b92      	ldr	r3, [pc, #584]	@ (80037f4 <HAL_RCC_OscConfig+0x26c>)
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	f003 030c 	and.w	r3, r3, #12
 80035b0:	2b04      	cmp	r3, #4
 80035b2:	d00c      	beq.n	80035ce <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80035b4:	4b8f      	ldr	r3, [pc, #572]	@ (80037f4 <HAL_RCC_OscConfig+0x26c>)
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	f003 030c 	and.w	r3, r3, #12
 80035bc:	2b08      	cmp	r3, #8
 80035be:	d112      	bne.n	80035e6 <HAL_RCC_OscConfig+0x5e>
 80035c0:	4b8c      	ldr	r3, [pc, #560]	@ (80037f4 <HAL_RCC_OscConfig+0x26c>)
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035cc:	d10b      	bne.n	80035e6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035ce:	4b89      	ldr	r3, [pc, #548]	@ (80037f4 <HAL_RCC_OscConfig+0x26c>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d06c      	beq.n	80036b4 <HAL_RCC_OscConfig+0x12c>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d168      	bne.n	80036b4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e24c      	b.n	8003a80 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035ee:	d106      	bne.n	80035fe <HAL_RCC_OscConfig+0x76>
 80035f0:	4b80      	ldr	r3, [pc, #512]	@ (80037f4 <HAL_RCC_OscConfig+0x26c>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a7f      	ldr	r2, [pc, #508]	@ (80037f4 <HAL_RCC_OscConfig+0x26c>)
 80035f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035fa:	6013      	str	r3, [r2, #0]
 80035fc:	e02e      	b.n	800365c <HAL_RCC_OscConfig+0xd4>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d10c      	bne.n	8003620 <HAL_RCC_OscConfig+0x98>
 8003606:	4b7b      	ldr	r3, [pc, #492]	@ (80037f4 <HAL_RCC_OscConfig+0x26c>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a7a      	ldr	r2, [pc, #488]	@ (80037f4 <HAL_RCC_OscConfig+0x26c>)
 800360c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003610:	6013      	str	r3, [r2, #0]
 8003612:	4b78      	ldr	r3, [pc, #480]	@ (80037f4 <HAL_RCC_OscConfig+0x26c>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a77      	ldr	r2, [pc, #476]	@ (80037f4 <HAL_RCC_OscConfig+0x26c>)
 8003618:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800361c:	6013      	str	r3, [r2, #0]
 800361e:	e01d      	b.n	800365c <HAL_RCC_OscConfig+0xd4>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003628:	d10c      	bne.n	8003644 <HAL_RCC_OscConfig+0xbc>
 800362a:	4b72      	ldr	r3, [pc, #456]	@ (80037f4 <HAL_RCC_OscConfig+0x26c>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a71      	ldr	r2, [pc, #452]	@ (80037f4 <HAL_RCC_OscConfig+0x26c>)
 8003630:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003634:	6013      	str	r3, [r2, #0]
 8003636:	4b6f      	ldr	r3, [pc, #444]	@ (80037f4 <HAL_RCC_OscConfig+0x26c>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a6e      	ldr	r2, [pc, #440]	@ (80037f4 <HAL_RCC_OscConfig+0x26c>)
 800363c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003640:	6013      	str	r3, [r2, #0]
 8003642:	e00b      	b.n	800365c <HAL_RCC_OscConfig+0xd4>
 8003644:	4b6b      	ldr	r3, [pc, #428]	@ (80037f4 <HAL_RCC_OscConfig+0x26c>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a6a      	ldr	r2, [pc, #424]	@ (80037f4 <HAL_RCC_OscConfig+0x26c>)
 800364a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800364e:	6013      	str	r3, [r2, #0]
 8003650:	4b68      	ldr	r3, [pc, #416]	@ (80037f4 <HAL_RCC_OscConfig+0x26c>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a67      	ldr	r2, [pc, #412]	@ (80037f4 <HAL_RCC_OscConfig+0x26c>)
 8003656:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800365a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d013      	beq.n	800368c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003664:	f7fe f964 	bl	8001930 <HAL_GetTick>
 8003668:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800366a:	e008      	b.n	800367e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800366c:	f7fe f960 	bl	8001930 <HAL_GetTick>
 8003670:	4602      	mov	r2, r0
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	1ad3      	subs	r3, r2, r3
 8003676:	2b64      	cmp	r3, #100	@ 0x64
 8003678:	d901      	bls.n	800367e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800367a:	2303      	movs	r3, #3
 800367c:	e200      	b.n	8003a80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800367e:	4b5d      	ldr	r3, [pc, #372]	@ (80037f4 <HAL_RCC_OscConfig+0x26c>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003686:	2b00      	cmp	r3, #0
 8003688:	d0f0      	beq.n	800366c <HAL_RCC_OscConfig+0xe4>
 800368a:	e014      	b.n	80036b6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800368c:	f7fe f950 	bl	8001930 <HAL_GetTick>
 8003690:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003692:	e008      	b.n	80036a6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003694:	f7fe f94c 	bl	8001930 <HAL_GetTick>
 8003698:	4602      	mov	r2, r0
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	1ad3      	subs	r3, r2, r3
 800369e:	2b64      	cmp	r3, #100	@ 0x64
 80036a0:	d901      	bls.n	80036a6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80036a2:	2303      	movs	r3, #3
 80036a4:	e1ec      	b.n	8003a80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036a6:	4b53      	ldr	r3, [pc, #332]	@ (80037f4 <HAL_RCC_OscConfig+0x26c>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d1f0      	bne.n	8003694 <HAL_RCC_OscConfig+0x10c>
 80036b2:	e000      	b.n	80036b6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 0302 	and.w	r3, r3, #2
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d063      	beq.n	800378a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80036c2:	4b4c      	ldr	r3, [pc, #304]	@ (80037f4 <HAL_RCC_OscConfig+0x26c>)
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	f003 030c 	and.w	r3, r3, #12
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d00b      	beq.n	80036e6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80036ce:	4b49      	ldr	r3, [pc, #292]	@ (80037f4 <HAL_RCC_OscConfig+0x26c>)
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	f003 030c 	and.w	r3, r3, #12
 80036d6:	2b08      	cmp	r3, #8
 80036d8:	d11c      	bne.n	8003714 <HAL_RCC_OscConfig+0x18c>
 80036da:	4b46      	ldr	r3, [pc, #280]	@ (80037f4 <HAL_RCC_OscConfig+0x26c>)
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d116      	bne.n	8003714 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036e6:	4b43      	ldr	r3, [pc, #268]	@ (80037f4 <HAL_RCC_OscConfig+0x26c>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f003 0302 	and.w	r3, r3, #2
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d005      	beq.n	80036fe <HAL_RCC_OscConfig+0x176>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	691b      	ldr	r3, [r3, #16]
 80036f6:	2b01      	cmp	r3, #1
 80036f8:	d001      	beq.n	80036fe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e1c0      	b.n	8003a80 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036fe:	4b3d      	ldr	r3, [pc, #244]	@ (80037f4 <HAL_RCC_OscConfig+0x26c>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	695b      	ldr	r3, [r3, #20]
 800370a:	00db      	lsls	r3, r3, #3
 800370c:	4939      	ldr	r1, [pc, #228]	@ (80037f4 <HAL_RCC_OscConfig+0x26c>)
 800370e:	4313      	orrs	r3, r2
 8003710:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003712:	e03a      	b.n	800378a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	691b      	ldr	r3, [r3, #16]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d020      	beq.n	800375e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800371c:	4b36      	ldr	r3, [pc, #216]	@ (80037f8 <HAL_RCC_OscConfig+0x270>)
 800371e:	2201      	movs	r2, #1
 8003720:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003722:	f7fe f905 	bl	8001930 <HAL_GetTick>
 8003726:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003728:	e008      	b.n	800373c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800372a:	f7fe f901 	bl	8001930 <HAL_GetTick>
 800372e:	4602      	mov	r2, r0
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	1ad3      	subs	r3, r2, r3
 8003734:	2b02      	cmp	r3, #2
 8003736:	d901      	bls.n	800373c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003738:	2303      	movs	r3, #3
 800373a:	e1a1      	b.n	8003a80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800373c:	4b2d      	ldr	r3, [pc, #180]	@ (80037f4 <HAL_RCC_OscConfig+0x26c>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 0302 	and.w	r3, r3, #2
 8003744:	2b00      	cmp	r3, #0
 8003746:	d0f0      	beq.n	800372a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003748:	4b2a      	ldr	r3, [pc, #168]	@ (80037f4 <HAL_RCC_OscConfig+0x26c>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	695b      	ldr	r3, [r3, #20]
 8003754:	00db      	lsls	r3, r3, #3
 8003756:	4927      	ldr	r1, [pc, #156]	@ (80037f4 <HAL_RCC_OscConfig+0x26c>)
 8003758:	4313      	orrs	r3, r2
 800375a:	600b      	str	r3, [r1, #0]
 800375c:	e015      	b.n	800378a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800375e:	4b26      	ldr	r3, [pc, #152]	@ (80037f8 <HAL_RCC_OscConfig+0x270>)
 8003760:	2200      	movs	r2, #0
 8003762:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003764:	f7fe f8e4 	bl	8001930 <HAL_GetTick>
 8003768:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800376a:	e008      	b.n	800377e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800376c:	f7fe f8e0 	bl	8001930 <HAL_GetTick>
 8003770:	4602      	mov	r2, r0
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	1ad3      	subs	r3, r2, r3
 8003776:	2b02      	cmp	r3, #2
 8003778:	d901      	bls.n	800377e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800377a:	2303      	movs	r3, #3
 800377c:	e180      	b.n	8003a80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800377e:	4b1d      	ldr	r3, [pc, #116]	@ (80037f4 <HAL_RCC_OscConfig+0x26c>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f003 0302 	and.w	r3, r3, #2
 8003786:	2b00      	cmp	r3, #0
 8003788:	d1f0      	bne.n	800376c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f003 0308 	and.w	r3, r3, #8
 8003792:	2b00      	cmp	r3, #0
 8003794:	d03a      	beq.n	800380c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	699b      	ldr	r3, [r3, #24]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d019      	beq.n	80037d2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800379e:	4b17      	ldr	r3, [pc, #92]	@ (80037fc <HAL_RCC_OscConfig+0x274>)
 80037a0:	2201      	movs	r2, #1
 80037a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037a4:	f7fe f8c4 	bl	8001930 <HAL_GetTick>
 80037a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037aa:	e008      	b.n	80037be <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037ac:	f7fe f8c0 	bl	8001930 <HAL_GetTick>
 80037b0:	4602      	mov	r2, r0
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	1ad3      	subs	r3, r2, r3
 80037b6:	2b02      	cmp	r3, #2
 80037b8:	d901      	bls.n	80037be <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80037ba:	2303      	movs	r3, #3
 80037bc:	e160      	b.n	8003a80 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037be:	4b0d      	ldr	r3, [pc, #52]	@ (80037f4 <HAL_RCC_OscConfig+0x26c>)
 80037c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037c2:	f003 0302 	and.w	r3, r3, #2
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d0f0      	beq.n	80037ac <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80037ca:	2001      	movs	r0, #1
 80037cc:	f000 face 	bl	8003d6c <RCC_Delay>
 80037d0:	e01c      	b.n	800380c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037d2:	4b0a      	ldr	r3, [pc, #40]	@ (80037fc <HAL_RCC_OscConfig+0x274>)
 80037d4:	2200      	movs	r2, #0
 80037d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037d8:	f7fe f8aa 	bl	8001930 <HAL_GetTick>
 80037dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037de:	e00f      	b.n	8003800 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037e0:	f7fe f8a6 	bl	8001930 <HAL_GetTick>
 80037e4:	4602      	mov	r2, r0
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	1ad3      	subs	r3, r2, r3
 80037ea:	2b02      	cmp	r3, #2
 80037ec:	d908      	bls.n	8003800 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80037ee:	2303      	movs	r3, #3
 80037f0:	e146      	b.n	8003a80 <HAL_RCC_OscConfig+0x4f8>
 80037f2:	bf00      	nop
 80037f4:	40021000 	.word	0x40021000
 80037f8:	42420000 	.word	0x42420000
 80037fc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003800:	4b92      	ldr	r3, [pc, #584]	@ (8003a4c <HAL_RCC_OscConfig+0x4c4>)
 8003802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003804:	f003 0302 	and.w	r3, r3, #2
 8003808:	2b00      	cmp	r3, #0
 800380a:	d1e9      	bne.n	80037e0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f003 0304 	and.w	r3, r3, #4
 8003814:	2b00      	cmp	r3, #0
 8003816:	f000 80a6 	beq.w	8003966 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800381a:	2300      	movs	r3, #0
 800381c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800381e:	4b8b      	ldr	r3, [pc, #556]	@ (8003a4c <HAL_RCC_OscConfig+0x4c4>)
 8003820:	69db      	ldr	r3, [r3, #28]
 8003822:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003826:	2b00      	cmp	r3, #0
 8003828:	d10d      	bne.n	8003846 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800382a:	4b88      	ldr	r3, [pc, #544]	@ (8003a4c <HAL_RCC_OscConfig+0x4c4>)
 800382c:	69db      	ldr	r3, [r3, #28]
 800382e:	4a87      	ldr	r2, [pc, #540]	@ (8003a4c <HAL_RCC_OscConfig+0x4c4>)
 8003830:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003834:	61d3      	str	r3, [r2, #28]
 8003836:	4b85      	ldr	r3, [pc, #532]	@ (8003a4c <HAL_RCC_OscConfig+0x4c4>)
 8003838:	69db      	ldr	r3, [r3, #28]
 800383a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800383e:	60bb      	str	r3, [r7, #8]
 8003840:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003842:	2301      	movs	r3, #1
 8003844:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003846:	4b82      	ldr	r3, [pc, #520]	@ (8003a50 <HAL_RCC_OscConfig+0x4c8>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800384e:	2b00      	cmp	r3, #0
 8003850:	d118      	bne.n	8003884 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003852:	4b7f      	ldr	r3, [pc, #508]	@ (8003a50 <HAL_RCC_OscConfig+0x4c8>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a7e      	ldr	r2, [pc, #504]	@ (8003a50 <HAL_RCC_OscConfig+0x4c8>)
 8003858:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800385c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800385e:	f7fe f867 	bl	8001930 <HAL_GetTick>
 8003862:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003864:	e008      	b.n	8003878 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003866:	f7fe f863 	bl	8001930 <HAL_GetTick>
 800386a:	4602      	mov	r2, r0
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	1ad3      	subs	r3, r2, r3
 8003870:	2b64      	cmp	r3, #100	@ 0x64
 8003872:	d901      	bls.n	8003878 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003874:	2303      	movs	r3, #3
 8003876:	e103      	b.n	8003a80 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003878:	4b75      	ldr	r3, [pc, #468]	@ (8003a50 <HAL_RCC_OscConfig+0x4c8>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003880:	2b00      	cmp	r3, #0
 8003882:	d0f0      	beq.n	8003866 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	68db      	ldr	r3, [r3, #12]
 8003888:	2b01      	cmp	r3, #1
 800388a:	d106      	bne.n	800389a <HAL_RCC_OscConfig+0x312>
 800388c:	4b6f      	ldr	r3, [pc, #444]	@ (8003a4c <HAL_RCC_OscConfig+0x4c4>)
 800388e:	6a1b      	ldr	r3, [r3, #32]
 8003890:	4a6e      	ldr	r2, [pc, #440]	@ (8003a4c <HAL_RCC_OscConfig+0x4c4>)
 8003892:	f043 0301 	orr.w	r3, r3, #1
 8003896:	6213      	str	r3, [r2, #32]
 8003898:	e02d      	b.n	80038f6 <HAL_RCC_OscConfig+0x36e>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	68db      	ldr	r3, [r3, #12]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d10c      	bne.n	80038bc <HAL_RCC_OscConfig+0x334>
 80038a2:	4b6a      	ldr	r3, [pc, #424]	@ (8003a4c <HAL_RCC_OscConfig+0x4c4>)
 80038a4:	6a1b      	ldr	r3, [r3, #32]
 80038a6:	4a69      	ldr	r2, [pc, #420]	@ (8003a4c <HAL_RCC_OscConfig+0x4c4>)
 80038a8:	f023 0301 	bic.w	r3, r3, #1
 80038ac:	6213      	str	r3, [r2, #32]
 80038ae:	4b67      	ldr	r3, [pc, #412]	@ (8003a4c <HAL_RCC_OscConfig+0x4c4>)
 80038b0:	6a1b      	ldr	r3, [r3, #32]
 80038b2:	4a66      	ldr	r2, [pc, #408]	@ (8003a4c <HAL_RCC_OscConfig+0x4c4>)
 80038b4:	f023 0304 	bic.w	r3, r3, #4
 80038b8:	6213      	str	r3, [r2, #32]
 80038ba:	e01c      	b.n	80038f6 <HAL_RCC_OscConfig+0x36e>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	68db      	ldr	r3, [r3, #12]
 80038c0:	2b05      	cmp	r3, #5
 80038c2:	d10c      	bne.n	80038de <HAL_RCC_OscConfig+0x356>
 80038c4:	4b61      	ldr	r3, [pc, #388]	@ (8003a4c <HAL_RCC_OscConfig+0x4c4>)
 80038c6:	6a1b      	ldr	r3, [r3, #32]
 80038c8:	4a60      	ldr	r2, [pc, #384]	@ (8003a4c <HAL_RCC_OscConfig+0x4c4>)
 80038ca:	f043 0304 	orr.w	r3, r3, #4
 80038ce:	6213      	str	r3, [r2, #32]
 80038d0:	4b5e      	ldr	r3, [pc, #376]	@ (8003a4c <HAL_RCC_OscConfig+0x4c4>)
 80038d2:	6a1b      	ldr	r3, [r3, #32]
 80038d4:	4a5d      	ldr	r2, [pc, #372]	@ (8003a4c <HAL_RCC_OscConfig+0x4c4>)
 80038d6:	f043 0301 	orr.w	r3, r3, #1
 80038da:	6213      	str	r3, [r2, #32]
 80038dc:	e00b      	b.n	80038f6 <HAL_RCC_OscConfig+0x36e>
 80038de:	4b5b      	ldr	r3, [pc, #364]	@ (8003a4c <HAL_RCC_OscConfig+0x4c4>)
 80038e0:	6a1b      	ldr	r3, [r3, #32]
 80038e2:	4a5a      	ldr	r2, [pc, #360]	@ (8003a4c <HAL_RCC_OscConfig+0x4c4>)
 80038e4:	f023 0301 	bic.w	r3, r3, #1
 80038e8:	6213      	str	r3, [r2, #32]
 80038ea:	4b58      	ldr	r3, [pc, #352]	@ (8003a4c <HAL_RCC_OscConfig+0x4c4>)
 80038ec:	6a1b      	ldr	r3, [r3, #32]
 80038ee:	4a57      	ldr	r2, [pc, #348]	@ (8003a4c <HAL_RCC_OscConfig+0x4c4>)
 80038f0:	f023 0304 	bic.w	r3, r3, #4
 80038f4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	68db      	ldr	r3, [r3, #12]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d015      	beq.n	800392a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038fe:	f7fe f817 	bl	8001930 <HAL_GetTick>
 8003902:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003904:	e00a      	b.n	800391c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003906:	f7fe f813 	bl	8001930 <HAL_GetTick>
 800390a:	4602      	mov	r2, r0
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	1ad3      	subs	r3, r2, r3
 8003910:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003914:	4293      	cmp	r3, r2
 8003916:	d901      	bls.n	800391c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003918:	2303      	movs	r3, #3
 800391a:	e0b1      	b.n	8003a80 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800391c:	4b4b      	ldr	r3, [pc, #300]	@ (8003a4c <HAL_RCC_OscConfig+0x4c4>)
 800391e:	6a1b      	ldr	r3, [r3, #32]
 8003920:	f003 0302 	and.w	r3, r3, #2
 8003924:	2b00      	cmp	r3, #0
 8003926:	d0ee      	beq.n	8003906 <HAL_RCC_OscConfig+0x37e>
 8003928:	e014      	b.n	8003954 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800392a:	f7fe f801 	bl	8001930 <HAL_GetTick>
 800392e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003930:	e00a      	b.n	8003948 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003932:	f7fd fffd 	bl	8001930 <HAL_GetTick>
 8003936:	4602      	mov	r2, r0
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	1ad3      	subs	r3, r2, r3
 800393c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003940:	4293      	cmp	r3, r2
 8003942:	d901      	bls.n	8003948 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003944:	2303      	movs	r3, #3
 8003946:	e09b      	b.n	8003a80 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003948:	4b40      	ldr	r3, [pc, #256]	@ (8003a4c <HAL_RCC_OscConfig+0x4c4>)
 800394a:	6a1b      	ldr	r3, [r3, #32]
 800394c:	f003 0302 	and.w	r3, r3, #2
 8003950:	2b00      	cmp	r3, #0
 8003952:	d1ee      	bne.n	8003932 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003954:	7dfb      	ldrb	r3, [r7, #23]
 8003956:	2b01      	cmp	r3, #1
 8003958:	d105      	bne.n	8003966 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800395a:	4b3c      	ldr	r3, [pc, #240]	@ (8003a4c <HAL_RCC_OscConfig+0x4c4>)
 800395c:	69db      	ldr	r3, [r3, #28]
 800395e:	4a3b      	ldr	r2, [pc, #236]	@ (8003a4c <HAL_RCC_OscConfig+0x4c4>)
 8003960:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003964:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	69db      	ldr	r3, [r3, #28]
 800396a:	2b00      	cmp	r3, #0
 800396c:	f000 8087 	beq.w	8003a7e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003970:	4b36      	ldr	r3, [pc, #216]	@ (8003a4c <HAL_RCC_OscConfig+0x4c4>)
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	f003 030c 	and.w	r3, r3, #12
 8003978:	2b08      	cmp	r3, #8
 800397a:	d061      	beq.n	8003a40 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	69db      	ldr	r3, [r3, #28]
 8003980:	2b02      	cmp	r3, #2
 8003982:	d146      	bne.n	8003a12 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003984:	4b33      	ldr	r3, [pc, #204]	@ (8003a54 <HAL_RCC_OscConfig+0x4cc>)
 8003986:	2200      	movs	r2, #0
 8003988:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800398a:	f7fd ffd1 	bl	8001930 <HAL_GetTick>
 800398e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003990:	e008      	b.n	80039a4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003992:	f7fd ffcd 	bl	8001930 <HAL_GetTick>
 8003996:	4602      	mov	r2, r0
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	1ad3      	subs	r3, r2, r3
 800399c:	2b02      	cmp	r3, #2
 800399e:	d901      	bls.n	80039a4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80039a0:	2303      	movs	r3, #3
 80039a2:	e06d      	b.n	8003a80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039a4:	4b29      	ldr	r3, [pc, #164]	@ (8003a4c <HAL_RCC_OscConfig+0x4c4>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d1f0      	bne.n	8003992 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6a1b      	ldr	r3, [r3, #32]
 80039b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039b8:	d108      	bne.n	80039cc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80039ba:	4b24      	ldr	r3, [pc, #144]	@ (8003a4c <HAL_RCC_OscConfig+0x4c4>)
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	4921      	ldr	r1, [pc, #132]	@ (8003a4c <HAL_RCC_OscConfig+0x4c4>)
 80039c8:	4313      	orrs	r3, r2
 80039ca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80039cc:	4b1f      	ldr	r3, [pc, #124]	@ (8003a4c <HAL_RCC_OscConfig+0x4c4>)
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6a19      	ldr	r1, [r3, #32]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039dc:	430b      	orrs	r3, r1
 80039de:	491b      	ldr	r1, [pc, #108]	@ (8003a4c <HAL_RCC_OscConfig+0x4c4>)
 80039e0:	4313      	orrs	r3, r2
 80039e2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039e4:	4b1b      	ldr	r3, [pc, #108]	@ (8003a54 <HAL_RCC_OscConfig+0x4cc>)
 80039e6:	2201      	movs	r2, #1
 80039e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039ea:	f7fd ffa1 	bl	8001930 <HAL_GetTick>
 80039ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80039f0:	e008      	b.n	8003a04 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039f2:	f7fd ff9d 	bl	8001930 <HAL_GetTick>
 80039f6:	4602      	mov	r2, r0
 80039f8:	693b      	ldr	r3, [r7, #16]
 80039fa:	1ad3      	subs	r3, r2, r3
 80039fc:	2b02      	cmp	r3, #2
 80039fe:	d901      	bls.n	8003a04 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003a00:	2303      	movs	r3, #3
 8003a02:	e03d      	b.n	8003a80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003a04:	4b11      	ldr	r3, [pc, #68]	@ (8003a4c <HAL_RCC_OscConfig+0x4c4>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d0f0      	beq.n	80039f2 <HAL_RCC_OscConfig+0x46a>
 8003a10:	e035      	b.n	8003a7e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a12:	4b10      	ldr	r3, [pc, #64]	@ (8003a54 <HAL_RCC_OscConfig+0x4cc>)
 8003a14:	2200      	movs	r2, #0
 8003a16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a18:	f7fd ff8a 	bl	8001930 <HAL_GetTick>
 8003a1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a1e:	e008      	b.n	8003a32 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a20:	f7fd ff86 	bl	8001930 <HAL_GetTick>
 8003a24:	4602      	mov	r2, r0
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	1ad3      	subs	r3, r2, r3
 8003a2a:	2b02      	cmp	r3, #2
 8003a2c:	d901      	bls.n	8003a32 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003a2e:	2303      	movs	r3, #3
 8003a30:	e026      	b.n	8003a80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a32:	4b06      	ldr	r3, [pc, #24]	@ (8003a4c <HAL_RCC_OscConfig+0x4c4>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d1f0      	bne.n	8003a20 <HAL_RCC_OscConfig+0x498>
 8003a3e:	e01e      	b.n	8003a7e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	69db      	ldr	r3, [r3, #28]
 8003a44:	2b01      	cmp	r3, #1
 8003a46:	d107      	bne.n	8003a58 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	e019      	b.n	8003a80 <HAL_RCC_OscConfig+0x4f8>
 8003a4c:	40021000 	.word	0x40021000
 8003a50:	40007000 	.word	0x40007000
 8003a54:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003a58:	4b0b      	ldr	r3, [pc, #44]	@ (8003a88 <HAL_RCC_OscConfig+0x500>)
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6a1b      	ldr	r3, [r3, #32]
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d106      	bne.n	8003a7a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a76:	429a      	cmp	r2, r3
 8003a78:	d001      	beq.n	8003a7e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e000      	b.n	8003a80 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003a7e:	2300      	movs	r3, #0
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	3718      	adds	r7, #24
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}
 8003a88:	40021000 	.word	0x40021000

08003a8c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b084      	sub	sp, #16
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
 8003a94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d101      	bne.n	8003aa0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	e0d0      	b.n	8003c42 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003aa0:	4b6a      	ldr	r3, [pc, #424]	@ (8003c4c <HAL_RCC_ClockConfig+0x1c0>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f003 0307 	and.w	r3, r3, #7
 8003aa8:	683a      	ldr	r2, [r7, #0]
 8003aaa:	429a      	cmp	r2, r3
 8003aac:	d910      	bls.n	8003ad0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003aae:	4b67      	ldr	r3, [pc, #412]	@ (8003c4c <HAL_RCC_ClockConfig+0x1c0>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f023 0207 	bic.w	r2, r3, #7
 8003ab6:	4965      	ldr	r1, [pc, #404]	@ (8003c4c <HAL_RCC_ClockConfig+0x1c0>)
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	4313      	orrs	r3, r2
 8003abc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003abe:	4b63      	ldr	r3, [pc, #396]	@ (8003c4c <HAL_RCC_ClockConfig+0x1c0>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 0307 	and.w	r3, r3, #7
 8003ac6:	683a      	ldr	r2, [r7, #0]
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	d001      	beq.n	8003ad0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	e0b8      	b.n	8003c42 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f003 0302 	and.w	r3, r3, #2
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d020      	beq.n	8003b1e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f003 0304 	and.w	r3, r3, #4
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d005      	beq.n	8003af4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ae8:	4b59      	ldr	r3, [pc, #356]	@ (8003c50 <HAL_RCC_ClockConfig+0x1c4>)
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	4a58      	ldr	r2, [pc, #352]	@ (8003c50 <HAL_RCC_ClockConfig+0x1c4>)
 8003aee:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003af2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f003 0308 	and.w	r3, r3, #8
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d005      	beq.n	8003b0c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b00:	4b53      	ldr	r3, [pc, #332]	@ (8003c50 <HAL_RCC_ClockConfig+0x1c4>)
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	4a52      	ldr	r2, [pc, #328]	@ (8003c50 <HAL_RCC_ClockConfig+0x1c4>)
 8003b06:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003b0a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b0c:	4b50      	ldr	r3, [pc, #320]	@ (8003c50 <HAL_RCC_ClockConfig+0x1c4>)
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	494d      	ldr	r1, [pc, #308]	@ (8003c50 <HAL_RCC_ClockConfig+0x1c4>)
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 0301 	and.w	r3, r3, #1
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d040      	beq.n	8003bac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	2b01      	cmp	r3, #1
 8003b30:	d107      	bne.n	8003b42 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b32:	4b47      	ldr	r3, [pc, #284]	@ (8003c50 <HAL_RCC_ClockConfig+0x1c4>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d115      	bne.n	8003b6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e07f      	b.n	8003c42 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	2b02      	cmp	r3, #2
 8003b48:	d107      	bne.n	8003b5a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b4a:	4b41      	ldr	r3, [pc, #260]	@ (8003c50 <HAL_RCC_ClockConfig+0x1c4>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d109      	bne.n	8003b6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	e073      	b.n	8003c42 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b5a:	4b3d      	ldr	r3, [pc, #244]	@ (8003c50 <HAL_RCC_ClockConfig+0x1c4>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 0302 	and.w	r3, r3, #2
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d101      	bne.n	8003b6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b66:	2301      	movs	r3, #1
 8003b68:	e06b      	b.n	8003c42 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b6a:	4b39      	ldr	r3, [pc, #228]	@ (8003c50 <HAL_RCC_ClockConfig+0x1c4>)
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	f023 0203 	bic.w	r2, r3, #3
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	4936      	ldr	r1, [pc, #216]	@ (8003c50 <HAL_RCC_ClockConfig+0x1c4>)
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b7c:	f7fd fed8 	bl	8001930 <HAL_GetTick>
 8003b80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b82:	e00a      	b.n	8003b9a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b84:	f7fd fed4 	bl	8001930 <HAL_GetTick>
 8003b88:	4602      	mov	r2, r0
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	1ad3      	subs	r3, r2, r3
 8003b8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d901      	bls.n	8003b9a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b96:	2303      	movs	r3, #3
 8003b98:	e053      	b.n	8003c42 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b9a:	4b2d      	ldr	r3, [pc, #180]	@ (8003c50 <HAL_RCC_ClockConfig+0x1c4>)
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	f003 020c 	and.w	r2, r3, #12
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	009b      	lsls	r3, r3, #2
 8003ba8:	429a      	cmp	r2, r3
 8003baa:	d1eb      	bne.n	8003b84 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003bac:	4b27      	ldr	r3, [pc, #156]	@ (8003c4c <HAL_RCC_ClockConfig+0x1c0>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f003 0307 	and.w	r3, r3, #7
 8003bb4:	683a      	ldr	r2, [r7, #0]
 8003bb6:	429a      	cmp	r2, r3
 8003bb8:	d210      	bcs.n	8003bdc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bba:	4b24      	ldr	r3, [pc, #144]	@ (8003c4c <HAL_RCC_ClockConfig+0x1c0>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f023 0207 	bic.w	r2, r3, #7
 8003bc2:	4922      	ldr	r1, [pc, #136]	@ (8003c4c <HAL_RCC_ClockConfig+0x1c0>)
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bca:	4b20      	ldr	r3, [pc, #128]	@ (8003c4c <HAL_RCC_ClockConfig+0x1c0>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 0307 	and.w	r3, r3, #7
 8003bd2:	683a      	ldr	r2, [r7, #0]
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d001      	beq.n	8003bdc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	e032      	b.n	8003c42 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 0304 	and.w	r3, r3, #4
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d008      	beq.n	8003bfa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003be8:	4b19      	ldr	r3, [pc, #100]	@ (8003c50 <HAL_RCC_ClockConfig+0x1c4>)
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	68db      	ldr	r3, [r3, #12]
 8003bf4:	4916      	ldr	r1, [pc, #88]	@ (8003c50 <HAL_RCC_ClockConfig+0x1c4>)
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f003 0308 	and.w	r3, r3, #8
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d009      	beq.n	8003c1a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003c06:	4b12      	ldr	r3, [pc, #72]	@ (8003c50 <HAL_RCC_ClockConfig+0x1c4>)
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	691b      	ldr	r3, [r3, #16]
 8003c12:	00db      	lsls	r3, r3, #3
 8003c14:	490e      	ldr	r1, [pc, #56]	@ (8003c50 <HAL_RCC_ClockConfig+0x1c4>)
 8003c16:	4313      	orrs	r3, r2
 8003c18:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003c1a:	f000 f821 	bl	8003c60 <HAL_RCC_GetSysClockFreq>
 8003c1e:	4602      	mov	r2, r0
 8003c20:	4b0b      	ldr	r3, [pc, #44]	@ (8003c50 <HAL_RCC_ClockConfig+0x1c4>)
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	091b      	lsrs	r3, r3, #4
 8003c26:	f003 030f 	and.w	r3, r3, #15
 8003c2a:	490a      	ldr	r1, [pc, #40]	@ (8003c54 <HAL_RCC_ClockConfig+0x1c8>)
 8003c2c:	5ccb      	ldrb	r3, [r1, r3]
 8003c2e:	fa22 f303 	lsr.w	r3, r2, r3
 8003c32:	4a09      	ldr	r2, [pc, #36]	@ (8003c58 <HAL_RCC_ClockConfig+0x1cc>)
 8003c34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003c36:	4b09      	ldr	r3, [pc, #36]	@ (8003c5c <HAL_RCC_ClockConfig+0x1d0>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f7fd fe36 	bl	80018ac <HAL_InitTick>

  return HAL_OK;
 8003c40:	2300      	movs	r3, #0
}
 8003c42:	4618      	mov	r0, r3
 8003c44:	3710      	adds	r7, #16
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd80      	pop	{r7, pc}
 8003c4a:	bf00      	nop
 8003c4c:	40022000 	.word	0x40022000
 8003c50:	40021000 	.word	0x40021000
 8003c54:	080075f0 	.word	0x080075f0
 8003c58:	20000000 	.word	0x20000000
 8003c5c:	20000004 	.word	0x20000004

08003c60 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b087      	sub	sp, #28
 8003c64:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003c66:	2300      	movs	r3, #0
 8003c68:	60fb      	str	r3, [r7, #12]
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	60bb      	str	r3, [r7, #8]
 8003c6e:	2300      	movs	r3, #0
 8003c70:	617b      	str	r3, [r7, #20]
 8003c72:	2300      	movs	r3, #0
 8003c74:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003c76:	2300      	movs	r3, #0
 8003c78:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003c7a:	4b1e      	ldr	r3, [pc, #120]	@ (8003cf4 <HAL_RCC_GetSysClockFreq+0x94>)
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	f003 030c 	and.w	r3, r3, #12
 8003c86:	2b04      	cmp	r3, #4
 8003c88:	d002      	beq.n	8003c90 <HAL_RCC_GetSysClockFreq+0x30>
 8003c8a:	2b08      	cmp	r3, #8
 8003c8c:	d003      	beq.n	8003c96 <HAL_RCC_GetSysClockFreq+0x36>
 8003c8e:	e027      	b.n	8003ce0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003c90:	4b19      	ldr	r3, [pc, #100]	@ (8003cf8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003c92:	613b      	str	r3, [r7, #16]
      break;
 8003c94:	e027      	b.n	8003ce6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	0c9b      	lsrs	r3, r3, #18
 8003c9a:	f003 030f 	and.w	r3, r3, #15
 8003c9e:	4a17      	ldr	r2, [pc, #92]	@ (8003cfc <HAL_RCC_GetSysClockFreq+0x9c>)
 8003ca0:	5cd3      	ldrb	r3, [r2, r3]
 8003ca2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d010      	beq.n	8003cd0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003cae:	4b11      	ldr	r3, [pc, #68]	@ (8003cf4 <HAL_RCC_GetSysClockFreq+0x94>)
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	0c5b      	lsrs	r3, r3, #17
 8003cb4:	f003 0301 	and.w	r3, r3, #1
 8003cb8:	4a11      	ldr	r2, [pc, #68]	@ (8003d00 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003cba:	5cd3      	ldrb	r3, [r2, r3]
 8003cbc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	4a0d      	ldr	r2, [pc, #52]	@ (8003cf8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003cc2:	fb03 f202 	mul.w	r2, r3, r2
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ccc:	617b      	str	r3, [r7, #20]
 8003cce:	e004      	b.n	8003cda <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	4a0c      	ldr	r2, [pc, #48]	@ (8003d04 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003cd4:	fb02 f303 	mul.w	r3, r2, r3
 8003cd8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	613b      	str	r3, [r7, #16]
      break;
 8003cde:	e002      	b.n	8003ce6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003ce0:	4b05      	ldr	r3, [pc, #20]	@ (8003cf8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003ce2:	613b      	str	r3, [r7, #16]
      break;
 8003ce4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ce6:	693b      	ldr	r3, [r7, #16]
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	371c      	adds	r7, #28
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bc80      	pop	{r7}
 8003cf0:	4770      	bx	lr
 8003cf2:	bf00      	nop
 8003cf4:	40021000 	.word	0x40021000
 8003cf8:	007a1200 	.word	0x007a1200
 8003cfc:	08007608 	.word	0x08007608
 8003d00:	08007618 	.word	0x08007618
 8003d04:	003d0900 	.word	0x003d0900

08003d08 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d0c:	4b02      	ldr	r3, [pc, #8]	@ (8003d18 <HAL_RCC_GetHCLKFreq+0x10>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bc80      	pop	{r7}
 8003d16:	4770      	bx	lr
 8003d18:	20000000 	.word	0x20000000

08003d1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003d20:	f7ff fff2 	bl	8003d08 <HAL_RCC_GetHCLKFreq>
 8003d24:	4602      	mov	r2, r0
 8003d26:	4b05      	ldr	r3, [pc, #20]	@ (8003d3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	0a1b      	lsrs	r3, r3, #8
 8003d2c:	f003 0307 	and.w	r3, r3, #7
 8003d30:	4903      	ldr	r1, [pc, #12]	@ (8003d40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d32:	5ccb      	ldrb	r3, [r1, r3]
 8003d34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	bd80      	pop	{r7, pc}
 8003d3c:	40021000 	.word	0x40021000
 8003d40:	08007600 	.word	0x08007600

08003d44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003d48:	f7ff ffde 	bl	8003d08 <HAL_RCC_GetHCLKFreq>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	4b05      	ldr	r3, [pc, #20]	@ (8003d64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	0adb      	lsrs	r3, r3, #11
 8003d54:	f003 0307 	and.w	r3, r3, #7
 8003d58:	4903      	ldr	r1, [pc, #12]	@ (8003d68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d5a:	5ccb      	ldrb	r3, [r1, r3]
 8003d5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	bd80      	pop	{r7, pc}
 8003d64:	40021000 	.word	0x40021000
 8003d68:	08007600 	.word	0x08007600

08003d6c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b085      	sub	sp, #20
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003d74:	4b0a      	ldr	r3, [pc, #40]	@ (8003da0 <RCC_Delay+0x34>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a0a      	ldr	r2, [pc, #40]	@ (8003da4 <RCC_Delay+0x38>)
 8003d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d7e:	0a5b      	lsrs	r3, r3, #9
 8003d80:	687a      	ldr	r2, [r7, #4]
 8003d82:	fb02 f303 	mul.w	r3, r2, r3
 8003d86:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003d88:	bf00      	nop
  }
  while (Delay --);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	1e5a      	subs	r2, r3, #1
 8003d8e:	60fa      	str	r2, [r7, #12]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d1f9      	bne.n	8003d88 <RCC_Delay+0x1c>
}
 8003d94:	bf00      	nop
 8003d96:	bf00      	nop
 8003d98:	3714      	adds	r7, #20
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bc80      	pop	{r7}
 8003d9e:	4770      	bx	lr
 8003da0:	20000000 	.word	0x20000000
 8003da4:	10624dd3 	.word	0x10624dd3

08003da8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b086      	sub	sp, #24
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003db0:	2300      	movs	r3, #0
 8003db2:	613b      	str	r3, [r7, #16]
 8003db4:	2300      	movs	r3, #0
 8003db6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f003 0301 	and.w	r3, r3, #1
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d07d      	beq.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003dc8:	4b4f      	ldr	r3, [pc, #316]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dca:	69db      	ldr	r3, [r3, #28]
 8003dcc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d10d      	bne.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003dd4:	4b4c      	ldr	r3, [pc, #304]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dd6:	69db      	ldr	r3, [r3, #28]
 8003dd8:	4a4b      	ldr	r2, [pc, #300]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003dde:	61d3      	str	r3, [r2, #28]
 8003de0:	4b49      	ldr	r3, [pc, #292]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003de2:	69db      	ldr	r3, [r3, #28]
 8003de4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003de8:	60bb      	str	r3, [r7, #8]
 8003dea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dec:	2301      	movs	r3, #1
 8003dee:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003df0:	4b46      	ldr	r3, [pc, #280]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d118      	bne.n	8003e2e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003dfc:	4b43      	ldr	r3, [pc, #268]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a42      	ldr	r2, [pc, #264]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003e02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e06:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e08:	f7fd fd92 	bl	8001930 <HAL_GetTick>
 8003e0c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e0e:	e008      	b.n	8003e22 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e10:	f7fd fd8e 	bl	8001930 <HAL_GetTick>
 8003e14:	4602      	mov	r2, r0
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	1ad3      	subs	r3, r2, r3
 8003e1a:	2b64      	cmp	r3, #100	@ 0x64
 8003e1c:	d901      	bls.n	8003e22 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003e1e:	2303      	movs	r3, #3
 8003e20:	e06d      	b.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e22:	4b3a      	ldr	r3, [pc, #232]	@ (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d0f0      	beq.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003e2e:	4b36      	ldr	r3, [pc, #216]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e30:	6a1b      	ldr	r3, [r3, #32]
 8003e32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e36:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d02e      	beq.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e46:	68fa      	ldr	r2, [r7, #12]
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	d027      	beq.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003e4c:	4b2e      	ldr	r3, [pc, #184]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e4e:	6a1b      	ldr	r3, [r3, #32]
 8003e50:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e54:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003e56:	4b2e      	ldr	r3, [pc, #184]	@ (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003e58:	2201      	movs	r2, #1
 8003e5a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003e5c:	4b2c      	ldr	r3, [pc, #176]	@ (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003e5e:	2200      	movs	r2, #0
 8003e60:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003e62:	4a29      	ldr	r2, [pc, #164]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	f003 0301 	and.w	r3, r3, #1
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d014      	beq.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e72:	f7fd fd5d 	bl	8001930 <HAL_GetTick>
 8003e76:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e78:	e00a      	b.n	8003e90 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e7a:	f7fd fd59 	bl	8001930 <HAL_GetTick>
 8003e7e:	4602      	mov	r2, r0
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	1ad3      	subs	r3, r2, r3
 8003e84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d901      	bls.n	8003e90 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003e8c:	2303      	movs	r3, #3
 8003e8e:	e036      	b.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e90:	4b1d      	ldr	r3, [pc, #116]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e92:	6a1b      	ldr	r3, [r3, #32]
 8003e94:	f003 0302 	and.w	r3, r3, #2
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d0ee      	beq.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e9c:	4b1a      	ldr	r3, [pc, #104]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e9e:	6a1b      	ldr	r3, [r3, #32]
 8003ea0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	4917      	ldr	r1, [pc, #92]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003eae:	7dfb      	ldrb	r3, [r7, #23]
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	d105      	bne.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003eb4:	4b14      	ldr	r3, [pc, #80]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003eb6:	69db      	ldr	r3, [r3, #28]
 8003eb8:	4a13      	ldr	r2, [pc, #76]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003eba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ebe:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f003 0302 	and.w	r3, r3, #2
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d008      	beq.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003ecc:	4b0e      	ldr	r3, [pc, #56]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	490b      	ldr	r1, [pc, #44]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003eda:	4313      	orrs	r3, r2
 8003edc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 0310 	and.w	r3, r3, #16
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d008      	beq.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003eea:	4b07      	ldr	r3, [pc, #28]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	68db      	ldr	r3, [r3, #12]
 8003ef6:	4904      	ldr	r1, [pc, #16]	@ (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003efc:	2300      	movs	r3, #0
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	3718      	adds	r7, #24
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}
 8003f06:	bf00      	nop
 8003f08:	40021000 	.word	0x40021000
 8003f0c:	40007000 	.word	0x40007000
 8003f10:	42420440 	.word	0x42420440

08003f14 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b082      	sub	sp, #8
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d101      	bne.n	8003f26 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
 8003f24:	e076      	b.n	8004014 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d108      	bne.n	8003f40 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f36:	d009      	beq.n	8003f4c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	61da      	str	r2, [r3, #28]
 8003f3e:	e005      	b.n	8003f4c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2200      	movs	r2, #0
 8003f44:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d106      	bne.n	8003f6c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2200      	movs	r2, #0
 8003f62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f7fd faea 	bl	8001540 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2202      	movs	r2, #2
 8003f70:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f82:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003f94:	431a      	orrs	r2, r3
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	68db      	ldr	r3, [r3, #12]
 8003f9a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f9e:	431a      	orrs	r2, r3
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	691b      	ldr	r3, [r3, #16]
 8003fa4:	f003 0302 	and.w	r3, r3, #2
 8003fa8:	431a      	orrs	r2, r3
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	695b      	ldr	r3, [r3, #20]
 8003fae:	f003 0301 	and.w	r3, r3, #1
 8003fb2:	431a      	orrs	r2, r3
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	699b      	ldr	r3, [r3, #24]
 8003fb8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003fbc:	431a      	orrs	r2, r3
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	69db      	ldr	r3, [r3, #28]
 8003fc2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003fc6:	431a      	orrs	r2, r3
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6a1b      	ldr	r3, [r3, #32]
 8003fcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fd0:	ea42 0103 	orr.w	r1, r2, r3
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fd8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	430a      	orrs	r2, r1
 8003fe2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	699b      	ldr	r3, [r3, #24]
 8003fe8:	0c1a      	lsrs	r2, r3, #16
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f002 0204 	and.w	r2, r2, #4
 8003ff2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	69da      	ldr	r2, [r3, #28]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004002:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2200      	movs	r2, #0
 8004008:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2201      	movs	r2, #1
 800400e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004012:	2300      	movs	r3, #0
}
 8004014:	4618      	mov	r0, r3
 8004016:	3708      	adds	r7, #8
 8004018:	46bd      	mov	sp, r7
 800401a:	bd80      	pop	{r7, pc}

0800401c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b082      	sub	sp, #8
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d101      	bne.n	800402e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	e041      	b.n	80040b2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004034:	b2db      	uxtb	r3, r3
 8004036:	2b00      	cmp	r3, #0
 8004038:	d106      	bne.n	8004048 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2200      	movs	r2, #0
 800403e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	f7fd fac6 	bl	80015d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2202      	movs	r2, #2
 800404c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	3304      	adds	r3, #4
 8004058:	4619      	mov	r1, r3
 800405a:	4610      	mov	r0, r2
 800405c:	f000 fa5c 	bl	8004518 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2201      	movs	r2, #1
 8004064:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2201      	movs	r2, #1
 800406c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2201      	movs	r2, #1
 8004074:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2201      	movs	r2, #1
 800407c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2201      	movs	r2, #1
 8004084:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2201      	movs	r2, #1
 800408c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2201      	movs	r2, #1
 8004094:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2201      	movs	r2, #1
 800409c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2201      	movs	r2, #1
 80040a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80040b0:	2300      	movs	r3, #0
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3708      	adds	r7, #8
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}
	...

080040bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80040bc:	b480      	push	{r7}
 80040be:	b085      	sub	sp, #20
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040ca:	b2db      	uxtb	r3, r3
 80040cc:	2b01      	cmp	r3, #1
 80040ce:	d001      	beq.n	80040d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80040d0:	2301      	movs	r3, #1
 80040d2:	e03a      	b.n	800414a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2202      	movs	r2, #2
 80040d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	68da      	ldr	r2, [r3, #12]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f042 0201 	orr.w	r2, r2, #1
 80040ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a18      	ldr	r2, [pc, #96]	@ (8004154 <HAL_TIM_Base_Start_IT+0x98>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d00e      	beq.n	8004114 <HAL_TIM_Base_Start_IT+0x58>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040fe:	d009      	beq.n	8004114 <HAL_TIM_Base_Start_IT+0x58>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a14      	ldr	r2, [pc, #80]	@ (8004158 <HAL_TIM_Base_Start_IT+0x9c>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d004      	beq.n	8004114 <HAL_TIM_Base_Start_IT+0x58>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a13      	ldr	r2, [pc, #76]	@ (800415c <HAL_TIM_Base_Start_IT+0xa0>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d111      	bne.n	8004138 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	f003 0307 	and.w	r3, r3, #7
 800411e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2b06      	cmp	r3, #6
 8004124:	d010      	beq.n	8004148 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f042 0201 	orr.w	r2, r2, #1
 8004134:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004136:	e007      	b.n	8004148 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	681a      	ldr	r2, [r3, #0]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f042 0201 	orr.w	r2, r2, #1
 8004146:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004148:	2300      	movs	r3, #0
}
 800414a:	4618      	mov	r0, r3
 800414c:	3714      	adds	r7, #20
 800414e:	46bd      	mov	sp, r7
 8004150:	bc80      	pop	{r7}
 8004152:	4770      	bx	lr
 8004154:	40012c00 	.word	0x40012c00
 8004158:	40000400 	.word	0x40000400
 800415c:	40000800 	.word	0x40000800

08004160 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b084      	sub	sp, #16
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	68db      	ldr	r3, [r3, #12]
 800416e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	691b      	ldr	r3, [r3, #16]
 8004176:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	f003 0302 	and.w	r3, r3, #2
 800417e:	2b00      	cmp	r3, #0
 8004180:	d020      	beq.n	80041c4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	f003 0302 	and.w	r3, r3, #2
 8004188:	2b00      	cmp	r3, #0
 800418a:	d01b      	beq.n	80041c4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f06f 0202 	mvn.w	r2, #2
 8004194:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2201      	movs	r2, #1
 800419a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	699b      	ldr	r3, [r3, #24]
 80041a2:	f003 0303 	and.w	r3, r3, #3
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d003      	beq.n	80041b2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f000 f998 	bl	80044e0 <HAL_TIM_IC_CaptureCallback>
 80041b0:	e005      	b.n	80041be <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f000 f98b 	bl	80044ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041b8:	6878      	ldr	r0, [r7, #4]
 80041ba:	f000 f99a 	bl	80044f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2200      	movs	r2, #0
 80041c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	f003 0304 	and.w	r3, r3, #4
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d020      	beq.n	8004210 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	f003 0304 	and.w	r3, r3, #4
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d01b      	beq.n	8004210 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f06f 0204 	mvn.w	r2, #4
 80041e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2202      	movs	r2, #2
 80041e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	699b      	ldr	r3, [r3, #24]
 80041ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d003      	beq.n	80041fe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041f6:	6878      	ldr	r0, [r7, #4]
 80041f8:	f000 f972 	bl	80044e0 <HAL_TIM_IC_CaptureCallback>
 80041fc:	e005      	b.n	800420a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041fe:	6878      	ldr	r0, [r7, #4]
 8004200:	f000 f965 	bl	80044ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004204:	6878      	ldr	r0, [r7, #4]
 8004206:	f000 f974 	bl	80044f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	f003 0308 	and.w	r3, r3, #8
 8004216:	2b00      	cmp	r3, #0
 8004218:	d020      	beq.n	800425c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	f003 0308 	and.w	r3, r3, #8
 8004220:	2b00      	cmp	r3, #0
 8004222:	d01b      	beq.n	800425c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f06f 0208 	mvn.w	r2, #8
 800422c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2204      	movs	r2, #4
 8004232:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	69db      	ldr	r3, [r3, #28]
 800423a:	f003 0303 	and.w	r3, r3, #3
 800423e:	2b00      	cmp	r3, #0
 8004240:	d003      	beq.n	800424a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004242:	6878      	ldr	r0, [r7, #4]
 8004244:	f000 f94c 	bl	80044e0 <HAL_TIM_IC_CaptureCallback>
 8004248:	e005      	b.n	8004256 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800424a:	6878      	ldr	r0, [r7, #4]
 800424c:	f000 f93f 	bl	80044ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004250:	6878      	ldr	r0, [r7, #4]
 8004252:	f000 f94e 	bl	80044f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2200      	movs	r2, #0
 800425a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	f003 0310 	and.w	r3, r3, #16
 8004262:	2b00      	cmp	r3, #0
 8004264:	d020      	beq.n	80042a8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	f003 0310 	and.w	r3, r3, #16
 800426c:	2b00      	cmp	r3, #0
 800426e:	d01b      	beq.n	80042a8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f06f 0210 	mvn.w	r2, #16
 8004278:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2208      	movs	r2, #8
 800427e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	69db      	ldr	r3, [r3, #28]
 8004286:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800428a:	2b00      	cmp	r3, #0
 800428c:	d003      	beq.n	8004296 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800428e:	6878      	ldr	r0, [r7, #4]
 8004290:	f000 f926 	bl	80044e0 <HAL_TIM_IC_CaptureCallback>
 8004294:	e005      	b.n	80042a2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f000 f919 	bl	80044ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	f000 f928 	bl	80044f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2200      	movs	r2, #0
 80042a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	f003 0301 	and.w	r3, r3, #1
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d00c      	beq.n	80042cc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	f003 0301 	and.w	r3, r3, #1
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d007      	beq.n	80042cc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f06f 0201 	mvn.w	r2, #1
 80042c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80042c6:	6878      	ldr	r0, [r7, #4]
 80042c8:	f7fc fd20 	bl	8000d0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d00c      	beq.n	80042f0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d007      	beq.n	80042f0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80042e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f000 fa7f 	bl	80047ee <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d00c      	beq.n	8004314 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004300:	2b00      	cmp	r3, #0
 8004302:	d007      	beq.n	8004314 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800430c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	f000 f8f8 	bl	8004504 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	f003 0320 	and.w	r3, r3, #32
 800431a:	2b00      	cmp	r3, #0
 800431c:	d00c      	beq.n	8004338 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	f003 0320 	and.w	r3, r3, #32
 8004324:	2b00      	cmp	r3, #0
 8004326:	d007      	beq.n	8004338 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f06f 0220 	mvn.w	r2, #32
 8004330:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	f000 fa52 	bl	80047dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004338:	bf00      	nop
 800433a:	3710      	adds	r7, #16
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}

08004340 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b084      	sub	sp, #16
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800434a:	2300      	movs	r3, #0
 800434c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004354:	2b01      	cmp	r3, #1
 8004356:	d101      	bne.n	800435c <HAL_TIM_ConfigClockSource+0x1c>
 8004358:	2302      	movs	r3, #2
 800435a:	e0b4      	b.n	80044c6 <HAL_TIM_ConfigClockSource+0x186>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2201      	movs	r2, #1
 8004360:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2202      	movs	r2, #2
 8004368:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800437a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004382:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	68ba      	ldr	r2, [r7, #8]
 800438a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004394:	d03e      	beq.n	8004414 <HAL_TIM_ConfigClockSource+0xd4>
 8004396:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800439a:	f200 8087 	bhi.w	80044ac <HAL_TIM_ConfigClockSource+0x16c>
 800439e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043a2:	f000 8086 	beq.w	80044b2 <HAL_TIM_ConfigClockSource+0x172>
 80043a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043aa:	d87f      	bhi.n	80044ac <HAL_TIM_ConfigClockSource+0x16c>
 80043ac:	2b70      	cmp	r3, #112	@ 0x70
 80043ae:	d01a      	beq.n	80043e6 <HAL_TIM_ConfigClockSource+0xa6>
 80043b0:	2b70      	cmp	r3, #112	@ 0x70
 80043b2:	d87b      	bhi.n	80044ac <HAL_TIM_ConfigClockSource+0x16c>
 80043b4:	2b60      	cmp	r3, #96	@ 0x60
 80043b6:	d050      	beq.n	800445a <HAL_TIM_ConfigClockSource+0x11a>
 80043b8:	2b60      	cmp	r3, #96	@ 0x60
 80043ba:	d877      	bhi.n	80044ac <HAL_TIM_ConfigClockSource+0x16c>
 80043bc:	2b50      	cmp	r3, #80	@ 0x50
 80043be:	d03c      	beq.n	800443a <HAL_TIM_ConfigClockSource+0xfa>
 80043c0:	2b50      	cmp	r3, #80	@ 0x50
 80043c2:	d873      	bhi.n	80044ac <HAL_TIM_ConfigClockSource+0x16c>
 80043c4:	2b40      	cmp	r3, #64	@ 0x40
 80043c6:	d058      	beq.n	800447a <HAL_TIM_ConfigClockSource+0x13a>
 80043c8:	2b40      	cmp	r3, #64	@ 0x40
 80043ca:	d86f      	bhi.n	80044ac <HAL_TIM_ConfigClockSource+0x16c>
 80043cc:	2b30      	cmp	r3, #48	@ 0x30
 80043ce:	d064      	beq.n	800449a <HAL_TIM_ConfigClockSource+0x15a>
 80043d0:	2b30      	cmp	r3, #48	@ 0x30
 80043d2:	d86b      	bhi.n	80044ac <HAL_TIM_ConfigClockSource+0x16c>
 80043d4:	2b20      	cmp	r3, #32
 80043d6:	d060      	beq.n	800449a <HAL_TIM_ConfigClockSource+0x15a>
 80043d8:	2b20      	cmp	r3, #32
 80043da:	d867      	bhi.n	80044ac <HAL_TIM_ConfigClockSource+0x16c>
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d05c      	beq.n	800449a <HAL_TIM_ConfigClockSource+0x15a>
 80043e0:	2b10      	cmp	r3, #16
 80043e2:	d05a      	beq.n	800449a <HAL_TIM_ConfigClockSource+0x15a>
 80043e4:	e062      	b.n	80044ac <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80043f6:	f000 f974 	bl	80046e2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	689b      	ldr	r3, [r3, #8]
 8004400:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004408:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	68ba      	ldr	r2, [r7, #8]
 8004410:	609a      	str	r2, [r3, #8]
      break;
 8004412:	e04f      	b.n	80044b4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004424:	f000 f95d 	bl	80046e2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	689a      	ldr	r2, [r3, #8]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004436:	609a      	str	r2, [r3, #8]
      break;
 8004438:	e03c      	b.n	80044b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004446:	461a      	mov	r2, r3
 8004448:	f000 f8d4 	bl	80045f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	2150      	movs	r1, #80	@ 0x50
 8004452:	4618      	mov	r0, r3
 8004454:	f000 f92b 	bl	80046ae <TIM_ITRx_SetConfig>
      break;
 8004458:	e02c      	b.n	80044b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004466:	461a      	mov	r2, r3
 8004468:	f000 f8f2 	bl	8004650 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	2160      	movs	r1, #96	@ 0x60
 8004472:	4618      	mov	r0, r3
 8004474:	f000 f91b 	bl	80046ae <TIM_ITRx_SetConfig>
      break;
 8004478:	e01c      	b.n	80044b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004486:	461a      	mov	r2, r3
 8004488:	f000 f8b4 	bl	80045f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	2140      	movs	r1, #64	@ 0x40
 8004492:	4618      	mov	r0, r3
 8004494:	f000 f90b 	bl	80046ae <TIM_ITRx_SetConfig>
      break;
 8004498:	e00c      	b.n	80044b4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681a      	ldr	r2, [r3, #0]
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4619      	mov	r1, r3
 80044a4:	4610      	mov	r0, r2
 80044a6:	f000 f902 	bl	80046ae <TIM_ITRx_SetConfig>
      break;
 80044aa:	e003      	b.n	80044b4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80044ac:	2301      	movs	r3, #1
 80044ae:	73fb      	strb	r3, [r7, #15]
      break;
 80044b0:	e000      	b.n	80044b4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80044b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2201      	movs	r2, #1
 80044b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2200      	movs	r2, #0
 80044c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80044c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	3710      	adds	r7, #16
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}

080044ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80044ce:	b480      	push	{r7}
 80044d0:	b083      	sub	sp, #12
 80044d2:	af00      	add	r7, sp, #0
 80044d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80044d6:	bf00      	nop
 80044d8:	370c      	adds	r7, #12
 80044da:	46bd      	mov	sp, r7
 80044dc:	bc80      	pop	{r7}
 80044de:	4770      	bx	lr

080044e0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b083      	sub	sp, #12
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80044e8:	bf00      	nop
 80044ea:	370c      	adds	r7, #12
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bc80      	pop	{r7}
 80044f0:	4770      	bx	lr

080044f2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80044f2:	b480      	push	{r7}
 80044f4:	b083      	sub	sp, #12
 80044f6:	af00      	add	r7, sp, #0
 80044f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80044fa:	bf00      	nop
 80044fc:	370c      	adds	r7, #12
 80044fe:	46bd      	mov	sp, r7
 8004500:	bc80      	pop	{r7}
 8004502:	4770      	bx	lr

08004504 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004504:	b480      	push	{r7}
 8004506:	b083      	sub	sp, #12
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800450c:	bf00      	nop
 800450e:	370c      	adds	r7, #12
 8004510:	46bd      	mov	sp, r7
 8004512:	bc80      	pop	{r7}
 8004514:	4770      	bx	lr
	...

08004518 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004518:	b480      	push	{r7}
 800451a:	b085      	sub	sp, #20
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
 8004520:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	4a2f      	ldr	r2, [pc, #188]	@ (80045e8 <TIM_Base_SetConfig+0xd0>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d00b      	beq.n	8004548 <TIM_Base_SetConfig+0x30>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004536:	d007      	beq.n	8004548 <TIM_Base_SetConfig+0x30>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	4a2c      	ldr	r2, [pc, #176]	@ (80045ec <TIM_Base_SetConfig+0xd4>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d003      	beq.n	8004548 <TIM_Base_SetConfig+0x30>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	4a2b      	ldr	r2, [pc, #172]	@ (80045f0 <TIM_Base_SetConfig+0xd8>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d108      	bne.n	800455a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800454e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	68fa      	ldr	r2, [r7, #12]
 8004556:	4313      	orrs	r3, r2
 8004558:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	4a22      	ldr	r2, [pc, #136]	@ (80045e8 <TIM_Base_SetConfig+0xd0>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d00b      	beq.n	800457a <TIM_Base_SetConfig+0x62>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004568:	d007      	beq.n	800457a <TIM_Base_SetConfig+0x62>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	4a1f      	ldr	r2, [pc, #124]	@ (80045ec <TIM_Base_SetConfig+0xd4>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d003      	beq.n	800457a <TIM_Base_SetConfig+0x62>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	4a1e      	ldr	r2, [pc, #120]	@ (80045f0 <TIM_Base_SetConfig+0xd8>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d108      	bne.n	800458c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004580:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	68db      	ldr	r3, [r3, #12]
 8004586:	68fa      	ldr	r2, [r7, #12]
 8004588:	4313      	orrs	r3, r2
 800458a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	695b      	ldr	r3, [r3, #20]
 8004596:	4313      	orrs	r3, r2
 8004598:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	68fa      	ldr	r2, [r7, #12]
 800459e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	689a      	ldr	r2, [r3, #8]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	4a0d      	ldr	r2, [pc, #52]	@ (80045e8 <TIM_Base_SetConfig+0xd0>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d103      	bne.n	80045c0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	691a      	ldr	r2, [r3, #16]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2201      	movs	r2, #1
 80045c4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	691b      	ldr	r3, [r3, #16]
 80045ca:	f003 0301 	and.w	r3, r3, #1
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d005      	beq.n	80045de <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	691b      	ldr	r3, [r3, #16]
 80045d6:	f023 0201 	bic.w	r2, r3, #1
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	611a      	str	r2, [r3, #16]
  }
}
 80045de:	bf00      	nop
 80045e0:	3714      	adds	r7, #20
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bc80      	pop	{r7}
 80045e6:	4770      	bx	lr
 80045e8:	40012c00 	.word	0x40012c00
 80045ec:	40000400 	.word	0x40000400
 80045f0:	40000800 	.word	0x40000800

080045f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045f4:	b480      	push	{r7}
 80045f6:	b087      	sub	sp, #28
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	60f8      	str	r0, [r7, #12]
 80045fc:	60b9      	str	r1, [r7, #8]
 80045fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	6a1b      	ldr	r3, [r3, #32]
 8004604:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	6a1b      	ldr	r3, [r3, #32]
 800460a:	f023 0201 	bic.w	r2, r3, #1
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	699b      	ldr	r3, [r3, #24]
 8004616:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800461e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	011b      	lsls	r3, r3, #4
 8004624:	693a      	ldr	r2, [r7, #16]
 8004626:	4313      	orrs	r3, r2
 8004628:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	f023 030a 	bic.w	r3, r3, #10
 8004630:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004632:	697a      	ldr	r2, [r7, #20]
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	4313      	orrs	r3, r2
 8004638:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	693a      	ldr	r2, [r7, #16]
 800463e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	697a      	ldr	r2, [r7, #20]
 8004644:	621a      	str	r2, [r3, #32]
}
 8004646:	bf00      	nop
 8004648:	371c      	adds	r7, #28
 800464a:	46bd      	mov	sp, r7
 800464c:	bc80      	pop	{r7}
 800464e:	4770      	bx	lr

08004650 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004650:	b480      	push	{r7}
 8004652:	b087      	sub	sp, #28
 8004654:	af00      	add	r7, sp, #0
 8004656:	60f8      	str	r0, [r7, #12]
 8004658:	60b9      	str	r1, [r7, #8]
 800465a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	6a1b      	ldr	r3, [r3, #32]
 8004660:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	6a1b      	ldr	r3, [r3, #32]
 8004666:	f023 0210 	bic.w	r2, r3, #16
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	699b      	ldr	r3, [r3, #24]
 8004672:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004674:	693b      	ldr	r3, [r7, #16]
 8004676:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800467a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	031b      	lsls	r3, r3, #12
 8004680:	693a      	ldr	r2, [r7, #16]
 8004682:	4313      	orrs	r3, r2
 8004684:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800468c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	011b      	lsls	r3, r3, #4
 8004692:	697a      	ldr	r2, [r7, #20]
 8004694:	4313      	orrs	r3, r2
 8004696:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	693a      	ldr	r2, [r7, #16]
 800469c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	697a      	ldr	r2, [r7, #20]
 80046a2:	621a      	str	r2, [r3, #32]
}
 80046a4:	bf00      	nop
 80046a6:	371c      	adds	r7, #28
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bc80      	pop	{r7}
 80046ac:	4770      	bx	lr

080046ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80046ae:	b480      	push	{r7}
 80046b0:	b085      	sub	sp, #20
 80046b2:	af00      	add	r7, sp, #0
 80046b4:	6078      	str	r0, [r7, #4]
 80046b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	689b      	ldr	r3, [r3, #8]
 80046bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80046c6:	683a      	ldr	r2, [r7, #0]
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	4313      	orrs	r3, r2
 80046cc:	f043 0307 	orr.w	r3, r3, #7
 80046d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	68fa      	ldr	r2, [r7, #12]
 80046d6:	609a      	str	r2, [r3, #8]
}
 80046d8:	bf00      	nop
 80046da:	3714      	adds	r7, #20
 80046dc:	46bd      	mov	sp, r7
 80046de:	bc80      	pop	{r7}
 80046e0:	4770      	bx	lr

080046e2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80046e2:	b480      	push	{r7}
 80046e4:	b087      	sub	sp, #28
 80046e6:	af00      	add	r7, sp, #0
 80046e8:	60f8      	str	r0, [r7, #12]
 80046ea:	60b9      	str	r1, [r7, #8]
 80046ec:	607a      	str	r2, [r7, #4]
 80046ee:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80046fc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	021a      	lsls	r2, r3, #8
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	431a      	orrs	r2, r3
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	4313      	orrs	r3, r2
 800470a:	697a      	ldr	r2, [r7, #20]
 800470c:	4313      	orrs	r3, r2
 800470e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	697a      	ldr	r2, [r7, #20]
 8004714:	609a      	str	r2, [r3, #8]
}
 8004716:	bf00      	nop
 8004718:	371c      	adds	r7, #28
 800471a:	46bd      	mov	sp, r7
 800471c:	bc80      	pop	{r7}
 800471e:	4770      	bx	lr

08004720 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004720:	b480      	push	{r7}
 8004722:	b085      	sub	sp, #20
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
 8004728:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004730:	2b01      	cmp	r3, #1
 8004732:	d101      	bne.n	8004738 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004734:	2302      	movs	r3, #2
 8004736:	e046      	b.n	80047c6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2201      	movs	r2, #1
 800473c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2202      	movs	r2, #2
 8004744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800475e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	68fa      	ldr	r2, [r7, #12]
 8004766:	4313      	orrs	r3, r2
 8004768:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	68fa      	ldr	r2, [r7, #12]
 8004770:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4a16      	ldr	r2, [pc, #88]	@ (80047d0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d00e      	beq.n	800479a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004784:	d009      	beq.n	800479a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a12      	ldr	r2, [pc, #72]	@ (80047d4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d004      	beq.n	800479a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a10      	ldr	r2, [pc, #64]	@ (80047d8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d10c      	bne.n	80047b4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80047a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	68ba      	ldr	r2, [r7, #8]
 80047a8:	4313      	orrs	r3, r2
 80047aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	68ba      	ldr	r2, [r7, #8]
 80047b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2201      	movs	r2, #1
 80047b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2200      	movs	r2, #0
 80047c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80047c4:	2300      	movs	r3, #0
}
 80047c6:	4618      	mov	r0, r3
 80047c8:	3714      	adds	r7, #20
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bc80      	pop	{r7}
 80047ce:	4770      	bx	lr
 80047d0:	40012c00 	.word	0x40012c00
 80047d4:	40000400 	.word	0x40000400
 80047d8:	40000800 	.word	0x40000800

080047dc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80047dc:	b480      	push	{r7}
 80047de:	b083      	sub	sp, #12
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80047e4:	bf00      	nop
 80047e6:	370c      	adds	r7, #12
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bc80      	pop	{r7}
 80047ec:	4770      	bx	lr

080047ee <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80047ee:	b480      	push	{r7}
 80047f0:	b083      	sub	sp, #12
 80047f2:	af00      	add	r7, sp, #0
 80047f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80047f6:	bf00      	nop
 80047f8:	370c      	adds	r7, #12
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bc80      	pop	{r7}
 80047fe:	4770      	bx	lr

08004800 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b082      	sub	sp, #8
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d101      	bne.n	8004812 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e042      	b.n	8004898 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004818:	b2db      	uxtb	r3, r3
 800481a:	2b00      	cmp	r3, #0
 800481c:	d106      	bne.n	800482c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2200      	movs	r2, #0
 8004822:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004826:	6878      	ldr	r0, [r7, #4]
 8004828:	f7fc ff1c 	bl	8001664 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2224      	movs	r2, #36	@ 0x24
 8004830:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	68da      	ldr	r2, [r3, #12]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004842:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004844:	6878      	ldr	r0, [r7, #4]
 8004846:	f000 f82b 	bl	80048a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	691a      	ldr	r2, [r3, #16]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004858:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	695a      	ldr	r2, [r3, #20]
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004868:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	68da      	ldr	r2, [r3, #12]
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004878:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2220      	movs	r2, #32
 8004884:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2220      	movs	r2, #32
 800488c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2200      	movs	r2, #0
 8004894:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004896:	2300      	movs	r3, #0
}
 8004898:	4618      	mov	r0, r3
 800489a:	3708      	adds	r7, #8
 800489c:	46bd      	mov	sp, r7
 800489e:	bd80      	pop	{r7, pc}

080048a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b084      	sub	sp, #16
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	691b      	ldr	r3, [r3, #16]
 80048ae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	68da      	ldr	r2, [r3, #12]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	430a      	orrs	r2, r1
 80048bc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	689a      	ldr	r2, [r3, #8]
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	691b      	ldr	r3, [r3, #16]
 80048c6:	431a      	orrs	r2, r3
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	695b      	ldr	r3, [r3, #20]
 80048cc:	4313      	orrs	r3, r2
 80048ce:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	68db      	ldr	r3, [r3, #12]
 80048d6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80048da:	f023 030c 	bic.w	r3, r3, #12
 80048de:	687a      	ldr	r2, [r7, #4]
 80048e0:	6812      	ldr	r2, [r2, #0]
 80048e2:	68b9      	ldr	r1, [r7, #8]
 80048e4:	430b      	orrs	r3, r1
 80048e6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	695b      	ldr	r3, [r3, #20]
 80048ee:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	699a      	ldr	r2, [r3, #24]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	430a      	orrs	r2, r1
 80048fc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a2c      	ldr	r2, [pc, #176]	@ (80049b4 <UART_SetConfig+0x114>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d103      	bne.n	8004910 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004908:	f7ff fa1c 	bl	8003d44 <HAL_RCC_GetPCLK2Freq>
 800490c:	60f8      	str	r0, [r7, #12]
 800490e:	e002      	b.n	8004916 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004910:	f7ff fa04 	bl	8003d1c <HAL_RCC_GetPCLK1Freq>
 8004914:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004916:	68fa      	ldr	r2, [r7, #12]
 8004918:	4613      	mov	r3, r2
 800491a:	009b      	lsls	r3, r3, #2
 800491c:	4413      	add	r3, r2
 800491e:	009a      	lsls	r2, r3, #2
 8004920:	441a      	add	r2, r3
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	009b      	lsls	r3, r3, #2
 8004928:	fbb2 f3f3 	udiv	r3, r2, r3
 800492c:	4a22      	ldr	r2, [pc, #136]	@ (80049b8 <UART_SetConfig+0x118>)
 800492e:	fba2 2303 	umull	r2, r3, r2, r3
 8004932:	095b      	lsrs	r3, r3, #5
 8004934:	0119      	lsls	r1, r3, #4
 8004936:	68fa      	ldr	r2, [r7, #12]
 8004938:	4613      	mov	r3, r2
 800493a:	009b      	lsls	r3, r3, #2
 800493c:	4413      	add	r3, r2
 800493e:	009a      	lsls	r2, r3, #2
 8004940:	441a      	add	r2, r3
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	009b      	lsls	r3, r3, #2
 8004948:	fbb2 f2f3 	udiv	r2, r2, r3
 800494c:	4b1a      	ldr	r3, [pc, #104]	@ (80049b8 <UART_SetConfig+0x118>)
 800494e:	fba3 0302 	umull	r0, r3, r3, r2
 8004952:	095b      	lsrs	r3, r3, #5
 8004954:	2064      	movs	r0, #100	@ 0x64
 8004956:	fb00 f303 	mul.w	r3, r0, r3
 800495a:	1ad3      	subs	r3, r2, r3
 800495c:	011b      	lsls	r3, r3, #4
 800495e:	3332      	adds	r3, #50	@ 0x32
 8004960:	4a15      	ldr	r2, [pc, #84]	@ (80049b8 <UART_SetConfig+0x118>)
 8004962:	fba2 2303 	umull	r2, r3, r2, r3
 8004966:	095b      	lsrs	r3, r3, #5
 8004968:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800496c:	4419      	add	r1, r3
 800496e:	68fa      	ldr	r2, [r7, #12]
 8004970:	4613      	mov	r3, r2
 8004972:	009b      	lsls	r3, r3, #2
 8004974:	4413      	add	r3, r2
 8004976:	009a      	lsls	r2, r3, #2
 8004978:	441a      	add	r2, r3
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	009b      	lsls	r3, r3, #2
 8004980:	fbb2 f2f3 	udiv	r2, r2, r3
 8004984:	4b0c      	ldr	r3, [pc, #48]	@ (80049b8 <UART_SetConfig+0x118>)
 8004986:	fba3 0302 	umull	r0, r3, r3, r2
 800498a:	095b      	lsrs	r3, r3, #5
 800498c:	2064      	movs	r0, #100	@ 0x64
 800498e:	fb00 f303 	mul.w	r3, r0, r3
 8004992:	1ad3      	subs	r3, r2, r3
 8004994:	011b      	lsls	r3, r3, #4
 8004996:	3332      	adds	r3, #50	@ 0x32
 8004998:	4a07      	ldr	r2, [pc, #28]	@ (80049b8 <UART_SetConfig+0x118>)
 800499a:	fba2 2303 	umull	r2, r3, r2, r3
 800499e:	095b      	lsrs	r3, r3, #5
 80049a0:	f003 020f 	and.w	r2, r3, #15
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	440a      	add	r2, r1
 80049aa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80049ac:	bf00      	nop
 80049ae:	3710      	adds	r7, #16
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bd80      	pop	{r7, pc}
 80049b4:	40013800 	.word	0x40013800
 80049b8:	51eb851f 	.word	0x51eb851f

080049bc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80049bc:	b480      	push	{r7}
 80049be:	b085      	sub	sp, #20
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	4603      	mov	r3, r0
 80049c4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80049c6:	2300      	movs	r3, #0
 80049c8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80049ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80049ce:	2b84      	cmp	r3, #132	@ 0x84
 80049d0:	d005      	beq.n	80049de <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80049d2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	4413      	add	r3, r2
 80049da:	3303      	adds	r3, #3
 80049dc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80049de:	68fb      	ldr	r3, [r7, #12]
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	3714      	adds	r7, #20
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bc80      	pop	{r7}
 80049e8:	4770      	bx	lr

080049ea <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80049ea:	b480      	push	{r7}
 80049ec:	b083      	sub	sp, #12
 80049ee:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80049f0:	f3ef 8305 	mrs	r3, IPSR
 80049f4:	607b      	str	r3, [r7, #4]
  return(result);
 80049f6:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	bf14      	ite	ne
 80049fc:	2301      	movne	r3, #1
 80049fe:	2300      	moveq	r3, #0
 8004a00:	b2db      	uxtb	r3, r3
}
 8004a02:	4618      	mov	r0, r3
 8004a04:	370c      	adds	r7, #12
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bc80      	pop	{r7}
 8004a0a:	4770      	bx	lr

08004a0c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004a10:	f001 fa60 	bl	8005ed4 <vTaskStartScheduler>
  
  return osOK;
 8004a14:	2300      	movs	r3, #0
}
 8004a16:	4618      	mov	r0, r3
 8004a18:	bd80      	pop	{r7, pc}

08004a1a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004a1a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a1c:	b089      	sub	sp, #36	@ 0x24
 8004a1e:	af04      	add	r7, sp, #16
 8004a20:	6078      	str	r0, [r7, #4]
 8004a22:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	695b      	ldr	r3, [r3, #20]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d020      	beq.n	8004a6e <osThreadCreate+0x54>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	699b      	ldr	r3, [r3, #24]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d01c      	beq.n	8004a6e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	685c      	ldr	r4, [r3, #4]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	691e      	ldr	r6, [r3, #16]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004a46:	4618      	mov	r0, r3
 8004a48:	f7ff ffb8 	bl	80049bc <makeFreeRtosPriority>
 8004a4c:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	695b      	ldr	r3, [r3, #20]
 8004a52:	687a      	ldr	r2, [r7, #4]
 8004a54:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004a56:	9202      	str	r2, [sp, #8]
 8004a58:	9301      	str	r3, [sp, #4]
 8004a5a:	9100      	str	r1, [sp, #0]
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	4632      	mov	r2, r6
 8004a60:	4629      	mov	r1, r5
 8004a62:	4620      	mov	r0, r4
 8004a64:	f001 f869 	bl	8005b3a <xTaskCreateStatic>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	60fb      	str	r3, [r7, #12]
 8004a6c:	e01c      	b.n	8004aa8 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	685c      	ldr	r4, [r3, #4]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004a7a:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004a82:	4618      	mov	r0, r3
 8004a84:	f7ff ff9a 	bl	80049bc <makeFreeRtosPriority>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	f107 030c 	add.w	r3, r7, #12
 8004a8e:	9301      	str	r3, [sp, #4]
 8004a90:	9200      	str	r2, [sp, #0]
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	4632      	mov	r2, r6
 8004a96:	4629      	mov	r1, r5
 8004a98:	4620      	mov	r0, r4
 8004a9a:	f001 f8ae 	bl	8005bfa <xTaskCreate>
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	2b01      	cmp	r3, #1
 8004aa2:	d001      	beq.n	8004aa8 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	e000      	b.n	8004aaa <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	3714      	adds	r7, #20
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004ab2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004ab2:	b580      	push	{r7, lr}
 8004ab4:	b084      	sub	sp, #16
 8004ab6:	af00      	add	r7, sp, #0
 8004ab8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d001      	beq.n	8004ac8 <osDelay+0x16>
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	e000      	b.n	8004aca <osDelay+0x18>
 8004ac8:	2301      	movs	r3, #1
 8004aca:	4618      	mov	r0, r3
 8004acc:	f001 f9cc 	bl	8005e68 <vTaskDelay>
  
  return osOK;
 8004ad0:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	3710      	adds	r7, #16
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bd80      	pop	{r7, pc}

08004ada <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8004ada:	b580      	push	{r7, lr}
 8004adc:	b082      	sub	sp, #8
 8004ade:	af00      	add	r7, sp, #0
 8004ae0:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d007      	beq.n	8004afa <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	4619      	mov	r1, r3
 8004af0:	2001      	movs	r0, #1
 8004af2:	f000 fada 	bl	80050aa <xQueueCreateMutexStatic>
 8004af6:	4603      	mov	r3, r0
 8004af8:	e003      	b.n	8004b02 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8004afa:	2001      	movs	r0, #1
 8004afc:	f000 fabd 	bl	800507a <xQueueCreateMutex>
 8004b00:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3708      	adds	r7, #8
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}
	...

08004b0c <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b084      	sub	sp, #16
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
 8004b14:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8004b16:	2300      	movs	r3, #0
 8004b18:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d101      	bne.n	8004b24 <osMutexWait+0x18>
    return osErrorParameter;
 8004b20:	2380      	movs	r3, #128	@ 0x80
 8004b22:	e03a      	b.n	8004b9a <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8004b24:	2300      	movs	r3, #0
 8004b26:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b2e:	d103      	bne.n	8004b38 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8004b30:	f04f 33ff 	mov.w	r3, #4294967295
 8004b34:	60fb      	str	r3, [r7, #12]
 8004b36:	e009      	b.n	8004b4c <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d006      	beq.n	8004b4c <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d101      	bne.n	8004b4c <osMutexWait+0x40>
      ticks = 1;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8004b4c:	f7ff ff4d 	bl	80049ea <inHandlerMode>
 8004b50:	4603      	mov	r3, r0
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d017      	beq.n	8004b86 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8004b56:	f107 0308 	add.w	r3, r7, #8
 8004b5a:	461a      	mov	r2, r3
 8004b5c:	2100      	movs	r1, #0
 8004b5e:	6878      	ldr	r0, [r7, #4]
 8004b60:	f000 fe42 	bl	80057e8 <xQueueReceiveFromISR>
 8004b64:	4603      	mov	r3, r0
 8004b66:	2b01      	cmp	r3, #1
 8004b68:	d001      	beq.n	8004b6e <osMutexWait+0x62>
      return osErrorOS;
 8004b6a:	23ff      	movs	r3, #255	@ 0xff
 8004b6c:	e015      	b.n	8004b9a <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8004b6e:	68bb      	ldr	r3, [r7, #8]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d011      	beq.n	8004b98 <osMutexWait+0x8c>
 8004b74:	4b0b      	ldr	r3, [pc, #44]	@ (8004ba4 <osMutexWait+0x98>)
 8004b76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b7a:	601a      	str	r2, [r3, #0]
 8004b7c:	f3bf 8f4f 	dsb	sy
 8004b80:	f3bf 8f6f 	isb	sy
 8004b84:	e008      	b.n	8004b98 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8004b86:	68f9      	ldr	r1, [r7, #12]
 8004b88:	6878      	ldr	r0, [r7, #4]
 8004b8a:	f000 fd1d 	bl	80055c8 <xQueueSemaphoreTake>
 8004b8e:	4603      	mov	r3, r0
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	d001      	beq.n	8004b98 <osMutexWait+0x8c>
    return osErrorOS;
 8004b94:	23ff      	movs	r3, #255	@ 0xff
 8004b96:	e000      	b.n	8004b9a <osMutexWait+0x8e>
  }
  
  return osOK;
 8004b98:	2300      	movs	r3, #0
}
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	3710      	adds	r7, #16
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bd80      	pop	{r7, pc}
 8004ba2:	bf00      	nop
 8004ba4:	e000ed04 	.word	0xe000ed04

08004ba8 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b084      	sub	sp, #16
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8004bb8:	f7ff ff17 	bl	80049ea <inHandlerMode>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d016      	beq.n	8004bf0 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8004bc2:	f107 0308 	add.w	r3, r7, #8
 8004bc6:	4619      	mov	r1, r3
 8004bc8:	6878      	ldr	r0, [r7, #4]
 8004bca:	f000 fb8b 	bl	80052e4 <xQueueGiveFromISR>
 8004bce:	4603      	mov	r3, r0
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d001      	beq.n	8004bd8 <osMutexRelease+0x30>
      return osErrorOS;
 8004bd4:	23ff      	movs	r3, #255	@ 0xff
 8004bd6:	e017      	b.n	8004c08 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d013      	beq.n	8004c06 <osMutexRelease+0x5e>
 8004bde:	4b0c      	ldr	r3, [pc, #48]	@ (8004c10 <osMutexRelease+0x68>)
 8004be0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004be4:	601a      	str	r2, [r3, #0]
 8004be6:	f3bf 8f4f 	dsb	sy
 8004bea:	f3bf 8f6f 	isb	sy
 8004bee:	e00a      	b.n	8004c06 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	2100      	movs	r1, #0
 8004bf6:	6878      	ldr	r0, [r7, #4]
 8004bf8:	f000 fa72 	bl	80050e0 <xQueueGenericSend>
 8004bfc:	4603      	mov	r3, r0
 8004bfe:	2b01      	cmp	r3, #1
 8004c00:	d001      	beq.n	8004c06 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8004c02:	23ff      	movs	r3, #255	@ 0xff
 8004c04:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8004c06:	68fb      	ldr	r3, [r7, #12]
}
 8004c08:	4618      	mov	r0, r3
 8004c0a:	3710      	adds	r7, #16
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bd80      	pop	{r7, pc}
 8004c10:	e000ed04 	.word	0xe000ed04

08004c14 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8004c14:	b590      	push	{r4, r7, lr}
 8004c16:	b085      	sub	sp, #20
 8004c18:	af02      	add	r7, sp, #8
 8004c1a:	6078      	str	r0, [r7, #4]
 8004c1c:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	689b      	ldr	r3, [r3, #8]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d011      	beq.n	8004c4a <osMessageCreate+0x36>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	68db      	ldr	r3, [r3, #12]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d00d      	beq.n	8004c4a <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6818      	ldr	r0, [r3, #0]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6859      	ldr	r1, [r3, #4]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	689a      	ldr	r2, [r3, #8]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	68db      	ldr	r3, [r3, #12]
 8004c3e:	2400      	movs	r4, #0
 8004c40:	9400      	str	r4, [sp, #0]
 8004c42:	f000 f929 	bl	8004e98 <xQueueGenericCreateStatic>
 8004c46:	4603      	mov	r3, r0
 8004c48:	e008      	b.n	8004c5c <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6818      	ldr	r0, [r3, #0]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	2200      	movs	r2, #0
 8004c54:	4619      	mov	r1, r3
 8004c56:	f000 f99c 	bl	8004f92 <xQueueGenericCreate>
 8004c5a:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	370c      	adds	r7, #12
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bd90      	pop	{r4, r7, pc}

08004c64 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004c64:	b480      	push	{r7}
 8004c66:	b083      	sub	sp, #12
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	f103 0208 	add.w	r2, r3, #8
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	f04f 32ff 	mov.w	r2, #4294967295
 8004c7c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	f103 0208 	add.w	r2, r3, #8
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	f103 0208 	add.w	r2, r3, #8
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2200      	movs	r2, #0
 8004c96:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004c98:	bf00      	nop
 8004c9a:	370c      	adds	r7, #12
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bc80      	pop	{r7}
 8004ca0:	4770      	bx	lr

08004ca2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004ca2:	b480      	push	{r7}
 8004ca4:	b083      	sub	sp, #12
 8004ca6:	af00      	add	r7, sp, #0
 8004ca8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2200      	movs	r2, #0
 8004cae:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004cb0:	bf00      	nop
 8004cb2:	370c      	adds	r7, #12
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bc80      	pop	{r7}
 8004cb8:	4770      	bx	lr

08004cba <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004cba:	b480      	push	{r7}
 8004cbc:	b085      	sub	sp, #20
 8004cbe:	af00      	add	r7, sp, #0
 8004cc0:	6078      	str	r0, [r7, #4]
 8004cc2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	68fa      	ldr	r2, [r7, #12]
 8004cce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	689a      	ldr	r2, [r3, #8]
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	689b      	ldr	r3, [r3, #8]
 8004cdc:	683a      	ldr	r2, [r7, #0]
 8004cde:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	683a      	ldr	r2, [r7, #0]
 8004ce4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	687a      	ldr	r2, [r7, #4]
 8004cea:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	1c5a      	adds	r2, r3, #1
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	601a      	str	r2, [r3, #0]
}
 8004cf6:	bf00      	nop
 8004cf8:	3714      	adds	r7, #20
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bc80      	pop	{r7}
 8004cfe:	4770      	bx	lr

08004d00 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004d00:	b480      	push	{r7}
 8004d02:	b085      	sub	sp, #20
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
 8004d08:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004d10:	68bb      	ldr	r3, [r7, #8]
 8004d12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d16:	d103      	bne.n	8004d20 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	691b      	ldr	r3, [r3, #16]
 8004d1c:	60fb      	str	r3, [r7, #12]
 8004d1e:	e00c      	b.n	8004d3a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	3308      	adds	r3, #8
 8004d24:	60fb      	str	r3, [r7, #12]
 8004d26:	e002      	b.n	8004d2e <vListInsert+0x2e>
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	60fb      	str	r3, [r7, #12]
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	68ba      	ldr	r2, [r7, #8]
 8004d36:	429a      	cmp	r2, r3
 8004d38:	d2f6      	bcs.n	8004d28 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	685a      	ldr	r2, [r3, #4]
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	683a      	ldr	r2, [r7, #0]
 8004d48:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	68fa      	ldr	r2, [r7, #12]
 8004d4e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	683a      	ldr	r2, [r7, #0]
 8004d54:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	687a      	ldr	r2, [r7, #4]
 8004d5a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	1c5a      	adds	r2, r3, #1
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	601a      	str	r2, [r3, #0]
}
 8004d66:	bf00      	nop
 8004d68:	3714      	adds	r7, #20
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bc80      	pop	{r7}
 8004d6e:	4770      	bx	lr

08004d70 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004d70:	b480      	push	{r7}
 8004d72:	b085      	sub	sp, #20
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	691b      	ldr	r3, [r3, #16]
 8004d7c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	685b      	ldr	r3, [r3, #4]
 8004d82:	687a      	ldr	r2, [r7, #4]
 8004d84:	6892      	ldr	r2, [r2, #8]
 8004d86:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	687a      	ldr	r2, [r7, #4]
 8004d8e:	6852      	ldr	r2, [r2, #4]
 8004d90:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	687a      	ldr	r2, [r7, #4]
 8004d98:	429a      	cmp	r2, r3
 8004d9a:	d103      	bne.n	8004da4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	689a      	ldr	r2, [r3, #8]
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2200      	movs	r2, #0
 8004da8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	1e5a      	subs	r2, r3, #1
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	3714      	adds	r7, #20
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bc80      	pop	{r7}
 8004dc0:	4770      	bx	lr
	...

08004dc4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b084      	sub	sp, #16
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
 8004dcc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d10b      	bne.n	8004df0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004dd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ddc:	f383 8811 	msr	BASEPRI, r3
 8004de0:	f3bf 8f6f 	isb	sy
 8004de4:	f3bf 8f4f 	dsb	sy
 8004de8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004dea:	bf00      	nop
 8004dec:	bf00      	nop
 8004dee:	e7fd      	b.n	8004dec <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004df0:	f002 f86c 	bl	8006ecc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681a      	ldr	r2, [r3, #0]
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dfc:	68f9      	ldr	r1, [r7, #12]
 8004dfe:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004e00:	fb01 f303 	mul.w	r3, r1, r3
 8004e04:	441a      	add	r2, r3
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681a      	ldr	r2, [r3, #0]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e20:	3b01      	subs	r3, #1
 8004e22:	68f9      	ldr	r1, [r7, #12]
 8004e24:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004e26:	fb01 f303 	mul.w	r3, r1, r3
 8004e2a:	441a      	add	r2, r3
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	22ff      	movs	r2, #255	@ 0xff
 8004e34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	22ff      	movs	r2, #255	@ 0xff
 8004e3c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d114      	bne.n	8004e70 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	691b      	ldr	r3, [r3, #16]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d01a      	beq.n	8004e84 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	3310      	adds	r3, #16
 8004e52:	4618      	mov	r0, r3
 8004e54:	f001 fa88 	bl	8006368 <xTaskRemoveFromEventList>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d012      	beq.n	8004e84 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004e5e:	4b0d      	ldr	r3, [pc, #52]	@ (8004e94 <xQueueGenericReset+0xd0>)
 8004e60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e64:	601a      	str	r2, [r3, #0]
 8004e66:	f3bf 8f4f 	dsb	sy
 8004e6a:	f3bf 8f6f 	isb	sy
 8004e6e:	e009      	b.n	8004e84 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	3310      	adds	r3, #16
 8004e74:	4618      	mov	r0, r3
 8004e76:	f7ff fef5 	bl	8004c64 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	3324      	adds	r3, #36	@ 0x24
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f7ff fef0 	bl	8004c64 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004e84:	f002 f852 	bl	8006f2c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004e88:	2301      	movs	r3, #1
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3710      	adds	r7, #16
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}
 8004e92:	bf00      	nop
 8004e94:	e000ed04 	.word	0xe000ed04

08004e98 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b08e      	sub	sp, #56	@ 0x38
 8004e9c:	af02      	add	r7, sp, #8
 8004e9e:	60f8      	str	r0, [r7, #12]
 8004ea0:	60b9      	str	r1, [r7, #8]
 8004ea2:	607a      	str	r2, [r7, #4]
 8004ea4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d10b      	bne.n	8004ec4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004eac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eb0:	f383 8811 	msr	BASEPRI, r3
 8004eb4:	f3bf 8f6f 	isb	sy
 8004eb8:	f3bf 8f4f 	dsb	sy
 8004ebc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004ebe:	bf00      	nop
 8004ec0:	bf00      	nop
 8004ec2:	e7fd      	b.n	8004ec0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d10b      	bne.n	8004ee2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004eca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ece:	f383 8811 	msr	BASEPRI, r3
 8004ed2:	f3bf 8f6f 	isb	sy
 8004ed6:	f3bf 8f4f 	dsb	sy
 8004eda:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004edc:	bf00      	nop
 8004ede:	bf00      	nop
 8004ee0:	e7fd      	b.n	8004ede <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d002      	beq.n	8004eee <xQueueGenericCreateStatic+0x56>
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d001      	beq.n	8004ef2 <xQueueGenericCreateStatic+0x5a>
 8004eee:	2301      	movs	r3, #1
 8004ef0:	e000      	b.n	8004ef4 <xQueueGenericCreateStatic+0x5c>
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d10b      	bne.n	8004f10 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004ef8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004efc:	f383 8811 	msr	BASEPRI, r3
 8004f00:	f3bf 8f6f 	isb	sy
 8004f04:	f3bf 8f4f 	dsb	sy
 8004f08:	623b      	str	r3, [r7, #32]
}
 8004f0a:	bf00      	nop
 8004f0c:	bf00      	nop
 8004f0e:	e7fd      	b.n	8004f0c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d102      	bne.n	8004f1c <xQueueGenericCreateStatic+0x84>
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d101      	bne.n	8004f20 <xQueueGenericCreateStatic+0x88>
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e000      	b.n	8004f22 <xQueueGenericCreateStatic+0x8a>
 8004f20:	2300      	movs	r3, #0
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d10b      	bne.n	8004f3e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004f26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f2a:	f383 8811 	msr	BASEPRI, r3
 8004f2e:	f3bf 8f6f 	isb	sy
 8004f32:	f3bf 8f4f 	dsb	sy
 8004f36:	61fb      	str	r3, [r7, #28]
}
 8004f38:	bf00      	nop
 8004f3a:	bf00      	nop
 8004f3c:	e7fd      	b.n	8004f3a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004f3e:	2348      	movs	r3, #72	@ 0x48
 8004f40:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	2b48      	cmp	r3, #72	@ 0x48
 8004f46:	d00b      	beq.n	8004f60 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004f48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f4c:	f383 8811 	msr	BASEPRI, r3
 8004f50:	f3bf 8f6f 	isb	sy
 8004f54:	f3bf 8f4f 	dsb	sy
 8004f58:	61bb      	str	r3, [r7, #24]
}
 8004f5a:	bf00      	nop
 8004f5c:	bf00      	nop
 8004f5e:	e7fd      	b.n	8004f5c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004f60:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004f66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d00d      	beq.n	8004f88 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004f6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f6e:	2201      	movs	r2, #1
 8004f70:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004f74:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004f78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f7a:	9300      	str	r3, [sp, #0]
 8004f7c:	4613      	mov	r3, r2
 8004f7e:	687a      	ldr	r2, [r7, #4]
 8004f80:	68b9      	ldr	r1, [r7, #8]
 8004f82:	68f8      	ldr	r0, [r7, #12]
 8004f84:	f000 f840 	bl	8005008 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004f88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	3730      	adds	r7, #48	@ 0x30
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}

08004f92 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004f92:	b580      	push	{r7, lr}
 8004f94:	b08a      	sub	sp, #40	@ 0x28
 8004f96:	af02      	add	r7, sp, #8
 8004f98:	60f8      	str	r0, [r7, #12]
 8004f9a:	60b9      	str	r1, [r7, #8]
 8004f9c:	4613      	mov	r3, r2
 8004f9e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d10b      	bne.n	8004fbe <xQueueGenericCreate+0x2c>
	__asm volatile
 8004fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004faa:	f383 8811 	msr	BASEPRI, r3
 8004fae:	f3bf 8f6f 	isb	sy
 8004fb2:	f3bf 8f4f 	dsb	sy
 8004fb6:	613b      	str	r3, [r7, #16]
}
 8004fb8:	bf00      	nop
 8004fba:	bf00      	nop
 8004fbc:	e7fd      	b.n	8004fba <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	68ba      	ldr	r2, [r7, #8]
 8004fc2:	fb02 f303 	mul.w	r3, r2, r3
 8004fc6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004fc8:	69fb      	ldr	r3, [r7, #28]
 8004fca:	3348      	adds	r3, #72	@ 0x48
 8004fcc:	4618      	mov	r0, r3
 8004fce:	f002 f87f 	bl	80070d0 <pvPortMalloc>
 8004fd2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004fd4:	69bb      	ldr	r3, [r7, #24]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d011      	beq.n	8004ffe <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004fda:	69bb      	ldr	r3, [r7, #24]
 8004fdc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	3348      	adds	r3, #72	@ 0x48
 8004fe2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004fe4:	69bb      	ldr	r3, [r7, #24]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004fec:	79fa      	ldrb	r2, [r7, #7]
 8004fee:	69bb      	ldr	r3, [r7, #24]
 8004ff0:	9300      	str	r3, [sp, #0]
 8004ff2:	4613      	mov	r3, r2
 8004ff4:	697a      	ldr	r2, [r7, #20]
 8004ff6:	68b9      	ldr	r1, [r7, #8]
 8004ff8:	68f8      	ldr	r0, [r7, #12]
 8004ffa:	f000 f805 	bl	8005008 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004ffe:	69bb      	ldr	r3, [r7, #24]
	}
 8005000:	4618      	mov	r0, r3
 8005002:	3720      	adds	r7, #32
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}

08005008 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b084      	sub	sp, #16
 800500c:	af00      	add	r7, sp, #0
 800500e:	60f8      	str	r0, [r7, #12]
 8005010:	60b9      	str	r1, [r7, #8]
 8005012:	607a      	str	r2, [r7, #4]
 8005014:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005016:	68bb      	ldr	r3, [r7, #8]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d103      	bne.n	8005024 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800501c:	69bb      	ldr	r3, [r7, #24]
 800501e:	69ba      	ldr	r2, [r7, #24]
 8005020:	601a      	str	r2, [r3, #0]
 8005022:	e002      	b.n	800502a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005024:	69bb      	ldr	r3, [r7, #24]
 8005026:	687a      	ldr	r2, [r7, #4]
 8005028:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800502a:	69bb      	ldr	r3, [r7, #24]
 800502c:	68fa      	ldr	r2, [r7, #12]
 800502e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005030:	69bb      	ldr	r3, [r7, #24]
 8005032:	68ba      	ldr	r2, [r7, #8]
 8005034:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005036:	2101      	movs	r1, #1
 8005038:	69b8      	ldr	r0, [r7, #24]
 800503a:	f7ff fec3 	bl	8004dc4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800503e:	bf00      	nop
 8005040:	3710      	adds	r7, #16
 8005042:	46bd      	mov	sp, r7
 8005044:	bd80      	pop	{r7, pc}

08005046 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8005046:	b580      	push	{r7, lr}
 8005048:	b082      	sub	sp, #8
 800504a:	af00      	add	r7, sp, #0
 800504c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d00e      	beq.n	8005072 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2200      	movs	r2, #0
 8005058:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2200      	movs	r2, #0
 800505e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2200      	movs	r2, #0
 8005064:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005066:	2300      	movs	r3, #0
 8005068:	2200      	movs	r2, #0
 800506a:	2100      	movs	r1, #0
 800506c:	6878      	ldr	r0, [r7, #4]
 800506e:	f000 f837 	bl	80050e0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005072:	bf00      	nop
 8005074:	3708      	adds	r7, #8
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}

0800507a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800507a:	b580      	push	{r7, lr}
 800507c:	b086      	sub	sp, #24
 800507e:	af00      	add	r7, sp, #0
 8005080:	4603      	mov	r3, r0
 8005082:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005084:	2301      	movs	r3, #1
 8005086:	617b      	str	r3, [r7, #20]
 8005088:	2300      	movs	r3, #0
 800508a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800508c:	79fb      	ldrb	r3, [r7, #7]
 800508e:	461a      	mov	r2, r3
 8005090:	6939      	ldr	r1, [r7, #16]
 8005092:	6978      	ldr	r0, [r7, #20]
 8005094:	f7ff ff7d 	bl	8004f92 <xQueueGenericCreate>
 8005098:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800509a:	68f8      	ldr	r0, [r7, #12]
 800509c:	f7ff ffd3 	bl	8005046 <prvInitialiseMutex>

		return xNewQueue;
 80050a0:	68fb      	ldr	r3, [r7, #12]
	}
 80050a2:	4618      	mov	r0, r3
 80050a4:	3718      	adds	r7, #24
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}

080050aa <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80050aa:	b580      	push	{r7, lr}
 80050ac:	b088      	sub	sp, #32
 80050ae:	af02      	add	r7, sp, #8
 80050b0:	4603      	mov	r3, r0
 80050b2:	6039      	str	r1, [r7, #0]
 80050b4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80050b6:	2301      	movs	r3, #1
 80050b8:	617b      	str	r3, [r7, #20]
 80050ba:	2300      	movs	r3, #0
 80050bc:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80050be:	79fb      	ldrb	r3, [r7, #7]
 80050c0:	9300      	str	r3, [sp, #0]
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	2200      	movs	r2, #0
 80050c6:	6939      	ldr	r1, [r7, #16]
 80050c8:	6978      	ldr	r0, [r7, #20]
 80050ca:	f7ff fee5 	bl	8004e98 <xQueueGenericCreateStatic>
 80050ce:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80050d0:	68f8      	ldr	r0, [r7, #12]
 80050d2:	f7ff ffb8 	bl	8005046 <prvInitialiseMutex>

		return xNewQueue;
 80050d6:	68fb      	ldr	r3, [r7, #12]
	}
 80050d8:	4618      	mov	r0, r3
 80050da:	3718      	adds	r7, #24
 80050dc:	46bd      	mov	sp, r7
 80050de:	bd80      	pop	{r7, pc}

080050e0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b08e      	sub	sp, #56	@ 0x38
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	60f8      	str	r0, [r7, #12]
 80050e8:	60b9      	str	r1, [r7, #8]
 80050ea:	607a      	str	r2, [r7, #4]
 80050ec:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80050ee:	2300      	movs	r3, #0
 80050f0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80050f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d10b      	bne.n	8005114 <xQueueGenericSend+0x34>
	__asm volatile
 80050fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005100:	f383 8811 	msr	BASEPRI, r3
 8005104:	f3bf 8f6f 	isb	sy
 8005108:	f3bf 8f4f 	dsb	sy
 800510c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800510e:	bf00      	nop
 8005110:	bf00      	nop
 8005112:	e7fd      	b.n	8005110 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d103      	bne.n	8005122 <xQueueGenericSend+0x42>
 800511a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800511c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800511e:	2b00      	cmp	r3, #0
 8005120:	d101      	bne.n	8005126 <xQueueGenericSend+0x46>
 8005122:	2301      	movs	r3, #1
 8005124:	e000      	b.n	8005128 <xQueueGenericSend+0x48>
 8005126:	2300      	movs	r3, #0
 8005128:	2b00      	cmp	r3, #0
 800512a:	d10b      	bne.n	8005144 <xQueueGenericSend+0x64>
	__asm volatile
 800512c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005130:	f383 8811 	msr	BASEPRI, r3
 8005134:	f3bf 8f6f 	isb	sy
 8005138:	f3bf 8f4f 	dsb	sy
 800513c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800513e:	bf00      	nop
 8005140:	bf00      	nop
 8005142:	e7fd      	b.n	8005140 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	2b02      	cmp	r3, #2
 8005148:	d103      	bne.n	8005152 <xQueueGenericSend+0x72>
 800514a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800514c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800514e:	2b01      	cmp	r3, #1
 8005150:	d101      	bne.n	8005156 <xQueueGenericSend+0x76>
 8005152:	2301      	movs	r3, #1
 8005154:	e000      	b.n	8005158 <xQueueGenericSend+0x78>
 8005156:	2300      	movs	r3, #0
 8005158:	2b00      	cmp	r3, #0
 800515a:	d10b      	bne.n	8005174 <xQueueGenericSend+0x94>
	__asm volatile
 800515c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005160:	f383 8811 	msr	BASEPRI, r3
 8005164:	f3bf 8f6f 	isb	sy
 8005168:	f3bf 8f4f 	dsb	sy
 800516c:	623b      	str	r3, [r7, #32]
}
 800516e:	bf00      	nop
 8005170:	bf00      	nop
 8005172:	e7fd      	b.n	8005170 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005174:	f001 fab8 	bl	80066e8 <xTaskGetSchedulerState>
 8005178:	4603      	mov	r3, r0
 800517a:	2b00      	cmp	r3, #0
 800517c:	d102      	bne.n	8005184 <xQueueGenericSend+0xa4>
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d101      	bne.n	8005188 <xQueueGenericSend+0xa8>
 8005184:	2301      	movs	r3, #1
 8005186:	e000      	b.n	800518a <xQueueGenericSend+0xaa>
 8005188:	2300      	movs	r3, #0
 800518a:	2b00      	cmp	r3, #0
 800518c:	d10b      	bne.n	80051a6 <xQueueGenericSend+0xc6>
	__asm volatile
 800518e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005192:	f383 8811 	msr	BASEPRI, r3
 8005196:	f3bf 8f6f 	isb	sy
 800519a:	f3bf 8f4f 	dsb	sy
 800519e:	61fb      	str	r3, [r7, #28]
}
 80051a0:	bf00      	nop
 80051a2:	bf00      	nop
 80051a4:	e7fd      	b.n	80051a2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80051a6:	f001 fe91 	bl	8006ecc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80051aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80051ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051b2:	429a      	cmp	r2, r3
 80051b4:	d302      	bcc.n	80051bc <xQueueGenericSend+0xdc>
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	2b02      	cmp	r3, #2
 80051ba:	d129      	bne.n	8005210 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80051bc:	683a      	ldr	r2, [r7, #0]
 80051be:	68b9      	ldr	r1, [r7, #8]
 80051c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80051c2:	f000 fbaa 	bl	800591a <prvCopyDataToQueue>
 80051c6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80051c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d010      	beq.n	80051f2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80051d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051d2:	3324      	adds	r3, #36	@ 0x24
 80051d4:	4618      	mov	r0, r3
 80051d6:	f001 f8c7 	bl	8006368 <xTaskRemoveFromEventList>
 80051da:	4603      	mov	r3, r0
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d013      	beq.n	8005208 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80051e0:	4b3f      	ldr	r3, [pc, #252]	@ (80052e0 <xQueueGenericSend+0x200>)
 80051e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051e6:	601a      	str	r2, [r3, #0]
 80051e8:	f3bf 8f4f 	dsb	sy
 80051ec:	f3bf 8f6f 	isb	sy
 80051f0:	e00a      	b.n	8005208 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80051f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d007      	beq.n	8005208 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80051f8:	4b39      	ldr	r3, [pc, #228]	@ (80052e0 <xQueueGenericSend+0x200>)
 80051fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051fe:	601a      	str	r2, [r3, #0]
 8005200:	f3bf 8f4f 	dsb	sy
 8005204:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005208:	f001 fe90 	bl	8006f2c <vPortExitCritical>
				return pdPASS;
 800520c:	2301      	movs	r3, #1
 800520e:	e063      	b.n	80052d8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d103      	bne.n	800521e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005216:	f001 fe89 	bl	8006f2c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800521a:	2300      	movs	r3, #0
 800521c:	e05c      	b.n	80052d8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800521e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005220:	2b00      	cmp	r3, #0
 8005222:	d106      	bne.n	8005232 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005224:	f107 0314 	add.w	r3, r7, #20
 8005228:	4618      	mov	r0, r3
 800522a:	f001 f901 	bl	8006430 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800522e:	2301      	movs	r3, #1
 8005230:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005232:	f001 fe7b 	bl	8006f2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005236:	f000 feaf 	bl	8005f98 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800523a:	f001 fe47 	bl	8006ecc <vPortEnterCritical>
 800523e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005240:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005244:	b25b      	sxtb	r3, r3
 8005246:	f1b3 3fff 	cmp.w	r3, #4294967295
 800524a:	d103      	bne.n	8005254 <xQueueGenericSend+0x174>
 800524c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800524e:	2200      	movs	r2, #0
 8005250:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005256:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800525a:	b25b      	sxtb	r3, r3
 800525c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005260:	d103      	bne.n	800526a <xQueueGenericSend+0x18a>
 8005262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005264:	2200      	movs	r2, #0
 8005266:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800526a:	f001 fe5f 	bl	8006f2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800526e:	1d3a      	adds	r2, r7, #4
 8005270:	f107 0314 	add.w	r3, r7, #20
 8005274:	4611      	mov	r1, r2
 8005276:	4618      	mov	r0, r3
 8005278:	f001 f8f0 	bl	800645c <xTaskCheckForTimeOut>
 800527c:	4603      	mov	r3, r0
 800527e:	2b00      	cmp	r3, #0
 8005280:	d124      	bne.n	80052cc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005282:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005284:	f000 fc41 	bl	8005b0a <prvIsQueueFull>
 8005288:	4603      	mov	r3, r0
 800528a:	2b00      	cmp	r3, #0
 800528c:	d018      	beq.n	80052c0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800528e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005290:	3310      	adds	r3, #16
 8005292:	687a      	ldr	r2, [r7, #4]
 8005294:	4611      	mov	r1, r2
 8005296:	4618      	mov	r0, r3
 8005298:	f001 f840 	bl	800631c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800529c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800529e:	f000 fbcc 	bl	8005a3a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80052a2:	f000 fe87 	bl	8005fb4 <xTaskResumeAll>
 80052a6:	4603      	mov	r3, r0
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	f47f af7c 	bne.w	80051a6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80052ae:	4b0c      	ldr	r3, [pc, #48]	@ (80052e0 <xQueueGenericSend+0x200>)
 80052b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052b4:	601a      	str	r2, [r3, #0]
 80052b6:	f3bf 8f4f 	dsb	sy
 80052ba:	f3bf 8f6f 	isb	sy
 80052be:	e772      	b.n	80051a6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80052c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80052c2:	f000 fbba 	bl	8005a3a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80052c6:	f000 fe75 	bl	8005fb4 <xTaskResumeAll>
 80052ca:	e76c      	b.n	80051a6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80052cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80052ce:	f000 fbb4 	bl	8005a3a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80052d2:	f000 fe6f 	bl	8005fb4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80052d6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80052d8:	4618      	mov	r0, r3
 80052da:	3738      	adds	r7, #56	@ 0x38
 80052dc:	46bd      	mov	sp, r7
 80052de:	bd80      	pop	{r7, pc}
 80052e0:	e000ed04 	.word	0xe000ed04

080052e4 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b08e      	sub	sp, #56	@ 0x38
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
 80052ec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80052f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d10b      	bne.n	8005310 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80052f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052fc:	f383 8811 	msr	BASEPRI, r3
 8005300:	f3bf 8f6f 	isb	sy
 8005304:	f3bf 8f4f 	dsb	sy
 8005308:	623b      	str	r3, [r7, #32]
}
 800530a:	bf00      	nop
 800530c:	bf00      	nop
 800530e:	e7fd      	b.n	800530c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005310:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005314:	2b00      	cmp	r3, #0
 8005316:	d00b      	beq.n	8005330 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8005318:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800531c:	f383 8811 	msr	BASEPRI, r3
 8005320:	f3bf 8f6f 	isb	sy
 8005324:	f3bf 8f4f 	dsb	sy
 8005328:	61fb      	str	r3, [r7, #28]
}
 800532a:	bf00      	nop
 800532c:	bf00      	nop
 800532e:	e7fd      	b.n	800532c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8005330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d103      	bne.n	8005340 <xQueueGiveFromISR+0x5c>
 8005338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800533a:	689b      	ldr	r3, [r3, #8]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d101      	bne.n	8005344 <xQueueGiveFromISR+0x60>
 8005340:	2301      	movs	r3, #1
 8005342:	e000      	b.n	8005346 <xQueueGiveFromISR+0x62>
 8005344:	2300      	movs	r3, #0
 8005346:	2b00      	cmp	r3, #0
 8005348:	d10b      	bne.n	8005362 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800534a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800534e:	f383 8811 	msr	BASEPRI, r3
 8005352:	f3bf 8f6f 	isb	sy
 8005356:	f3bf 8f4f 	dsb	sy
 800535a:	61bb      	str	r3, [r7, #24]
}
 800535c:	bf00      	nop
 800535e:	bf00      	nop
 8005360:	e7fd      	b.n	800535e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005362:	f001 fe75 	bl	8007050 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005366:	f3ef 8211 	mrs	r2, BASEPRI
 800536a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800536e:	f383 8811 	msr	BASEPRI, r3
 8005372:	f3bf 8f6f 	isb	sy
 8005376:	f3bf 8f4f 	dsb	sy
 800537a:	617a      	str	r2, [r7, #20]
 800537c:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800537e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005380:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005384:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005386:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8005388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800538a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800538c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800538e:	429a      	cmp	r2, r3
 8005390:	d22b      	bcs.n	80053ea <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005394:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005398:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800539c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800539e:	1c5a      	adds	r2, r3, #1
 80053a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053a2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80053a4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80053a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053ac:	d112      	bne.n	80053d4 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80053ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d016      	beq.n	80053e4 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80053b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053b8:	3324      	adds	r3, #36	@ 0x24
 80053ba:	4618      	mov	r0, r3
 80053bc:	f000 ffd4 	bl	8006368 <xTaskRemoveFromEventList>
 80053c0:	4603      	mov	r3, r0
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d00e      	beq.n	80053e4 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d00b      	beq.n	80053e4 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	2201      	movs	r2, #1
 80053d0:	601a      	str	r2, [r3, #0]
 80053d2:	e007      	b.n	80053e4 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80053d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80053d8:	3301      	adds	r3, #1
 80053da:	b2db      	uxtb	r3, r3
 80053dc:	b25a      	sxtb	r2, r3
 80053de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80053e4:	2301      	movs	r3, #1
 80053e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80053e8:	e001      	b.n	80053ee <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80053ea:	2300      	movs	r3, #0
 80053ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80053ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053f0:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80053f8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80053fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80053fc:	4618      	mov	r0, r3
 80053fe:	3738      	adds	r7, #56	@ 0x38
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}

08005404 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b08c      	sub	sp, #48	@ 0x30
 8005408:	af00      	add	r7, sp, #0
 800540a:	60f8      	str	r0, [r7, #12]
 800540c:	60b9      	str	r1, [r7, #8]
 800540e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005410:	2300      	movs	r3, #0
 8005412:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800541a:	2b00      	cmp	r3, #0
 800541c:	d10b      	bne.n	8005436 <xQueueReceive+0x32>
	__asm volatile
 800541e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005422:	f383 8811 	msr	BASEPRI, r3
 8005426:	f3bf 8f6f 	isb	sy
 800542a:	f3bf 8f4f 	dsb	sy
 800542e:	623b      	str	r3, [r7, #32]
}
 8005430:	bf00      	nop
 8005432:	bf00      	nop
 8005434:	e7fd      	b.n	8005432 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d103      	bne.n	8005444 <xQueueReceive+0x40>
 800543c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800543e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005440:	2b00      	cmp	r3, #0
 8005442:	d101      	bne.n	8005448 <xQueueReceive+0x44>
 8005444:	2301      	movs	r3, #1
 8005446:	e000      	b.n	800544a <xQueueReceive+0x46>
 8005448:	2300      	movs	r3, #0
 800544a:	2b00      	cmp	r3, #0
 800544c:	d10b      	bne.n	8005466 <xQueueReceive+0x62>
	__asm volatile
 800544e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005452:	f383 8811 	msr	BASEPRI, r3
 8005456:	f3bf 8f6f 	isb	sy
 800545a:	f3bf 8f4f 	dsb	sy
 800545e:	61fb      	str	r3, [r7, #28]
}
 8005460:	bf00      	nop
 8005462:	bf00      	nop
 8005464:	e7fd      	b.n	8005462 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005466:	f001 f93f 	bl	80066e8 <xTaskGetSchedulerState>
 800546a:	4603      	mov	r3, r0
 800546c:	2b00      	cmp	r3, #0
 800546e:	d102      	bne.n	8005476 <xQueueReceive+0x72>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d101      	bne.n	800547a <xQueueReceive+0x76>
 8005476:	2301      	movs	r3, #1
 8005478:	e000      	b.n	800547c <xQueueReceive+0x78>
 800547a:	2300      	movs	r3, #0
 800547c:	2b00      	cmp	r3, #0
 800547e:	d10b      	bne.n	8005498 <xQueueReceive+0x94>
	__asm volatile
 8005480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005484:	f383 8811 	msr	BASEPRI, r3
 8005488:	f3bf 8f6f 	isb	sy
 800548c:	f3bf 8f4f 	dsb	sy
 8005490:	61bb      	str	r3, [r7, #24]
}
 8005492:	bf00      	nop
 8005494:	bf00      	nop
 8005496:	e7fd      	b.n	8005494 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005498:	f001 fd18 	bl	8006ecc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800549c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800549e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054a0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80054a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d01f      	beq.n	80054e8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80054a8:	68b9      	ldr	r1, [r7, #8]
 80054aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80054ac:	f000 fa9f 	bl	80059ee <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80054b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b2:	1e5a      	subs	r2, r3, #1
 80054b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054b6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80054b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054ba:	691b      	ldr	r3, [r3, #16]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d00f      	beq.n	80054e0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80054c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054c2:	3310      	adds	r3, #16
 80054c4:	4618      	mov	r0, r3
 80054c6:	f000 ff4f 	bl	8006368 <xTaskRemoveFromEventList>
 80054ca:	4603      	mov	r3, r0
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d007      	beq.n	80054e0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80054d0:	4b3c      	ldr	r3, [pc, #240]	@ (80055c4 <xQueueReceive+0x1c0>)
 80054d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054d6:	601a      	str	r2, [r3, #0]
 80054d8:	f3bf 8f4f 	dsb	sy
 80054dc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80054e0:	f001 fd24 	bl	8006f2c <vPortExitCritical>
				return pdPASS;
 80054e4:	2301      	movs	r3, #1
 80054e6:	e069      	b.n	80055bc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d103      	bne.n	80054f6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80054ee:	f001 fd1d 	bl	8006f2c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80054f2:	2300      	movs	r3, #0
 80054f4:	e062      	b.n	80055bc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80054f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d106      	bne.n	800550a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80054fc:	f107 0310 	add.w	r3, r7, #16
 8005500:	4618      	mov	r0, r3
 8005502:	f000 ff95 	bl	8006430 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005506:	2301      	movs	r3, #1
 8005508:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800550a:	f001 fd0f 	bl	8006f2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800550e:	f000 fd43 	bl	8005f98 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005512:	f001 fcdb 	bl	8006ecc <vPortEnterCritical>
 8005516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005518:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800551c:	b25b      	sxtb	r3, r3
 800551e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005522:	d103      	bne.n	800552c <xQueueReceive+0x128>
 8005524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005526:	2200      	movs	r2, #0
 8005528:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800552c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800552e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005532:	b25b      	sxtb	r3, r3
 8005534:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005538:	d103      	bne.n	8005542 <xQueueReceive+0x13e>
 800553a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800553c:	2200      	movs	r2, #0
 800553e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005542:	f001 fcf3 	bl	8006f2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005546:	1d3a      	adds	r2, r7, #4
 8005548:	f107 0310 	add.w	r3, r7, #16
 800554c:	4611      	mov	r1, r2
 800554e:	4618      	mov	r0, r3
 8005550:	f000 ff84 	bl	800645c <xTaskCheckForTimeOut>
 8005554:	4603      	mov	r3, r0
 8005556:	2b00      	cmp	r3, #0
 8005558:	d123      	bne.n	80055a2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800555a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800555c:	f000 fabf 	bl	8005ade <prvIsQueueEmpty>
 8005560:	4603      	mov	r3, r0
 8005562:	2b00      	cmp	r3, #0
 8005564:	d017      	beq.n	8005596 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005566:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005568:	3324      	adds	r3, #36	@ 0x24
 800556a:	687a      	ldr	r2, [r7, #4]
 800556c:	4611      	mov	r1, r2
 800556e:	4618      	mov	r0, r3
 8005570:	f000 fed4 	bl	800631c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005574:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005576:	f000 fa60 	bl	8005a3a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800557a:	f000 fd1b 	bl	8005fb4 <xTaskResumeAll>
 800557e:	4603      	mov	r3, r0
 8005580:	2b00      	cmp	r3, #0
 8005582:	d189      	bne.n	8005498 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005584:	4b0f      	ldr	r3, [pc, #60]	@ (80055c4 <xQueueReceive+0x1c0>)
 8005586:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800558a:	601a      	str	r2, [r3, #0]
 800558c:	f3bf 8f4f 	dsb	sy
 8005590:	f3bf 8f6f 	isb	sy
 8005594:	e780      	b.n	8005498 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005596:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005598:	f000 fa4f 	bl	8005a3a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800559c:	f000 fd0a 	bl	8005fb4 <xTaskResumeAll>
 80055a0:	e77a      	b.n	8005498 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80055a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80055a4:	f000 fa49 	bl	8005a3a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80055a8:	f000 fd04 	bl	8005fb4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80055ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80055ae:	f000 fa96 	bl	8005ade <prvIsQueueEmpty>
 80055b2:	4603      	mov	r3, r0
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	f43f af6f 	beq.w	8005498 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80055ba:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80055bc:	4618      	mov	r0, r3
 80055be:	3730      	adds	r7, #48	@ 0x30
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bd80      	pop	{r7, pc}
 80055c4:	e000ed04 	.word	0xe000ed04

080055c8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b08e      	sub	sp, #56	@ 0x38
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
 80055d0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80055d2:	2300      	movs	r3, #0
 80055d4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80055da:	2300      	movs	r3, #0
 80055dc:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80055de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d10b      	bne.n	80055fc <xQueueSemaphoreTake+0x34>
	__asm volatile
 80055e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055e8:	f383 8811 	msr	BASEPRI, r3
 80055ec:	f3bf 8f6f 	isb	sy
 80055f0:	f3bf 8f4f 	dsb	sy
 80055f4:	623b      	str	r3, [r7, #32]
}
 80055f6:	bf00      	nop
 80055f8:	bf00      	nop
 80055fa:	e7fd      	b.n	80055f8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80055fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005600:	2b00      	cmp	r3, #0
 8005602:	d00b      	beq.n	800561c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005604:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005608:	f383 8811 	msr	BASEPRI, r3
 800560c:	f3bf 8f6f 	isb	sy
 8005610:	f3bf 8f4f 	dsb	sy
 8005614:	61fb      	str	r3, [r7, #28]
}
 8005616:	bf00      	nop
 8005618:	bf00      	nop
 800561a:	e7fd      	b.n	8005618 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800561c:	f001 f864 	bl	80066e8 <xTaskGetSchedulerState>
 8005620:	4603      	mov	r3, r0
 8005622:	2b00      	cmp	r3, #0
 8005624:	d102      	bne.n	800562c <xQueueSemaphoreTake+0x64>
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d101      	bne.n	8005630 <xQueueSemaphoreTake+0x68>
 800562c:	2301      	movs	r3, #1
 800562e:	e000      	b.n	8005632 <xQueueSemaphoreTake+0x6a>
 8005630:	2300      	movs	r3, #0
 8005632:	2b00      	cmp	r3, #0
 8005634:	d10b      	bne.n	800564e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8005636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800563a:	f383 8811 	msr	BASEPRI, r3
 800563e:	f3bf 8f6f 	isb	sy
 8005642:	f3bf 8f4f 	dsb	sy
 8005646:	61bb      	str	r3, [r7, #24]
}
 8005648:	bf00      	nop
 800564a:	bf00      	nop
 800564c:	e7fd      	b.n	800564a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800564e:	f001 fc3d 	bl	8006ecc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005652:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005654:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005656:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800565a:	2b00      	cmp	r3, #0
 800565c:	d024      	beq.n	80056a8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800565e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005660:	1e5a      	subs	r2, r3, #1
 8005662:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005664:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d104      	bne.n	8005678 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800566e:	f001 f9e7 	bl	8006a40 <pvTaskIncrementMutexHeldCount>
 8005672:	4602      	mov	r2, r0
 8005674:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005676:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005678:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800567a:	691b      	ldr	r3, [r3, #16]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d00f      	beq.n	80056a0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005680:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005682:	3310      	adds	r3, #16
 8005684:	4618      	mov	r0, r3
 8005686:	f000 fe6f 	bl	8006368 <xTaskRemoveFromEventList>
 800568a:	4603      	mov	r3, r0
 800568c:	2b00      	cmp	r3, #0
 800568e:	d007      	beq.n	80056a0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005690:	4b54      	ldr	r3, [pc, #336]	@ (80057e4 <xQueueSemaphoreTake+0x21c>)
 8005692:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005696:	601a      	str	r2, [r3, #0]
 8005698:	f3bf 8f4f 	dsb	sy
 800569c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80056a0:	f001 fc44 	bl	8006f2c <vPortExitCritical>
				return pdPASS;
 80056a4:	2301      	movs	r3, #1
 80056a6:	e098      	b.n	80057da <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d112      	bne.n	80056d4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80056ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d00b      	beq.n	80056cc <xQueueSemaphoreTake+0x104>
	__asm volatile
 80056b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056b8:	f383 8811 	msr	BASEPRI, r3
 80056bc:	f3bf 8f6f 	isb	sy
 80056c0:	f3bf 8f4f 	dsb	sy
 80056c4:	617b      	str	r3, [r7, #20]
}
 80056c6:	bf00      	nop
 80056c8:	bf00      	nop
 80056ca:	e7fd      	b.n	80056c8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80056cc:	f001 fc2e 	bl	8006f2c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80056d0:	2300      	movs	r3, #0
 80056d2:	e082      	b.n	80057da <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80056d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d106      	bne.n	80056e8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80056da:	f107 030c 	add.w	r3, r7, #12
 80056de:	4618      	mov	r0, r3
 80056e0:	f000 fea6 	bl	8006430 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80056e4:	2301      	movs	r3, #1
 80056e6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80056e8:	f001 fc20 	bl	8006f2c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80056ec:	f000 fc54 	bl	8005f98 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80056f0:	f001 fbec 	bl	8006ecc <vPortEnterCritical>
 80056f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056f6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80056fa:	b25b      	sxtb	r3, r3
 80056fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005700:	d103      	bne.n	800570a <xQueueSemaphoreTake+0x142>
 8005702:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005704:	2200      	movs	r2, #0
 8005706:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800570a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800570c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005710:	b25b      	sxtb	r3, r3
 8005712:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005716:	d103      	bne.n	8005720 <xQueueSemaphoreTake+0x158>
 8005718:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800571a:	2200      	movs	r2, #0
 800571c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005720:	f001 fc04 	bl	8006f2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005724:	463a      	mov	r2, r7
 8005726:	f107 030c 	add.w	r3, r7, #12
 800572a:	4611      	mov	r1, r2
 800572c:	4618      	mov	r0, r3
 800572e:	f000 fe95 	bl	800645c <xTaskCheckForTimeOut>
 8005732:	4603      	mov	r3, r0
 8005734:	2b00      	cmp	r3, #0
 8005736:	d132      	bne.n	800579e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005738:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800573a:	f000 f9d0 	bl	8005ade <prvIsQueueEmpty>
 800573e:	4603      	mov	r3, r0
 8005740:	2b00      	cmp	r3, #0
 8005742:	d026      	beq.n	8005792 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d109      	bne.n	8005760 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800574c:	f001 fbbe 	bl	8006ecc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005750:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005752:	689b      	ldr	r3, [r3, #8]
 8005754:	4618      	mov	r0, r3
 8005756:	f000 ffe5 	bl	8006724 <xTaskPriorityInherit>
 800575a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800575c:	f001 fbe6 	bl	8006f2c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005760:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005762:	3324      	adds	r3, #36	@ 0x24
 8005764:	683a      	ldr	r2, [r7, #0]
 8005766:	4611      	mov	r1, r2
 8005768:	4618      	mov	r0, r3
 800576a:	f000 fdd7 	bl	800631c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800576e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005770:	f000 f963 	bl	8005a3a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005774:	f000 fc1e 	bl	8005fb4 <xTaskResumeAll>
 8005778:	4603      	mov	r3, r0
 800577a:	2b00      	cmp	r3, #0
 800577c:	f47f af67 	bne.w	800564e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8005780:	4b18      	ldr	r3, [pc, #96]	@ (80057e4 <xQueueSemaphoreTake+0x21c>)
 8005782:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005786:	601a      	str	r2, [r3, #0]
 8005788:	f3bf 8f4f 	dsb	sy
 800578c:	f3bf 8f6f 	isb	sy
 8005790:	e75d      	b.n	800564e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005792:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005794:	f000 f951 	bl	8005a3a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005798:	f000 fc0c 	bl	8005fb4 <xTaskResumeAll>
 800579c:	e757      	b.n	800564e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800579e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80057a0:	f000 f94b 	bl	8005a3a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80057a4:	f000 fc06 	bl	8005fb4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80057a8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80057aa:	f000 f998 	bl	8005ade <prvIsQueueEmpty>
 80057ae:	4603      	mov	r3, r0
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	f43f af4c 	beq.w	800564e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80057b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d00d      	beq.n	80057d8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80057bc:	f001 fb86 	bl	8006ecc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80057c0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80057c2:	f000 f893 	bl	80058ec <prvGetDisinheritPriorityAfterTimeout>
 80057c6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80057c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057ca:	689b      	ldr	r3, [r3, #8]
 80057cc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80057ce:	4618      	mov	r0, r3
 80057d0:	f001 f8a6 	bl	8006920 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80057d4:	f001 fbaa 	bl	8006f2c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80057d8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80057da:	4618      	mov	r0, r3
 80057dc:	3738      	adds	r7, #56	@ 0x38
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}
 80057e2:	bf00      	nop
 80057e4:	e000ed04 	.word	0xe000ed04

080057e8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b08e      	sub	sp, #56	@ 0x38
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	60f8      	str	r0, [r7, #12]
 80057f0:	60b9      	str	r1, [r7, #8]
 80057f2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80057f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d10b      	bne.n	8005816 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80057fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005802:	f383 8811 	msr	BASEPRI, r3
 8005806:	f3bf 8f6f 	isb	sy
 800580a:	f3bf 8f4f 	dsb	sy
 800580e:	623b      	str	r3, [r7, #32]
}
 8005810:	bf00      	nop
 8005812:	bf00      	nop
 8005814:	e7fd      	b.n	8005812 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d103      	bne.n	8005824 <xQueueReceiveFromISR+0x3c>
 800581c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800581e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005820:	2b00      	cmp	r3, #0
 8005822:	d101      	bne.n	8005828 <xQueueReceiveFromISR+0x40>
 8005824:	2301      	movs	r3, #1
 8005826:	e000      	b.n	800582a <xQueueReceiveFromISR+0x42>
 8005828:	2300      	movs	r3, #0
 800582a:	2b00      	cmp	r3, #0
 800582c:	d10b      	bne.n	8005846 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800582e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005832:	f383 8811 	msr	BASEPRI, r3
 8005836:	f3bf 8f6f 	isb	sy
 800583a:	f3bf 8f4f 	dsb	sy
 800583e:	61fb      	str	r3, [r7, #28]
}
 8005840:	bf00      	nop
 8005842:	bf00      	nop
 8005844:	e7fd      	b.n	8005842 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005846:	f001 fc03 	bl	8007050 <vPortValidateInterruptPriority>
	__asm volatile
 800584a:	f3ef 8211 	mrs	r2, BASEPRI
 800584e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005852:	f383 8811 	msr	BASEPRI, r3
 8005856:	f3bf 8f6f 	isb	sy
 800585a:	f3bf 8f4f 	dsb	sy
 800585e:	61ba      	str	r2, [r7, #24]
 8005860:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8005862:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005864:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005868:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800586a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800586c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800586e:	2b00      	cmp	r3, #0
 8005870:	d02f      	beq.n	80058d2 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8005872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005874:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005878:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800587c:	68b9      	ldr	r1, [r7, #8]
 800587e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005880:	f000 f8b5 	bl	80059ee <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005884:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005886:	1e5a      	subs	r2, r3, #1
 8005888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800588a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800588c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005890:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005894:	d112      	bne.n	80058bc <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005898:	691b      	ldr	r3, [r3, #16]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d016      	beq.n	80058cc <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800589e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058a0:	3310      	adds	r3, #16
 80058a2:	4618      	mov	r0, r3
 80058a4:	f000 fd60 	bl	8006368 <xTaskRemoveFromEventList>
 80058a8:	4603      	mov	r3, r0
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d00e      	beq.n	80058cc <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d00b      	beq.n	80058cc <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2201      	movs	r2, #1
 80058b8:	601a      	str	r2, [r3, #0]
 80058ba:	e007      	b.n	80058cc <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80058bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80058c0:	3301      	adds	r3, #1
 80058c2:	b2db      	uxtb	r3, r3
 80058c4:	b25a      	sxtb	r2, r3
 80058c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80058cc:	2301      	movs	r3, #1
 80058ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80058d0:	e001      	b.n	80058d6 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80058d2:	2300      	movs	r3, #0
 80058d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80058d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058d8:	613b      	str	r3, [r7, #16]
	__asm volatile
 80058da:	693b      	ldr	r3, [r7, #16]
 80058dc:	f383 8811 	msr	BASEPRI, r3
}
 80058e0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80058e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	3738      	adds	r7, #56	@ 0x38
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd80      	pop	{r7, pc}

080058ec <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80058ec:	b480      	push	{r7}
 80058ee:	b085      	sub	sp, #20
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d006      	beq.n	800590a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f1c3 0307 	rsb	r3, r3, #7
 8005906:	60fb      	str	r3, [r7, #12]
 8005908:	e001      	b.n	800590e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800590a:	2300      	movs	r3, #0
 800590c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800590e:	68fb      	ldr	r3, [r7, #12]
	}
 8005910:	4618      	mov	r0, r3
 8005912:	3714      	adds	r7, #20
 8005914:	46bd      	mov	sp, r7
 8005916:	bc80      	pop	{r7}
 8005918:	4770      	bx	lr

0800591a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800591a:	b580      	push	{r7, lr}
 800591c:	b086      	sub	sp, #24
 800591e:	af00      	add	r7, sp, #0
 8005920:	60f8      	str	r0, [r7, #12]
 8005922:	60b9      	str	r1, [r7, #8]
 8005924:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005926:	2300      	movs	r3, #0
 8005928:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800592e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005934:	2b00      	cmp	r3, #0
 8005936:	d10d      	bne.n	8005954 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d14d      	bne.n	80059dc <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	689b      	ldr	r3, [r3, #8]
 8005944:	4618      	mov	r0, r3
 8005946:	f000 ff63 	bl	8006810 <xTaskPriorityDisinherit>
 800594a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2200      	movs	r2, #0
 8005950:	609a      	str	r2, [r3, #8]
 8005952:	e043      	b.n	80059dc <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d119      	bne.n	800598e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	6858      	ldr	r0, [r3, #4]
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005962:	461a      	mov	r2, r3
 8005964:	68b9      	ldr	r1, [r7, #8]
 8005966:	f001 fdcb 	bl	8007500 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	685a      	ldr	r2, [r3, #4]
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005972:	441a      	add	r2, r3
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	685a      	ldr	r2, [r3, #4]
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	689b      	ldr	r3, [r3, #8]
 8005980:	429a      	cmp	r2, r3
 8005982:	d32b      	bcc.n	80059dc <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681a      	ldr	r2, [r3, #0]
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	605a      	str	r2, [r3, #4]
 800598c:	e026      	b.n	80059dc <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	68d8      	ldr	r0, [r3, #12]
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005996:	461a      	mov	r2, r3
 8005998:	68b9      	ldr	r1, [r7, #8]
 800599a:	f001 fdb1 	bl	8007500 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	68da      	ldr	r2, [r3, #12]
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059a6:	425b      	negs	r3, r3
 80059a8:	441a      	add	r2, r3
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	68da      	ldr	r2, [r3, #12]
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	429a      	cmp	r2, r3
 80059b8:	d207      	bcs.n	80059ca <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	689a      	ldr	r2, [r3, #8]
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059c2:	425b      	negs	r3, r3
 80059c4:	441a      	add	r2, r3
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2b02      	cmp	r3, #2
 80059ce:	d105      	bne.n	80059dc <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80059d0:	693b      	ldr	r3, [r7, #16]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d002      	beq.n	80059dc <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80059d6:	693b      	ldr	r3, [r7, #16]
 80059d8:	3b01      	subs	r3, #1
 80059da:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80059dc:	693b      	ldr	r3, [r7, #16]
 80059de:	1c5a      	adds	r2, r3, #1
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80059e4:	697b      	ldr	r3, [r7, #20]
}
 80059e6:	4618      	mov	r0, r3
 80059e8:	3718      	adds	r7, #24
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd80      	pop	{r7, pc}

080059ee <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80059ee:	b580      	push	{r7, lr}
 80059f0:	b082      	sub	sp, #8
 80059f2:	af00      	add	r7, sp, #0
 80059f4:	6078      	str	r0, [r7, #4]
 80059f6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d018      	beq.n	8005a32 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	68da      	ldr	r2, [r3, #12]
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a08:	441a      	add	r2, r3
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	68da      	ldr	r2, [r3, #12]
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	689b      	ldr	r3, [r3, #8]
 8005a16:	429a      	cmp	r2, r3
 8005a18:	d303      	bcc.n	8005a22 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681a      	ldr	r2, [r3, #0]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	68d9      	ldr	r1, [r3, #12]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a2a:	461a      	mov	r2, r3
 8005a2c:	6838      	ldr	r0, [r7, #0]
 8005a2e:	f001 fd67 	bl	8007500 <memcpy>
	}
}
 8005a32:	bf00      	nop
 8005a34:	3708      	adds	r7, #8
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bd80      	pop	{r7, pc}

08005a3a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005a3a:	b580      	push	{r7, lr}
 8005a3c:	b084      	sub	sp, #16
 8005a3e:	af00      	add	r7, sp, #0
 8005a40:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005a42:	f001 fa43 	bl	8006ecc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005a4c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005a4e:	e011      	b.n	8005a74 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d012      	beq.n	8005a7e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	3324      	adds	r3, #36	@ 0x24
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	f000 fc83 	bl	8006368 <xTaskRemoveFromEventList>
 8005a62:	4603      	mov	r3, r0
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d001      	beq.n	8005a6c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005a68:	f000 fd5c 	bl	8006524 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005a6c:	7bfb      	ldrb	r3, [r7, #15]
 8005a6e:	3b01      	subs	r3, #1
 8005a70:	b2db      	uxtb	r3, r3
 8005a72:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005a74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	dce9      	bgt.n	8005a50 <prvUnlockQueue+0x16>
 8005a7c:	e000      	b.n	8005a80 <prvUnlockQueue+0x46>
					break;
 8005a7e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	22ff      	movs	r2, #255	@ 0xff
 8005a84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005a88:	f001 fa50 	bl	8006f2c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005a8c:	f001 fa1e 	bl	8006ecc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005a96:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005a98:	e011      	b.n	8005abe <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	691b      	ldr	r3, [r3, #16]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d012      	beq.n	8005ac8 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	3310      	adds	r3, #16
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	f000 fc5e 	bl	8006368 <xTaskRemoveFromEventList>
 8005aac:	4603      	mov	r3, r0
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d001      	beq.n	8005ab6 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005ab2:	f000 fd37 	bl	8006524 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005ab6:	7bbb      	ldrb	r3, [r7, #14]
 8005ab8:	3b01      	subs	r3, #1
 8005aba:	b2db      	uxtb	r3, r3
 8005abc:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005abe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	dce9      	bgt.n	8005a9a <prvUnlockQueue+0x60>
 8005ac6:	e000      	b.n	8005aca <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005ac8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	22ff      	movs	r2, #255	@ 0xff
 8005ace:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005ad2:	f001 fa2b 	bl	8006f2c <vPortExitCritical>
}
 8005ad6:	bf00      	nop
 8005ad8:	3710      	adds	r7, #16
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}

08005ade <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005ade:	b580      	push	{r7, lr}
 8005ae0:	b084      	sub	sp, #16
 8005ae2:	af00      	add	r7, sp, #0
 8005ae4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005ae6:	f001 f9f1 	bl	8006ecc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d102      	bne.n	8005af8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005af2:	2301      	movs	r3, #1
 8005af4:	60fb      	str	r3, [r7, #12]
 8005af6:	e001      	b.n	8005afc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005af8:	2300      	movs	r3, #0
 8005afa:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005afc:	f001 fa16 	bl	8006f2c <vPortExitCritical>

	return xReturn;
 8005b00:	68fb      	ldr	r3, [r7, #12]
}
 8005b02:	4618      	mov	r0, r3
 8005b04:	3710      	adds	r7, #16
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bd80      	pop	{r7, pc}

08005b0a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005b0a:	b580      	push	{r7, lr}
 8005b0c:	b084      	sub	sp, #16
 8005b0e:	af00      	add	r7, sp, #0
 8005b10:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005b12:	f001 f9db 	bl	8006ecc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b1e:	429a      	cmp	r2, r3
 8005b20:	d102      	bne.n	8005b28 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005b22:	2301      	movs	r3, #1
 8005b24:	60fb      	str	r3, [r7, #12]
 8005b26:	e001      	b.n	8005b2c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005b28:	2300      	movs	r3, #0
 8005b2a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005b2c:	f001 f9fe 	bl	8006f2c <vPortExitCritical>

	return xReturn;
 8005b30:	68fb      	ldr	r3, [r7, #12]
}
 8005b32:	4618      	mov	r0, r3
 8005b34:	3710      	adds	r7, #16
 8005b36:	46bd      	mov	sp, r7
 8005b38:	bd80      	pop	{r7, pc}

08005b3a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005b3a:	b580      	push	{r7, lr}
 8005b3c:	b08e      	sub	sp, #56	@ 0x38
 8005b3e:	af04      	add	r7, sp, #16
 8005b40:	60f8      	str	r0, [r7, #12]
 8005b42:	60b9      	str	r1, [r7, #8]
 8005b44:	607a      	str	r2, [r7, #4]
 8005b46:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005b48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d10b      	bne.n	8005b66 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005b4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b52:	f383 8811 	msr	BASEPRI, r3
 8005b56:	f3bf 8f6f 	isb	sy
 8005b5a:	f3bf 8f4f 	dsb	sy
 8005b5e:	623b      	str	r3, [r7, #32]
}
 8005b60:	bf00      	nop
 8005b62:	bf00      	nop
 8005b64:	e7fd      	b.n	8005b62 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005b66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d10b      	bne.n	8005b84 <xTaskCreateStatic+0x4a>
	__asm volatile
 8005b6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b70:	f383 8811 	msr	BASEPRI, r3
 8005b74:	f3bf 8f6f 	isb	sy
 8005b78:	f3bf 8f4f 	dsb	sy
 8005b7c:	61fb      	str	r3, [r7, #28]
}
 8005b7e:	bf00      	nop
 8005b80:	bf00      	nop
 8005b82:	e7fd      	b.n	8005b80 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005b84:	2354      	movs	r3, #84	@ 0x54
 8005b86:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005b88:	693b      	ldr	r3, [r7, #16]
 8005b8a:	2b54      	cmp	r3, #84	@ 0x54
 8005b8c:	d00b      	beq.n	8005ba6 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b92:	f383 8811 	msr	BASEPRI, r3
 8005b96:	f3bf 8f6f 	isb	sy
 8005b9a:	f3bf 8f4f 	dsb	sy
 8005b9e:	61bb      	str	r3, [r7, #24]
}
 8005ba0:	bf00      	nop
 8005ba2:	bf00      	nop
 8005ba4:	e7fd      	b.n	8005ba2 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005ba6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005ba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d01e      	beq.n	8005bec <xTaskCreateStatic+0xb2>
 8005bae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d01b      	beq.n	8005bec <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005bb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bb6:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005bbc:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bc0:	2202      	movs	r2, #2
 8005bc2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	9303      	str	r3, [sp, #12]
 8005bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bcc:	9302      	str	r3, [sp, #8]
 8005bce:	f107 0314 	add.w	r3, r7, #20
 8005bd2:	9301      	str	r3, [sp, #4]
 8005bd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bd6:	9300      	str	r3, [sp, #0]
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	687a      	ldr	r2, [r7, #4]
 8005bdc:	68b9      	ldr	r1, [r7, #8]
 8005bde:	68f8      	ldr	r0, [r7, #12]
 8005be0:	f000 f850 	bl	8005c84 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005be4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005be6:	f000 f8d5 	bl	8005d94 <prvAddNewTaskToReadyList>
 8005bea:	e001      	b.n	8005bf0 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005bec:	2300      	movs	r3, #0
 8005bee:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005bf0:	697b      	ldr	r3, [r7, #20]
	}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	3728      	adds	r7, #40	@ 0x28
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}

08005bfa <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005bfa:	b580      	push	{r7, lr}
 8005bfc:	b08c      	sub	sp, #48	@ 0x30
 8005bfe:	af04      	add	r7, sp, #16
 8005c00:	60f8      	str	r0, [r7, #12]
 8005c02:	60b9      	str	r1, [r7, #8]
 8005c04:	603b      	str	r3, [r7, #0]
 8005c06:	4613      	mov	r3, r2
 8005c08:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005c0a:	88fb      	ldrh	r3, [r7, #6]
 8005c0c:	009b      	lsls	r3, r3, #2
 8005c0e:	4618      	mov	r0, r3
 8005c10:	f001 fa5e 	bl	80070d0 <pvPortMalloc>
 8005c14:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005c16:	697b      	ldr	r3, [r7, #20]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d00e      	beq.n	8005c3a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005c1c:	2054      	movs	r0, #84	@ 0x54
 8005c1e:	f001 fa57 	bl	80070d0 <pvPortMalloc>
 8005c22:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005c24:	69fb      	ldr	r3, [r7, #28]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d003      	beq.n	8005c32 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005c2a:	69fb      	ldr	r3, [r7, #28]
 8005c2c:	697a      	ldr	r2, [r7, #20]
 8005c2e:	631a      	str	r2, [r3, #48]	@ 0x30
 8005c30:	e005      	b.n	8005c3e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005c32:	6978      	ldr	r0, [r7, #20]
 8005c34:	f001 fb1a 	bl	800726c <vPortFree>
 8005c38:	e001      	b.n	8005c3e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005c3e:	69fb      	ldr	r3, [r7, #28]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d017      	beq.n	8005c74 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005c44:	69fb      	ldr	r3, [r7, #28]
 8005c46:	2200      	movs	r2, #0
 8005c48:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005c4c:	88fa      	ldrh	r2, [r7, #6]
 8005c4e:	2300      	movs	r3, #0
 8005c50:	9303      	str	r3, [sp, #12]
 8005c52:	69fb      	ldr	r3, [r7, #28]
 8005c54:	9302      	str	r3, [sp, #8]
 8005c56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c58:	9301      	str	r3, [sp, #4]
 8005c5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c5c:	9300      	str	r3, [sp, #0]
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	68b9      	ldr	r1, [r7, #8]
 8005c62:	68f8      	ldr	r0, [r7, #12]
 8005c64:	f000 f80e 	bl	8005c84 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005c68:	69f8      	ldr	r0, [r7, #28]
 8005c6a:	f000 f893 	bl	8005d94 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	61bb      	str	r3, [r7, #24]
 8005c72:	e002      	b.n	8005c7a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005c74:	f04f 33ff 	mov.w	r3, #4294967295
 8005c78:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005c7a:	69bb      	ldr	r3, [r7, #24]
	}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3720      	adds	r7, #32
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}

08005c84 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b088      	sub	sp, #32
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	60f8      	str	r0, [r7, #12]
 8005c8c:	60b9      	str	r1, [r7, #8]
 8005c8e:	607a      	str	r2, [r7, #4]
 8005c90:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005c92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c94:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005c9c:	3b01      	subs	r3, #1
 8005c9e:	009b      	lsls	r3, r3, #2
 8005ca0:	4413      	add	r3, r2
 8005ca2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005ca4:	69bb      	ldr	r3, [r7, #24]
 8005ca6:	f023 0307 	bic.w	r3, r3, #7
 8005caa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005cac:	69bb      	ldr	r3, [r7, #24]
 8005cae:	f003 0307 	and.w	r3, r3, #7
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d00b      	beq.n	8005cce <prvInitialiseNewTask+0x4a>
	__asm volatile
 8005cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cba:	f383 8811 	msr	BASEPRI, r3
 8005cbe:	f3bf 8f6f 	isb	sy
 8005cc2:	f3bf 8f4f 	dsb	sy
 8005cc6:	617b      	str	r3, [r7, #20]
}
 8005cc8:	bf00      	nop
 8005cca:	bf00      	nop
 8005ccc:	e7fd      	b.n	8005cca <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005cce:	68bb      	ldr	r3, [r7, #8]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d01f      	beq.n	8005d14 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	61fb      	str	r3, [r7, #28]
 8005cd8:	e012      	b.n	8005d00 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005cda:	68ba      	ldr	r2, [r7, #8]
 8005cdc:	69fb      	ldr	r3, [r7, #28]
 8005cde:	4413      	add	r3, r2
 8005ce0:	7819      	ldrb	r1, [r3, #0]
 8005ce2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ce4:	69fb      	ldr	r3, [r7, #28]
 8005ce6:	4413      	add	r3, r2
 8005ce8:	3334      	adds	r3, #52	@ 0x34
 8005cea:	460a      	mov	r2, r1
 8005cec:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005cee:	68ba      	ldr	r2, [r7, #8]
 8005cf0:	69fb      	ldr	r3, [r7, #28]
 8005cf2:	4413      	add	r3, r2
 8005cf4:	781b      	ldrb	r3, [r3, #0]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d006      	beq.n	8005d08 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005cfa:	69fb      	ldr	r3, [r7, #28]
 8005cfc:	3301      	adds	r3, #1
 8005cfe:	61fb      	str	r3, [r7, #28]
 8005d00:	69fb      	ldr	r3, [r7, #28]
 8005d02:	2b0f      	cmp	r3, #15
 8005d04:	d9e9      	bls.n	8005cda <prvInitialiseNewTask+0x56>
 8005d06:	e000      	b.n	8005d0a <prvInitialiseNewTask+0x86>
			{
				break;
 8005d08:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005d0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d12:	e003      	b.n	8005d1c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005d14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d16:	2200      	movs	r2, #0
 8005d18:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005d1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d1e:	2b06      	cmp	r3, #6
 8005d20:	d901      	bls.n	8005d26 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005d22:	2306      	movs	r3, #6
 8005d24:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d28:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005d2a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d2e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005d30:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005d32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d34:	2200      	movs	r2, #0
 8005d36:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005d38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d3a:	3304      	adds	r3, #4
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	f7fe ffb0 	bl	8004ca2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d44:	3318      	adds	r3, #24
 8005d46:	4618      	mov	r0, r3
 8005d48:	f7fe ffab 	bl	8004ca2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d50:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d54:	f1c3 0207 	rsb	r2, r3, #7
 8005d58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d5a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005d5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d60:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005d62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d64:	2200      	movs	r2, #0
 8005d66:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005d68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005d70:	683a      	ldr	r2, [r7, #0]
 8005d72:	68f9      	ldr	r1, [r7, #12]
 8005d74:	69b8      	ldr	r0, [r7, #24]
 8005d76:	f000 ffb9 	bl	8006cec <pxPortInitialiseStack>
 8005d7a:	4602      	mov	r2, r0
 8005d7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d7e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005d80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d002      	beq.n	8005d8c <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005d86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d8a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005d8c:	bf00      	nop
 8005d8e:	3720      	adds	r7, #32
 8005d90:	46bd      	mov	sp, r7
 8005d92:	bd80      	pop	{r7, pc}

08005d94 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b082      	sub	sp, #8
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005d9c:	f001 f896 	bl	8006ecc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005da0:	4b2a      	ldr	r3, [pc, #168]	@ (8005e4c <prvAddNewTaskToReadyList+0xb8>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	3301      	adds	r3, #1
 8005da6:	4a29      	ldr	r2, [pc, #164]	@ (8005e4c <prvAddNewTaskToReadyList+0xb8>)
 8005da8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005daa:	4b29      	ldr	r3, [pc, #164]	@ (8005e50 <prvAddNewTaskToReadyList+0xbc>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d109      	bne.n	8005dc6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005db2:	4a27      	ldr	r2, [pc, #156]	@ (8005e50 <prvAddNewTaskToReadyList+0xbc>)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005db8:	4b24      	ldr	r3, [pc, #144]	@ (8005e4c <prvAddNewTaskToReadyList+0xb8>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	2b01      	cmp	r3, #1
 8005dbe:	d110      	bne.n	8005de2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005dc0:	f000 fbd4 	bl	800656c <prvInitialiseTaskLists>
 8005dc4:	e00d      	b.n	8005de2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005dc6:	4b23      	ldr	r3, [pc, #140]	@ (8005e54 <prvAddNewTaskToReadyList+0xc0>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d109      	bne.n	8005de2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005dce:	4b20      	ldr	r3, [pc, #128]	@ (8005e50 <prvAddNewTaskToReadyList+0xbc>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dd8:	429a      	cmp	r2, r3
 8005dda:	d802      	bhi.n	8005de2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005ddc:	4a1c      	ldr	r2, [pc, #112]	@ (8005e50 <prvAddNewTaskToReadyList+0xbc>)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005de2:	4b1d      	ldr	r3, [pc, #116]	@ (8005e58 <prvAddNewTaskToReadyList+0xc4>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	3301      	adds	r3, #1
 8005de8:	4a1b      	ldr	r2, [pc, #108]	@ (8005e58 <prvAddNewTaskToReadyList+0xc4>)
 8005dea:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005df0:	2201      	movs	r2, #1
 8005df2:	409a      	lsls	r2, r3
 8005df4:	4b19      	ldr	r3, [pc, #100]	@ (8005e5c <prvAddNewTaskToReadyList+0xc8>)
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	4a18      	ldr	r2, [pc, #96]	@ (8005e5c <prvAddNewTaskToReadyList+0xc8>)
 8005dfc:	6013      	str	r3, [r2, #0]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e02:	4613      	mov	r3, r2
 8005e04:	009b      	lsls	r3, r3, #2
 8005e06:	4413      	add	r3, r2
 8005e08:	009b      	lsls	r3, r3, #2
 8005e0a:	4a15      	ldr	r2, [pc, #84]	@ (8005e60 <prvAddNewTaskToReadyList+0xcc>)
 8005e0c:	441a      	add	r2, r3
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	3304      	adds	r3, #4
 8005e12:	4619      	mov	r1, r3
 8005e14:	4610      	mov	r0, r2
 8005e16:	f7fe ff50 	bl	8004cba <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005e1a:	f001 f887 	bl	8006f2c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005e1e:	4b0d      	ldr	r3, [pc, #52]	@ (8005e54 <prvAddNewTaskToReadyList+0xc0>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d00e      	beq.n	8005e44 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005e26:	4b0a      	ldr	r3, [pc, #40]	@ (8005e50 <prvAddNewTaskToReadyList+0xbc>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e30:	429a      	cmp	r2, r3
 8005e32:	d207      	bcs.n	8005e44 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005e34:	4b0b      	ldr	r3, [pc, #44]	@ (8005e64 <prvAddNewTaskToReadyList+0xd0>)
 8005e36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e3a:	601a      	str	r2, [r3, #0]
 8005e3c:	f3bf 8f4f 	dsb	sy
 8005e40:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005e44:	bf00      	nop
 8005e46:	3708      	adds	r7, #8
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	bd80      	pop	{r7, pc}
 8005e4c:	200008e0 	.word	0x200008e0
 8005e50:	200007e0 	.word	0x200007e0
 8005e54:	200008ec 	.word	0x200008ec
 8005e58:	200008fc 	.word	0x200008fc
 8005e5c:	200008e8 	.word	0x200008e8
 8005e60:	200007e4 	.word	0x200007e4
 8005e64:	e000ed04 	.word	0xe000ed04

08005e68 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b084      	sub	sp, #16
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005e70:	2300      	movs	r3, #0
 8005e72:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d018      	beq.n	8005eac <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005e7a:	4b14      	ldr	r3, [pc, #80]	@ (8005ecc <vTaskDelay+0x64>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d00b      	beq.n	8005e9a <vTaskDelay+0x32>
	__asm volatile
 8005e82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e86:	f383 8811 	msr	BASEPRI, r3
 8005e8a:	f3bf 8f6f 	isb	sy
 8005e8e:	f3bf 8f4f 	dsb	sy
 8005e92:	60bb      	str	r3, [r7, #8]
}
 8005e94:	bf00      	nop
 8005e96:	bf00      	nop
 8005e98:	e7fd      	b.n	8005e96 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005e9a:	f000 f87d 	bl	8005f98 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005e9e:	2100      	movs	r1, #0
 8005ea0:	6878      	ldr	r0, [r7, #4]
 8005ea2:	f000 febd 	bl	8006c20 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005ea6:	f000 f885 	bl	8005fb4 <xTaskResumeAll>
 8005eaa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d107      	bne.n	8005ec2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005eb2:	4b07      	ldr	r3, [pc, #28]	@ (8005ed0 <vTaskDelay+0x68>)
 8005eb4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005eb8:	601a      	str	r2, [r3, #0]
 8005eba:	f3bf 8f4f 	dsb	sy
 8005ebe:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005ec2:	bf00      	nop
 8005ec4:	3710      	adds	r7, #16
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bd80      	pop	{r7, pc}
 8005eca:	bf00      	nop
 8005ecc:	20000908 	.word	0x20000908
 8005ed0:	e000ed04 	.word	0xe000ed04

08005ed4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b08a      	sub	sp, #40	@ 0x28
 8005ed8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005eda:	2300      	movs	r3, #0
 8005edc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005ede:	2300      	movs	r3, #0
 8005ee0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005ee2:	463a      	mov	r2, r7
 8005ee4:	1d39      	adds	r1, r7, #4
 8005ee6:	f107 0308 	add.w	r3, r7, #8
 8005eea:	4618      	mov	r0, r3
 8005eec:	f7fa f930 	bl	8000150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005ef0:	6839      	ldr	r1, [r7, #0]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	68ba      	ldr	r2, [r7, #8]
 8005ef6:	9202      	str	r2, [sp, #8]
 8005ef8:	9301      	str	r3, [sp, #4]
 8005efa:	2300      	movs	r3, #0
 8005efc:	9300      	str	r3, [sp, #0]
 8005efe:	2300      	movs	r3, #0
 8005f00:	460a      	mov	r2, r1
 8005f02:	491f      	ldr	r1, [pc, #124]	@ (8005f80 <vTaskStartScheduler+0xac>)
 8005f04:	481f      	ldr	r0, [pc, #124]	@ (8005f84 <vTaskStartScheduler+0xb0>)
 8005f06:	f7ff fe18 	bl	8005b3a <xTaskCreateStatic>
 8005f0a:	4603      	mov	r3, r0
 8005f0c:	4a1e      	ldr	r2, [pc, #120]	@ (8005f88 <vTaskStartScheduler+0xb4>)
 8005f0e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005f10:	4b1d      	ldr	r3, [pc, #116]	@ (8005f88 <vTaskStartScheduler+0xb4>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d002      	beq.n	8005f1e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	617b      	str	r3, [r7, #20]
 8005f1c:	e001      	b.n	8005f22 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005f1e:	2300      	movs	r3, #0
 8005f20:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005f22:	697b      	ldr	r3, [r7, #20]
 8005f24:	2b01      	cmp	r3, #1
 8005f26:	d116      	bne.n	8005f56 <vTaskStartScheduler+0x82>
	__asm volatile
 8005f28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f2c:	f383 8811 	msr	BASEPRI, r3
 8005f30:	f3bf 8f6f 	isb	sy
 8005f34:	f3bf 8f4f 	dsb	sy
 8005f38:	613b      	str	r3, [r7, #16]
}
 8005f3a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005f3c:	4b13      	ldr	r3, [pc, #76]	@ (8005f8c <vTaskStartScheduler+0xb8>)
 8005f3e:	f04f 32ff 	mov.w	r2, #4294967295
 8005f42:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005f44:	4b12      	ldr	r3, [pc, #72]	@ (8005f90 <vTaskStartScheduler+0xbc>)
 8005f46:	2201      	movs	r2, #1
 8005f48:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005f4a:	4b12      	ldr	r3, [pc, #72]	@ (8005f94 <vTaskStartScheduler+0xc0>)
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005f50:	f000 ff4a 	bl	8006de8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005f54:	e00f      	b.n	8005f76 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f5c:	d10b      	bne.n	8005f76 <vTaskStartScheduler+0xa2>
	__asm volatile
 8005f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f62:	f383 8811 	msr	BASEPRI, r3
 8005f66:	f3bf 8f6f 	isb	sy
 8005f6a:	f3bf 8f4f 	dsb	sy
 8005f6e:	60fb      	str	r3, [r7, #12]
}
 8005f70:	bf00      	nop
 8005f72:	bf00      	nop
 8005f74:	e7fd      	b.n	8005f72 <vTaskStartScheduler+0x9e>
}
 8005f76:	bf00      	nop
 8005f78:	3718      	adds	r7, #24
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}
 8005f7e:	bf00      	nop
 8005f80:	080075e8 	.word	0x080075e8
 8005f84:	0800653d 	.word	0x0800653d
 8005f88:	20000904 	.word	0x20000904
 8005f8c:	20000900 	.word	0x20000900
 8005f90:	200008ec 	.word	0x200008ec
 8005f94:	200008e4 	.word	0x200008e4

08005f98 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005f98:	b480      	push	{r7}
 8005f9a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005f9c:	4b04      	ldr	r3, [pc, #16]	@ (8005fb0 <vTaskSuspendAll+0x18>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	3301      	adds	r3, #1
 8005fa2:	4a03      	ldr	r2, [pc, #12]	@ (8005fb0 <vTaskSuspendAll+0x18>)
 8005fa4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005fa6:	bf00      	nop
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bc80      	pop	{r7}
 8005fac:	4770      	bx	lr
 8005fae:	bf00      	nop
 8005fb0:	20000908 	.word	0x20000908

08005fb4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b084      	sub	sp, #16
 8005fb8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005fba:	2300      	movs	r3, #0
 8005fbc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005fc2:	4b42      	ldr	r3, [pc, #264]	@ (80060cc <xTaskResumeAll+0x118>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d10b      	bne.n	8005fe2 <xTaskResumeAll+0x2e>
	__asm volatile
 8005fca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fce:	f383 8811 	msr	BASEPRI, r3
 8005fd2:	f3bf 8f6f 	isb	sy
 8005fd6:	f3bf 8f4f 	dsb	sy
 8005fda:	603b      	str	r3, [r7, #0]
}
 8005fdc:	bf00      	nop
 8005fde:	bf00      	nop
 8005fe0:	e7fd      	b.n	8005fde <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005fe2:	f000 ff73 	bl	8006ecc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005fe6:	4b39      	ldr	r3, [pc, #228]	@ (80060cc <xTaskResumeAll+0x118>)
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	3b01      	subs	r3, #1
 8005fec:	4a37      	ldr	r2, [pc, #220]	@ (80060cc <xTaskResumeAll+0x118>)
 8005fee:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ff0:	4b36      	ldr	r3, [pc, #216]	@ (80060cc <xTaskResumeAll+0x118>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d161      	bne.n	80060bc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005ff8:	4b35      	ldr	r3, [pc, #212]	@ (80060d0 <xTaskResumeAll+0x11c>)
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d05d      	beq.n	80060bc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006000:	e02e      	b.n	8006060 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006002:	4b34      	ldr	r3, [pc, #208]	@ (80060d4 <xTaskResumeAll+0x120>)
 8006004:	68db      	ldr	r3, [r3, #12]
 8006006:	68db      	ldr	r3, [r3, #12]
 8006008:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	3318      	adds	r3, #24
 800600e:	4618      	mov	r0, r3
 8006010:	f7fe feae 	bl	8004d70 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	3304      	adds	r3, #4
 8006018:	4618      	mov	r0, r3
 800601a:	f7fe fea9 	bl	8004d70 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006022:	2201      	movs	r2, #1
 8006024:	409a      	lsls	r2, r3
 8006026:	4b2c      	ldr	r3, [pc, #176]	@ (80060d8 <xTaskResumeAll+0x124>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4313      	orrs	r3, r2
 800602c:	4a2a      	ldr	r2, [pc, #168]	@ (80060d8 <xTaskResumeAll+0x124>)
 800602e:	6013      	str	r3, [r2, #0]
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006034:	4613      	mov	r3, r2
 8006036:	009b      	lsls	r3, r3, #2
 8006038:	4413      	add	r3, r2
 800603a:	009b      	lsls	r3, r3, #2
 800603c:	4a27      	ldr	r2, [pc, #156]	@ (80060dc <xTaskResumeAll+0x128>)
 800603e:	441a      	add	r2, r3
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	3304      	adds	r3, #4
 8006044:	4619      	mov	r1, r3
 8006046:	4610      	mov	r0, r2
 8006048:	f7fe fe37 	bl	8004cba <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006050:	4b23      	ldr	r3, [pc, #140]	@ (80060e0 <xTaskResumeAll+0x12c>)
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006056:	429a      	cmp	r2, r3
 8006058:	d302      	bcc.n	8006060 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800605a:	4b22      	ldr	r3, [pc, #136]	@ (80060e4 <xTaskResumeAll+0x130>)
 800605c:	2201      	movs	r2, #1
 800605e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006060:	4b1c      	ldr	r3, [pc, #112]	@ (80060d4 <xTaskResumeAll+0x120>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d1cc      	bne.n	8006002 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d001      	beq.n	8006072 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800606e:	f000 fb1b 	bl	80066a8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006072:	4b1d      	ldr	r3, [pc, #116]	@ (80060e8 <xTaskResumeAll+0x134>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d010      	beq.n	80060a0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800607e:	f000 f837 	bl	80060f0 <xTaskIncrementTick>
 8006082:	4603      	mov	r3, r0
 8006084:	2b00      	cmp	r3, #0
 8006086:	d002      	beq.n	800608e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006088:	4b16      	ldr	r3, [pc, #88]	@ (80060e4 <xTaskResumeAll+0x130>)
 800608a:	2201      	movs	r2, #1
 800608c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	3b01      	subs	r3, #1
 8006092:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d1f1      	bne.n	800607e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800609a:	4b13      	ldr	r3, [pc, #76]	@ (80060e8 <xTaskResumeAll+0x134>)
 800609c:	2200      	movs	r2, #0
 800609e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80060a0:	4b10      	ldr	r3, [pc, #64]	@ (80060e4 <xTaskResumeAll+0x130>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d009      	beq.n	80060bc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80060a8:	2301      	movs	r3, #1
 80060aa:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80060ac:	4b0f      	ldr	r3, [pc, #60]	@ (80060ec <xTaskResumeAll+0x138>)
 80060ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060b2:	601a      	str	r2, [r3, #0]
 80060b4:	f3bf 8f4f 	dsb	sy
 80060b8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80060bc:	f000 ff36 	bl	8006f2c <vPortExitCritical>

	return xAlreadyYielded;
 80060c0:	68bb      	ldr	r3, [r7, #8]
}
 80060c2:	4618      	mov	r0, r3
 80060c4:	3710      	adds	r7, #16
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bd80      	pop	{r7, pc}
 80060ca:	bf00      	nop
 80060cc:	20000908 	.word	0x20000908
 80060d0:	200008e0 	.word	0x200008e0
 80060d4:	200008a0 	.word	0x200008a0
 80060d8:	200008e8 	.word	0x200008e8
 80060dc:	200007e4 	.word	0x200007e4
 80060e0:	200007e0 	.word	0x200007e0
 80060e4:	200008f4 	.word	0x200008f4
 80060e8:	200008f0 	.word	0x200008f0
 80060ec:	e000ed04 	.word	0xe000ed04

080060f0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b086      	sub	sp, #24
 80060f4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80060f6:	2300      	movs	r3, #0
 80060f8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80060fa:	4b4f      	ldr	r3, [pc, #316]	@ (8006238 <xTaskIncrementTick+0x148>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	f040 808f 	bne.w	8006222 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006104:	4b4d      	ldr	r3, [pc, #308]	@ (800623c <xTaskIncrementTick+0x14c>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	3301      	adds	r3, #1
 800610a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800610c:	4a4b      	ldr	r2, [pc, #300]	@ (800623c <xTaskIncrementTick+0x14c>)
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006112:	693b      	ldr	r3, [r7, #16]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d121      	bne.n	800615c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006118:	4b49      	ldr	r3, [pc, #292]	@ (8006240 <xTaskIncrementTick+0x150>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d00b      	beq.n	800613a <xTaskIncrementTick+0x4a>
	__asm volatile
 8006122:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006126:	f383 8811 	msr	BASEPRI, r3
 800612a:	f3bf 8f6f 	isb	sy
 800612e:	f3bf 8f4f 	dsb	sy
 8006132:	603b      	str	r3, [r7, #0]
}
 8006134:	bf00      	nop
 8006136:	bf00      	nop
 8006138:	e7fd      	b.n	8006136 <xTaskIncrementTick+0x46>
 800613a:	4b41      	ldr	r3, [pc, #260]	@ (8006240 <xTaskIncrementTick+0x150>)
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	60fb      	str	r3, [r7, #12]
 8006140:	4b40      	ldr	r3, [pc, #256]	@ (8006244 <xTaskIncrementTick+0x154>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4a3e      	ldr	r2, [pc, #248]	@ (8006240 <xTaskIncrementTick+0x150>)
 8006146:	6013      	str	r3, [r2, #0]
 8006148:	4a3e      	ldr	r2, [pc, #248]	@ (8006244 <xTaskIncrementTick+0x154>)
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	6013      	str	r3, [r2, #0]
 800614e:	4b3e      	ldr	r3, [pc, #248]	@ (8006248 <xTaskIncrementTick+0x158>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	3301      	adds	r3, #1
 8006154:	4a3c      	ldr	r2, [pc, #240]	@ (8006248 <xTaskIncrementTick+0x158>)
 8006156:	6013      	str	r3, [r2, #0]
 8006158:	f000 faa6 	bl	80066a8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800615c:	4b3b      	ldr	r3, [pc, #236]	@ (800624c <xTaskIncrementTick+0x15c>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	693a      	ldr	r2, [r7, #16]
 8006162:	429a      	cmp	r2, r3
 8006164:	d348      	bcc.n	80061f8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006166:	4b36      	ldr	r3, [pc, #216]	@ (8006240 <xTaskIncrementTick+0x150>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d104      	bne.n	800617a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006170:	4b36      	ldr	r3, [pc, #216]	@ (800624c <xTaskIncrementTick+0x15c>)
 8006172:	f04f 32ff 	mov.w	r2, #4294967295
 8006176:	601a      	str	r2, [r3, #0]
					break;
 8006178:	e03e      	b.n	80061f8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800617a:	4b31      	ldr	r3, [pc, #196]	@ (8006240 <xTaskIncrementTick+0x150>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	68db      	ldr	r3, [r3, #12]
 8006180:	68db      	ldr	r3, [r3, #12]
 8006182:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006184:	68bb      	ldr	r3, [r7, #8]
 8006186:	685b      	ldr	r3, [r3, #4]
 8006188:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800618a:	693a      	ldr	r2, [r7, #16]
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	429a      	cmp	r2, r3
 8006190:	d203      	bcs.n	800619a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006192:	4a2e      	ldr	r2, [pc, #184]	@ (800624c <xTaskIncrementTick+0x15c>)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006198:	e02e      	b.n	80061f8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	3304      	adds	r3, #4
 800619e:	4618      	mov	r0, r3
 80061a0:	f7fe fde6 	bl	8004d70 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d004      	beq.n	80061b6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	3318      	adds	r3, #24
 80061b0:	4618      	mov	r0, r3
 80061b2:	f7fe fddd 	bl	8004d70 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80061b6:	68bb      	ldr	r3, [r7, #8]
 80061b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061ba:	2201      	movs	r2, #1
 80061bc:	409a      	lsls	r2, r3
 80061be:	4b24      	ldr	r3, [pc, #144]	@ (8006250 <xTaskIncrementTick+0x160>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	4313      	orrs	r3, r2
 80061c4:	4a22      	ldr	r2, [pc, #136]	@ (8006250 <xTaskIncrementTick+0x160>)
 80061c6:	6013      	str	r3, [r2, #0]
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061cc:	4613      	mov	r3, r2
 80061ce:	009b      	lsls	r3, r3, #2
 80061d0:	4413      	add	r3, r2
 80061d2:	009b      	lsls	r3, r3, #2
 80061d4:	4a1f      	ldr	r2, [pc, #124]	@ (8006254 <xTaskIncrementTick+0x164>)
 80061d6:	441a      	add	r2, r3
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	3304      	adds	r3, #4
 80061dc:	4619      	mov	r1, r3
 80061de:	4610      	mov	r0, r2
 80061e0:	f7fe fd6b 	bl	8004cba <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80061e4:	68bb      	ldr	r3, [r7, #8]
 80061e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061e8:	4b1b      	ldr	r3, [pc, #108]	@ (8006258 <xTaskIncrementTick+0x168>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061ee:	429a      	cmp	r2, r3
 80061f0:	d3b9      	bcc.n	8006166 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80061f2:	2301      	movs	r3, #1
 80061f4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80061f6:	e7b6      	b.n	8006166 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80061f8:	4b17      	ldr	r3, [pc, #92]	@ (8006258 <xTaskIncrementTick+0x168>)
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061fe:	4915      	ldr	r1, [pc, #84]	@ (8006254 <xTaskIncrementTick+0x164>)
 8006200:	4613      	mov	r3, r2
 8006202:	009b      	lsls	r3, r3, #2
 8006204:	4413      	add	r3, r2
 8006206:	009b      	lsls	r3, r3, #2
 8006208:	440b      	add	r3, r1
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	2b01      	cmp	r3, #1
 800620e:	d901      	bls.n	8006214 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006210:	2301      	movs	r3, #1
 8006212:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006214:	4b11      	ldr	r3, [pc, #68]	@ (800625c <xTaskIncrementTick+0x16c>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d007      	beq.n	800622c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800621c:	2301      	movs	r3, #1
 800621e:	617b      	str	r3, [r7, #20]
 8006220:	e004      	b.n	800622c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006222:	4b0f      	ldr	r3, [pc, #60]	@ (8006260 <xTaskIncrementTick+0x170>)
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	3301      	adds	r3, #1
 8006228:	4a0d      	ldr	r2, [pc, #52]	@ (8006260 <xTaskIncrementTick+0x170>)
 800622a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800622c:	697b      	ldr	r3, [r7, #20]
}
 800622e:	4618      	mov	r0, r3
 8006230:	3718      	adds	r7, #24
 8006232:	46bd      	mov	sp, r7
 8006234:	bd80      	pop	{r7, pc}
 8006236:	bf00      	nop
 8006238:	20000908 	.word	0x20000908
 800623c:	200008e4 	.word	0x200008e4
 8006240:	20000898 	.word	0x20000898
 8006244:	2000089c 	.word	0x2000089c
 8006248:	200008f8 	.word	0x200008f8
 800624c:	20000900 	.word	0x20000900
 8006250:	200008e8 	.word	0x200008e8
 8006254:	200007e4 	.word	0x200007e4
 8006258:	200007e0 	.word	0x200007e0
 800625c:	200008f4 	.word	0x200008f4
 8006260:	200008f0 	.word	0x200008f0

08006264 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006264:	b480      	push	{r7}
 8006266:	b087      	sub	sp, #28
 8006268:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800626a:	4b27      	ldr	r3, [pc, #156]	@ (8006308 <vTaskSwitchContext+0xa4>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d003      	beq.n	800627a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006272:	4b26      	ldr	r3, [pc, #152]	@ (800630c <vTaskSwitchContext+0xa8>)
 8006274:	2201      	movs	r2, #1
 8006276:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006278:	e040      	b.n	80062fc <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800627a:	4b24      	ldr	r3, [pc, #144]	@ (800630c <vTaskSwitchContext+0xa8>)
 800627c:	2200      	movs	r2, #0
 800627e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006280:	4b23      	ldr	r3, [pc, #140]	@ (8006310 <vTaskSwitchContext+0xac>)
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	fab3 f383 	clz	r3, r3
 800628c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800628e:	7afb      	ldrb	r3, [r7, #11]
 8006290:	f1c3 031f 	rsb	r3, r3, #31
 8006294:	617b      	str	r3, [r7, #20]
 8006296:	491f      	ldr	r1, [pc, #124]	@ (8006314 <vTaskSwitchContext+0xb0>)
 8006298:	697a      	ldr	r2, [r7, #20]
 800629a:	4613      	mov	r3, r2
 800629c:	009b      	lsls	r3, r3, #2
 800629e:	4413      	add	r3, r2
 80062a0:	009b      	lsls	r3, r3, #2
 80062a2:	440b      	add	r3, r1
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d10b      	bne.n	80062c2 <vTaskSwitchContext+0x5e>
	__asm volatile
 80062aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062ae:	f383 8811 	msr	BASEPRI, r3
 80062b2:	f3bf 8f6f 	isb	sy
 80062b6:	f3bf 8f4f 	dsb	sy
 80062ba:	607b      	str	r3, [r7, #4]
}
 80062bc:	bf00      	nop
 80062be:	bf00      	nop
 80062c0:	e7fd      	b.n	80062be <vTaskSwitchContext+0x5a>
 80062c2:	697a      	ldr	r2, [r7, #20]
 80062c4:	4613      	mov	r3, r2
 80062c6:	009b      	lsls	r3, r3, #2
 80062c8:	4413      	add	r3, r2
 80062ca:	009b      	lsls	r3, r3, #2
 80062cc:	4a11      	ldr	r2, [pc, #68]	@ (8006314 <vTaskSwitchContext+0xb0>)
 80062ce:	4413      	add	r3, r2
 80062d0:	613b      	str	r3, [r7, #16]
 80062d2:	693b      	ldr	r3, [r7, #16]
 80062d4:	685b      	ldr	r3, [r3, #4]
 80062d6:	685a      	ldr	r2, [r3, #4]
 80062d8:	693b      	ldr	r3, [r7, #16]
 80062da:	605a      	str	r2, [r3, #4]
 80062dc:	693b      	ldr	r3, [r7, #16]
 80062de:	685a      	ldr	r2, [r3, #4]
 80062e0:	693b      	ldr	r3, [r7, #16]
 80062e2:	3308      	adds	r3, #8
 80062e4:	429a      	cmp	r2, r3
 80062e6:	d104      	bne.n	80062f2 <vTaskSwitchContext+0x8e>
 80062e8:	693b      	ldr	r3, [r7, #16]
 80062ea:	685b      	ldr	r3, [r3, #4]
 80062ec:	685a      	ldr	r2, [r3, #4]
 80062ee:	693b      	ldr	r3, [r7, #16]
 80062f0:	605a      	str	r2, [r3, #4]
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	685b      	ldr	r3, [r3, #4]
 80062f6:	68db      	ldr	r3, [r3, #12]
 80062f8:	4a07      	ldr	r2, [pc, #28]	@ (8006318 <vTaskSwitchContext+0xb4>)
 80062fa:	6013      	str	r3, [r2, #0]
}
 80062fc:	bf00      	nop
 80062fe:	371c      	adds	r7, #28
 8006300:	46bd      	mov	sp, r7
 8006302:	bc80      	pop	{r7}
 8006304:	4770      	bx	lr
 8006306:	bf00      	nop
 8006308:	20000908 	.word	0x20000908
 800630c:	200008f4 	.word	0x200008f4
 8006310:	200008e8 	.word	0x200008e8
 8006314:	200007e4 	.word	0x200007e4
 8006318:	200007e0 	.word	0x200007e0

0800631c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b084      	sub	sp, #16
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
 8006324:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d10b      	bne.n	8006344 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800632c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006330:	f383 8811 	msr	BASEPRI, r3
 8006334:	f3bf 8f6f 	isb	sy
 8006338:	f3bf 8f4f 	dsb	sy
 800633c:	60fb      	str	r3, [r7, #12]
}
 800633e:	bf00      	nop
 8006340:	bf00      	nop
 8006342:	e7fd      	b.n	8006340 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006344:	4b07      	ldr	r3, [pc, #28]	@ (8006364 <vTaskPlaceOnEventList+0x48>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	3318      	adds	r3, #24
 800634a:	4619      	mov	r1, r3
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	f7fe fcd7 	bl	8004d00 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006352:	2101      	movs	r1, #1
 8006354:	6838      	ldr	r0, [r7, #0]
 8006356:	f000 fc63 	bl	8006c20 <prvAddCurrentTaskToDelayedList>
}
 800635a:	bf00      	nop
 800635c:	3710      	adds	r7, #16
 800635e:	46bd      	mov	sp, r7
 8006360:	bd80      	pop	{r7, pc}
 8006362:	bf00      	nop
 8006364:	200007e0 	.word	0x200007e0

08006368 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b086      	sub	sp, #24
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	68db      	ldr	r3, [r3, #12]
 8006374:	68db      	ldr	r3, [r3, #12]
 8006376:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006378:	693b      	ldr	r3, [r7, #16]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d10b      	bne.n	8006396 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800637e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006382:	f383 8811 	msr	BASEPRI, r3
 8006386:	f3bf 8f6f 	isb	sy
 800638a:	f3bf 8f4f 	dsb	sy
 800638e:	60fb      	str	r3, [r7, #12]
}
 8006390:	bf00      	nop
 8006392:	bf00      	nop
 8006394:	e7fd      	b.n	8006392 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006396:	693b      	ldr	r3, [r7, #16]
 8006398:	3318      	adds	r3, #24
 800639a:	4618      	mov	r0, r3
 800639c:	f7fe fce8 	bl	8004d70 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80063a0:	4b1d      	ldr	r3, [pc, #116]	@ (8006418 <xTaskRemoveFromEventList+0xb0>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d11c      	bne.n	80063e2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80063a8:	693b      	ldr	r3, [r7, #16]
 80063aa:	3304      	adds	r3, #4
 80063ac:	4618      	mov	r0, r3
 80063ae:	f7fe fcdf 	bl	8004d70 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80063b2:	693b      	ldr	r3, [r7, #16]
 80063b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063b6:	2201      	movs	r2, #1
 80063b8:	409a      	lsls	r2, r3
 80063ba:	4b18      	ldr	r3, [pc, #96]	@ (800641c <xTaskRemoveFromEventList+0xb4>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	4313      	orrs	r3, r2
 80063c0:	4a16      	ldr	r2, [pc, #88]	@ (800641c <xTaskRemoveFromEventList+0xb4>)
 80063c2:	6013      	str	r3, [r2, #0]
 80063c4:	693b      	ldr	r3, [r7, #16]
 80063c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063c8:	4613      	mov	r3, r2
 80063ca:	009b      	lsls	r3, r3, #2
 80063cc:	4413      	add	r3, r2
 80063ce:	009b      	lsls	r3, r3, #2
 80063d0:	4a13      	ldr	r2, [pc, #76]	@ (8006420 <xTaskRemoveFromEventList+0xb8>)
 80063d2:	441a      	add	r2, r3
 80063d4:	693b      	ldr	r3, [r7, #16]
 80063d6:	3304      	adds	r3, #4
 80063d8:	4619      	mov	r1, r3
 80063da:	4610      	mov	r0, r2
 80063dc:	f7fe fc6d 	bl	8004cba <vListInsertEnd>
 80063e0:	e005      	b.n	80063ee <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80063e2:	693b      	ldr	r3, [r7, #16]
 80063e4:	3318      	adds	r3, #24
 80063e6:	4619      	mov	r1, r3
 80063e8:	480e      	ldr	r0, [pc, #56]	@ (8006424 <xTaskRemoveFromEventList+0xbc>)
 80063ea:	f7fe fc66 	bl	8004cba <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80063ee:	693b      	ldr	r3, [r7, #16]
 80063f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063f2:	4b0d      	ldr	r3, [pc, #52]	@ (8006428 <xTaskRemoveFromEventList+0xc0>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063f8:	429a      	cmp	r2, r3
 80063fa:	d905      	bls.n	8006408 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80063fc:	2301      	movs	r3, #1
 80063fe:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006400:	4b0a      	ldr	r3, [pc, #40]	@ (800642c <xTaskRemoveFromEventList+0xc4>)
 8006402:	2201      	movs	r2, #1
 8006404:	601a      	str	r2, [r3, #0]
 8006406:	e001      	b.n	800640c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006408:	2300      	movs	r3, #0
 800640a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800640c:	697b      	ldr	r3, [r7, #20]
}
 800640e:	4618      	mov	r0, r3
 8006410:	3718      	adds	r7, #24
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}
 8006416:	bf00      	nop
 8006418:	20000908 	.word	0x20000908
 800641c:	200008e8 	.word	0x200008e8
 8006420:	200007e4 	.word	0x200007e4
 8006424:	200008a0 	.word	0x200008a0
 8006428:	200007e0 	.word	0x200007e0
 800642c:	200008f4 	.word	0x200008f4

08006430 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006430:	b480      	push	{r7}
 8006432:	b083      	sub	sp, #12
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006438:	4b06      	ldr	r3, [pc, #24]	@ (8006454 <vTaskInternalSetTimeOutState+0x24>)
 800643a:	681a      	ldr	r2, [r3, #0]
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006440:	4b05      	ldr	r3, [pc, #20]	@ (8006458 <vTaskInternalSetTimeOutState+0x28>)
 8006442:	681a      	ldr	r2, [r3, #0]
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	605a      	str	r2, [r3, #4]
}
 8006448:	bf00      	nop
 800644a:	370c      	adds	r7, #12
 800644c:	46bd      	mov	sp, r7
 800644e:	bc80      	pop	{r7}
 8006450:	4770      	bx	lr
 8006452:	bf00      	nop
 8006454:	200008f8 	.word	0x200008f8
 8006458:	200008e4 	.word	0x200008e4

0800645c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b088      	sub	sp, #32
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
 8006464:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d10b      	bne.n	8006484 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800646c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006470:	f383 8811 	msr	BASEPRI, r3
 8006474:	f3bf 8f6f 	isb	sy
 8006478:	f3bf 8f4f 	dsb	sy
 800647c:	613b      	str	r3, [r7, #16]
}
 800647e:	bf00      	nop
 8006480:	bf00      	nop
 8006482:	e7fd      	b.n	8006480 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d10b      	bne.n	80064a2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800648a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800648e:	f383 8811 	msr	BASEPRI, r3
 8006492:	f3bf 8f6f 	isb	sy
 8006496:	f3bf 8f4f 	dsb	sy
 800649a:	60fb      	str	r3, [r7, #12]
}
 800649c:	bf00      	nop
 800649e:	bf00      	nop
 80064a0:	e7fd      	b.n	800649e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80064a2:	f000 fd13 	bl	8006ecc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80064a6:	4b1d      	ldr	r3, [pc, #116]	@ (800651c <xTaskCheckForTimeOut+0xc0>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	685b      	ldr	r3, [r3, #4]
 80064b0:	69ba      	ldr	r2, [r7, #24]
 80064b2:	1ad3      	subs	r3, r2, r3
 80064b4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064be:	d102      	bne.n	80064c6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80064c0:	2300      	movs	r3, #0
 80064c2:	61fb      	str	r3, [r7, #28]
 80064c4:	e023      	b.n	800650e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681a      	ldr	r2, [r3, #0]
 80064ca:	4b15      	ldr	r3, [pc, #84]	@ (8006520 <xTaskCheckForTimeOut+0xc4>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	429a      	cmp	r2, r3
 80064d0:	d007      	beq.n	80064e2 <xTaskCheckForTimeOut+0x86>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	685b      	ldr	r3, [r3, #4]
 80064d6:	69ba      	ldr	r2, [r7, #24]
 80064d8:	429a      	cmp	r2, r3
 80064da:	d302      	bcc.n	80064e2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80064dc:	2301      	movs	r3, #1
 80064de:	61fb      	str	r3, [r7, #28]
 80064e0:	e015      	b.n	800650e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	697a      	ldr	r2, [r7, #20]
 80064e8:	429a      	cmp	r2, r3
 80064ea:	d20b      	bcs.n	8006504 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	681a      	ldr	r2, [r3, #0]
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	1ad2      	subs	r2, r2, r3
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80064f8:	6878      	ldr	r0, [r7, #4]
 80064fa:	f7ff ff99 	bl	8006430 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80064fe:	2300      	movs	r3, #0
 8006500:	61fb      	str	r3, [r7, #28]
 8006502:	e004      	b.n	800650e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	2200      	movs	r2, #0
 8006508:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800650a:	2301      	movs	r3, #1
 800650c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800650e:	f000 fd0d 	bl	8006f2c <vPortExitCritical>

	return xReturn;
 8006512:	69fb      	ldr	r3, [r7, #28]
}
 8006514:	4618      	mov	r0, r3
 8006516:	3720      	adds	r7, #32
 8006518:	46bd      	mov	sp, r7
 800651a:	bd80      	pop	{r7, pc}
 800651c:	200008e4 	.word	0x200008e4
 8006520:	200008f8 	.word	0x200008f8

08006524 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006524:	b480      	push	{r7}
 8006526:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006528:	4b03      	ldr	r3, [pc, #12]	@ (8006538 <vTaskMissedYield+0x14>)
 800652a:	2201      	movs	r2, #1
 800652c:	601a      	str	r2, [r3, #0]
}
 800652e:	bf00      	nop
 8006530:	46bd      	mov	sp, r7
 8006532:	bc80      	pop	{r7}
 8006534:	4770      	bx	lr
 8006536:	bf00      	nop
 8006538:	200008f4 	.word	0x200008f4

0800653c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b082      	sub	sp, #8
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006544:	f000 f852 	bl	80065ec <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006548:	4b06      	ldr	r3, [pc, #24]	@ (8006564 <prvIdleTask+0x28>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	2b01      	cmp	r3, #1
 800654e:	d9f9      	bls.n	8006544 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006550:	4b05      	ldr	r3, [pc, #20]	@ (8006568 <prvIdleTask+0x2c>)
 8006552:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006556:	601a      	str	r2, [r3, #0]
 8006558:	f3bf 8f4f 	dsb	sy
 800655c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006560:	e7f0      	b.n	8006544 <prvIdleTask+0x8>
 8006562:	bf00      	nop
 8006564:	200007e4 	.word	0x200007e4
 8006568:	e000ed04 	.word	0xe000ed04

0800656c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800656c:	b580      	push	{r7, lr}
 800656e:	b082      	sub	sp, #8
 8006570:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006572:	2300      	movs	r3, #0
 8006574:	607b      	str	r3, [r7, #4]
 8006576:	e00c      	b.n	8006592 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006578:	687a      	ldr	r2, [r7, #4]
 800657a:	4613      	mov	r3, r2
 800657c:	009b      	lsls	r3, r3, #2
 800657e:	4413      	add	r3, r2
 8006580:	009b      	lsls	r3, r3, #2
 8006582:	4a12      	ldr	r2, [pc, #72]	@ (80065cc <prvInitialiseTaskLists+0x60>)
 8006584:	4413      	add	r3, r2
 8006586:	4618      	mov	r0, r3
 8006588:	f7fe fb6c 	bl	8004c64 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	3301      	adds	r3, #1
 8006590:	607b      	str	r3, [r7, #4]
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2b06      	cmp	r3, #6
 8006596:	d9ef      	bls.n	8006578 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006598:	480d      	ldr	r0, [pc, #52]	@ (80065d0 <prvInitialiseTaskLists+0x64>)
 800659a:	f7fe fb63 	bl	8004c64 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800659e:	480d      	ldr	r0, [pc, #52]	@ (80065d4 <prvInitialiseTaskLists+0x68>)
 80065a0:	f7fe fb60 	bl	8004c64 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80065a4:	480c      	ldr	r0, [pc, #48]	@ (80065d8 <prvInitialiseTaskLists+0x6c>)
 80065a6:	f7fe fb5d 	bl	8004c64 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80065aa:	480c      	ldr	r0, [pc, #48]	@ (80065dc <prvInitialiseTaskLists+0x70>)
 80065ac:	f7fe fb5a 	bl	8004c64 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80065b0:	480b      	ldr	r0, [pc, #44]	@ (80065e0 <prvInitialiseTaskLists+0x74>)
 80065b2:	f7fe fb57 	bl	8004c64 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80065b6:	4b0b      	ldr	r3, [pc, #44]	@ (80065e4 <prvInitialiseTaskLists+0x78>)
 80065b8:	4a05      	ldr	r2, [pc, #20]	@ (80065d0 <prvInitialiseTaskLists+0x64>)
 80065ba:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80065bc:	4b0a      	ldr	r3, [pc, #40]	@ (80065e8 <prvInitialiseTaskLists+0x7c>)
 80065be:	4a05      	ldr	r2, [pc, #20]	@ (80065d4 <prvInitialiseTaskLists+0x68>)
 80065c0:	601a      	str	r2, [r3, #0]
}
 80065c2:	bf00      	nop
 80065c4:	3708      	adds	r7, #8
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bd80      	pop	{r7, pc}
 80065ca:	bf00      	nop
 80065cc:	200007e4 	.word	0x200007e4
 80065d0:	20000870 	.word	0x20000870
 80065d4:	20000884 	.word	0x20000884
 80065d8:	200008a0 	.word	0x200008a0
 80065dc:	200008b4 	.word	0x200008b4
 80065e0:	200008cc 	.word	0x200008cc
 80065e4:	20000898 	.word	0x20000898
 80065e8:	2000089c 	.word	0x2000089c

080065ec <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b082      	sub	sp, #8
 80065f0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80065f2:	e019      	b.n	8006628 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80065f4:	f000 fc6a 	bl	8006ecc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80065f8:	4b10      	ldr	r3, [pc, #64]	@ (800663c <prvCheckTasksWaitingTermination+0x50>)
 80065fa:	68db      	ldr	r3, [r3, #12]
 80065fc:	68db      	ldr	r3, [r3, #12]
 80065fe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	3304      	adds	r3, #4
 8006604:	4618      	mov	r0, r3
 8006606:	f7fe fbb3 	bl	8004d70 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800660a:	4b0d      	ldr	r3, [pc, #52]	@ (8006640 <prvCheckTasksWaitingTermination+0x54>)
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	3b01      	subs	r3, #1
 8006610:	4a0b      	ldr	r2, [pc, #44]	@ (8006640 <prvCheckTasksWaitingTermination+0x54>)
 8006612:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006614:	4b0b      	ldr	r3, [pc, #44]	@ (8006644 <prvCheckTasksWaitingTermination+0x58>)
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	3b01      	subs	r3, #1
 800661a:	4a0a      	ldr	r2, [pc, #40]	@ (8006644 <prvCheckTasksWaitingTermination+0x58>)
 800661c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800661e:	f000 fc85 	bl	8006f2c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006622:	6878      	ldr	r0, [r7, #4]
 8006624:	f000 f810 	bl	8006648 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006628:	4b06      	ldr	r3, [pc, #24]	@ (8006644 <prvCheckTasksWaitingTermination+0x58>)
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d1e1      	bne.n	80065f4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006630:	bf00      	nop
 8006632:	bf00      	nop
 8006634:	3708      	adds	r7, #8
 8006636:	46bd      	mov	sp, r7
 8006638:	bd80      	pop	{r7, pc}
 800663a:	bf00      	nop
 800663c:	200008b4 	.word	0x200008b4
 8006640:	200008e0 	.word	0x200008e0
 8006644:	200008c8 	.word	0x200008c8

08006648 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006648:	b580      	push	{r7, lr}
 800664a:	b084      	sub	sp, #16
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006656:	2b00      	cmp	r3, #0
 8006658:	d108      	bne.n	800666c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800665e:	4618      	mov	r0, r3
 8006660:	f000 fe04 	bl	800726c <vPortFree>
				vPortFree( pxTCB );
 8006664:	6878      	ldr	r0, [r7, #4]
 8006666:	f000 fe01 	bl	800726c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800666a:	e019      	b.n	80066a0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006672:	2b01      	cmp	r3, #1
 8006674:	d103      	bne.n	800667e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	f000 fdf8 	bl	800726c <vPortFree>
	}
 800667c:	e010      	b.n	80066a0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006684:	2b02      	cmp	r3, #2
 8006686:	d00b      	beq.n	80066a0 <prvDeleteTCB+0x58>
	__asm volatile
 8006688:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800668c:	f383 8811 	msr	BASEPRI, r3
 8006690:	f3bf 8f6f 	isb	sy
 8006694:	f3bf 8f4f 	dsb	sy
 8006698:	60fb      	str	r3, [r7, #12]
}
 800669a:	bf00      	nop
 800669c:	bf00      	nop
 800669e:	e7fd      	b.n	800669c <prvDeleteTCB+0x54>
	}
 80066a0:	bf00      	nop
 80066a2:	3710      	adds	r7, #16
 80066a4:	46bd      	mov	sp, r7
 80066a6:	bd80      	pop	{r7, pc}

080066a8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80066a8:	b480      	push	{r7}
 80066aa:	b083      	sub	sp, #12
 80066ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80066ae:	4b0c      	ldr	r3, [pc, #48]	@ (80066e0 <prvResetNextTaskUnblockTime+0x38>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d104      	bne.n	80066c2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80066b8:	4b0a      	ldr	r3, [pc, #40]	@ (80066e4 <prvResetNextTaskUnblockTime+0x3c>)
 80066ba:	f04f 32ff 	mov.w	r2, #4294967295
 80066be:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80066c0:	e008      	b.n	80066d4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80066c2:	4b07      	ldr	r3, [pc, #28]	@ (80066e0 <prvResetNextTaskUnblockTime+0x38>)
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	68db      	ldr	r3, [r3, #12]
 80066c8:	68db      	ldr	r3, [r3, #12]
 80066ca:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	4a04      	ldr	r2, [pc, #16]	@ (80066e4 <prvResetNextTaskUnblockTime+0x3c>)
 80066d2:	6013      	str	r3, [r2, #0]
}
 80066d4:	bf00      	nop
 80066d6:	370c      	adds	r7, #12
 80066d8:	46bd      	mov	sp, r7
 80066da:	bc80      	pop	{r7}
 80066dc:	4770      	bx	lr
 80066de:	bf00      	nop
 80066e0:	20000898 	.word	0x20000898
 80066e4:	20000900 	.word	0x20000900

080066e8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80066e8:	b480      	push	{r7}
 80066ea:	b083      	sub	sp, #12
 80066ec:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80066ee:	4b0b      	ldr	r3, [pc, #44]	@ (800671c <xTaskGetSchedulerState+0x34>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d102      	bne.n	80066fc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80066f6:	2301      	movs	r3, #1
 80066f8:	607b      	str	r3, [r7, #4]
 80066fa:	e008      	b.n	800670e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80066fc:	4b08      	ldr	r3, [pc, #32]	@ (8006720 <xTaskGetSchedulerState+0x38>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d102      	bne.n	800670a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006704:	2302      	movs	r3, #2
 8006706:	607b      	str	r3, [r7, #4]
 8006708:	e001      	b.n	800670e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800670a:	2300      	movs	r3, #0
 800670c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800670e:	687b      	ldr	r3, [r7, #4]
	}
 8006710:	4618      	mov	r0, r3
 8006712:	370c      	adds	r7, #12
 8006714:	46bd      	mov	sp, r7
 8006716:	bc80      	pop	{r7}
 8006718:	4770      	bx	lr
 800671a:	bf00      	nop
 800671c:	200008ec 	.word	0x200008ec
 8006720:	20000908 	.word	0x20000908

08006724 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006724:	b580      	push	{r7, lr}
 8006726:	b084      	sub	sp, #16
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006730:	2300      	movs	r3, #0
 8006732:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2b00      	cmp	r3, #0
 8006738:	d05e      	beq.n	80067f8 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800673a:	68bb      	ldr	r3, [r7, #8]
 800673c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800673e:	4b31      	ldr	r3, [pc, #196]	@ (8006804 <xTaskPriorityInherit+0xe0>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006744:	429a      	cmp	r2, r3
 8006746:	d24e      	bcs.n	80067e6 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	699b      	ldr	r3, [r3, #24]
 800674c:	2b00      	cmp	r3, #0
 800674e:	db06      	blt.n	800675e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006750:	4b2c      	ldr	r3, [pc, #176]	@ (8006804 <xTaskPriorityInherit+0xe0>)
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006756:	f1c3 0207 	rsb	r2, r3, #7
 800675a:	68bb      	ldr	r3, [r7, #8]
 800675c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800675e:	68bb      	ldr	r3, [r7, #8]
 8006760:	6959      	ldr	r1, [r3, #20]
 8006762:	68bb      	ldr	r3, [r7, #8]
 8006764:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006766:	4613      	mov	r3, r2
 8006768:	009b      	lsls	r3, r3, #2
 800676a:	4413      	add	r3, r2
 800676c:	009b      	lsls	r3, r3, #2
 800676e:	4a26      	ldr	r2, [pc, #152]	@ (8006808 <xTaskPriorityInherit+0xe4>)
 8006770:	4413      	add	r3, r2
 8006772:	4299      	cmp	r1, r3
 8006774:	d12f      	bne.n	80067d6 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006776:	68bb      	ldr	r3, [r7, #8]
 8006778:	3304      	adds	r3, #4
 800677a:	4618      	mov	r0, r3
 800677c:	f7fe faf8 	bl	8004d70 <uxListRemove>
 8006780:	4603      	mov	r3, r0
 8006782:	2b00      	cmp	r3, #0
 8006784:	d10a      	bne.n	800679c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8006786:	68bb      	ldr	r3, [r7, #8]
 8006788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800678a:	2201      	movs	r2, #1
 800678c:	fa02 f303 	lsl.w	r3, r2, r3
 8006790:	43da      	mvns	r2, r3
 8006792:	4b1e      	ldr	r3, [pc, #120]	@ (800680c <xTaskPriorityInherit+0xe8>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4013      	ands	r3, r2
 8006798:	4a1c      	ldr	r2, [pc, #112]	@ (800680c <xTaskPriorityInherit+0xe8>)
 800679a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800679c:	4b19      	ldr	r3, [pc, #100]	@ (8006804 <xTaskPriorityInherit+0xe0>)
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067a2:	68bb      	ldr	r3, [r7, #8]
 80067a4:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80067a6:	68bb      	ldr	r3, [r7, #8]
 80067a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067aa:	2201      	movs	r2, #1
 80067ac:	409a      	lsls	r2, r3
 80067ae:	4b17      	ldr	r3, [pc, #92]	@ (800680c <xTaskPriorityInherit+0xe8>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4313      	orrs	r3, r2
 80067b4:	4a15      	ldr	r2, [pc, #84]	@ (800680c <xTaskPriorityInherit+0xe8>)
 80067b6:	6013      	str	r3, [r2, #0]
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067bc:	4613      	mov	r3, r2
 80067be:	009b      	lsls	r3, r3, #2
 80067c0:	4413      	add	r3, r2
 80067c2:	009b      	lsls	r3, r3, #2
 80067c4:	4a10      	ldr	r2, [pc, #64]	@ (8006808 <xTaskPriorityInherit+0xe4>)
 80067c6:	441a      	add	r2, r3
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	3304      	adds	r3, #4
 80067cc:	4619      	mov	r1, r3
 80067ce:	4610      	mov	r0, r2
 80067d0:	f7fe fa73 	bl	8004cba <vListInsertEnd>
 80067d4:	e004      	b.n	80067e0 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80067d6:	4b0b      	ldr	r3, [pc, #44]	@ (8006804 <xTaskPriorityInherit+0xe0>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80067e0:	2301      	movs	r3, #1
 80067e2:	60fb      	str	r3, [r7, #12]
 80067e4:	e008      	b.n	80067f8 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80067ea:	4b06      	ldr	r3, [pc, #24]	@ (8006804 <xTaskPriorityInherit+0xe0>)
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067f0:	429a      	cmp	r2, r3
 80067f2:	d201      	bcs.n	80067f8 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80067f4:	2301      	movs	r3, #1
 80067f6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80067f8:	68fb      	ldr	r3, [r7, #12]
	}
 80067fa:	4618      	mov	r0, r3
 80067fc:	3710      	adds	r7, #16
 80067fe:	46bd      	mov	sp, r7
 8006800:	bd80      	pop	{r7, pc}
 8006802:	bf00      	nop
 8006804:	200007e0 	.word	0x200007e0
 8006808:	200007e4 	.word	0x200007e4
 800680c:	200008e8 	.word	0x200008e8

08006810 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006810:	b580      	push	{r7, lr}
 8006812:	b086      	sub	sp, #24
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800681c:	2300      	movs	r3, #0
 800681e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d070      	beq.n	8006908 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006826:	4b3b      	ldr	r3, [pc, #236]	@ (8006914 <xTaskPriorityDisinherit+0x104>)
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	693a      	ldr	r2, [r7, #16]
 800682c:	429a      	cmp	r2, r3
 800682e:	d00b      	beq.n	8006848 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006830:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006834:	f383 8811 	msr	BASEPRI, r3
 8006838:	f3bf 8f6f 	isb	sy
 800683c:	f3bf 8f4f 	dsb	sy
 8006840:	60fb      	str	r3, [r7, #12]
}
 8006842:	bf00      	nop
 8006844:	bf00      	nop
 8006846:	e7fd      	b.n	8006844 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006848:	693b      	ldr	r3, [r7, #16]
 800684a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800684c:	2b00      	cmp	r3, #0
 800684e:	d10b      	bne.n	8006868 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006850:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006854:	f383 8811 	msr	BASEPRI, r3
 8006858:	f3bf 8f6f 	isb	sy
 800685c:	f3bf 8f4f 	dsb	sy
 8006860:	60bb      	str	r3, [r7, #8]
}
 8006862:	bf00      	nop
 8006864:	bf00      	nop
 8006866:	e7fd      	b.n	8006864 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006868:	693b      	ldr	r3, [r7, #16]
 800686a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800686c:	1e5a      	subs	r2, r3, #1
 800686e:	693b      	ldr	r3, [r7, #16]
 8006870:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006872:	693b      	ldr	r3, [r7, #16]
 8006874:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006876:	693b      	ldr	r3, [r7, #16]
 8006878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800687a:	429a      	cmp	r2, r3
 800687c:	d044      	beq.n	8006908 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800687e:	693b      	ldr	r3, [r7, #16]
 8006880:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006882:	2b00      	cmp	r3, #0
 8006884:	d140      	bne.n	8006908 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006886:	693b      	ldr	r3, [r7, #16]
 8006888:	3304      	adds	r3, #4
 800688a:	4618      	mov	r0, r3
 800688c:	f7fe fa70 	bl	8004d70 <uxListRemove>
 8006890:	4603      	mov	r3, r0
 8006892:	2b00      	cmp	r3, #0
 8006894:	d115      	bne.n	80068c2 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006896:	693b      	ldr	r3, [r7, #16]
 8006898:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800689a:	491f      	ldr	r1, [pc, #124]	@ (8006918 <xTaskPriorityDisinherit+0x108>)
 800689c:	4613      	mov	r3, r2
 800689e:	009b      	lsls	r3, r3, #2
 80068a0:	4413      	add	r3, r2
 80068a2:	009b      	lsls	r3, r3, #2
 80068a4:	440b      	add	r3, r1
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d10a      	bne.n	80068c2 <xTaskPriorityDisinherit+0xb2>
 80068ac:	693b      	ldr	r3, [r7, #16]
 80068ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068b0:	2201      	movs	r2, #1
 80068b2:	fa02 f303 	lsl.w	r3, r2, r3
 80068b6:	43da      	mvns	r2, r3
 80068b8:	4b18      	ldr	r3, [pc, #96]	@ (800691c <xTaskPriorityDisinherit+0x10c>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4013      	ands	r3, r2
 80068be:	4a17      	ldr	r2, [pc, #92]	@ (800691c <xTaskPriorityDisinherit+0x10c>)
 80068c0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80068c2:	693b      	ldr	r3, [r7, #16]
 80068c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80068c6:	693b      	ldr	r3, [r7, #16]
 80068c8:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80068ca:	693b      	ldr	r3, [r7, #16]
 80068cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068ce:	f1c3 0207 	rsb	r2, r3, #7
 80068d2:	693b      	ldr	r3, [r7, #16]
 80068d4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80068d6:	693b      	ldr	r3, [r7, #16]
 80068d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068da:	2201      	movs	r2, #1
 80068dc:	409a      	lsls	r2, r3
 80068de:	4b0f      	ldr	r3, [pc, #60]	@ (800691c <xTaskPriorityDisinherit+0x10c>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4313      	orrs	r3, r2
 80068e4:	4a0d      	ldr	r2, [pc, #52]	@ (800691c <xTaskPriorityDisinherit+0x10c>)
 80068e6:	6013      	str	r3, [r2, #0]
 80068e8:	693b      	ldr	r3, [r7, #16]
 80068ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068ec:	4613      	mov	r3, r2
 80068ee:	009b      	lsls	r3, r3, #2
 80068f0:	4413      	add	r3, r2
 80068f2:	009b      	lsls	r3, r3, #2
 80068f4:	4a08      	ldr	r2, [pc, #32]	@ (8006918 <xTaskPriorityDisinherit+0x108>)
 80068f6:	441a      	add	r2, r3
 80068f8:	693b      	ldr	r3, [r7, #16]
 80068fa:	3304      	adds	r3, #4
 80068fc:	4619      	mov	r1, r3
 80068fe:	4610      	mov	r0, r2
 8006900:	f7fe f9db 	bl	8004cba <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006904:	2301      	movs	r3, #1
 8006906:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006908:	697b      	ldr	r3, [r7, #20]
	}
 800690a:	4618      	mov	r0, r3
 800690c:	3718      	adds	r7, #24
 800690e:	46bd      	mov	sp, r7
 8006910:	bd80      	pop	{r7, pc}
 8006912:	bf00      	nop
 8006914:	200007e0 	.word	0x200007e0
 8006918:	200007e4 	.word	0x200007e4
 800691c:	200008e8 	.word	0x200008e8

08006920 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006920:	b580      	push	{r7, lr}
 8006922:	b088      	sub	sp, #32
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
 8006928:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800692e:	2301      	movs	r3, #1
 8006930:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d079      	beq.n	8006a2c <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006938:	69bb      	ldr	r3, [r7, #24]
 800693a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800693c:	2b00      	cmp	r3, #0
 800693e:	d10b      	bne.n	8006958 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8006940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006944:	f383 8811 	msr	BASEPRI, r3
 8006948:	f3bf 8f6f 	isb	sy
 800694c:	f3bf 8f4f 	dsb	sy
 8006950:	60fb      	str	r3, [r7, #12]
}
 8006952:	bf00      	nop
 8006954:	bf00      	nop
 8006956:	e7fd      	b.n	8006954 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006958:	69bb      	ldr	r3, [r7, #24]
 800695a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800695c:	683a      	ldr	r2, [r7, #0]
 800695e:	429a      	cmp	r2, r3
 8006960:	d902      	bls.n	8006968 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	61fb      	str	r3, [r7, #28]
 8006966:	e002      	b.n	800696e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006968:	69bb      	ldr	r3, [r7, #24]
 800696a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800696c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800696e:	69bb      	ldr	r3, [r7, #24]
 8006970:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006972:	69fa      	ldr	r2, [r7, #28]
 8006974:	429a      	cmp	r2, r3
 8006976:	d059      	beq.n	8006a2c <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006978:	69bb      	ldr	r3, [r7, #24]
 800697a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800697c:	697a      	ldr	r2, [r7, #20]
 800697e:	429a      	cmp	r2, r3
 8006980:	d154      	bne.n	8006a2c <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006982:	4b2c      	ldr	r3, [pc, #176]	@ (8006a34 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	69ba      	ldr	r2, [r7, #24]
 8006988:	429a      	cmp	r2, r3
 800698a:	d10b      	bne.n	80069a4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800698c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006990:	f383 8811 	msr	BASEPRI, r3
 8006994:	f3bf 8f6f 	isb	sy
 8006998:	f3bf 8f4f 	dsb	sy
 800699c:	60bb      	str	r3, [r7, #8]
}
 800699e:	bf00      	nop
 80069a0:	bf00      	nop
 80069a2:	e7fd      	b.n	80069a0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80069a4:	69bb      	ldr	r3, [r7, #24]
 80069a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069a8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80069aa:	69bb      	ldr	r3, [r7, #24]
 80069ac:	69fa      	ldr	r2, [r7, #28]
 80069ae:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80069b0:	69bb      	ldr	r3, [r7, #24]
 80069b2:	699b      	ldr	r3, [r3, #24]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	db04      	blt.n	80069c2 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80069b8:	69fb      	ldr	r3, [r7, #28]
 80069ba:	f1c3 0207 	rsb	r2, r3, #7
 80069be:	69bb      	ldr	r3, [r7, #24]
 80069c0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80069c2:	69bb      	ldr	r3, [r7, #24]
 80069c4:	6959      	ldr	r1, [r3, #20]
 80069c6:	693a      	ldr	r2, [r7, #16]
 80069c8:	4613      	mov	r3, r2
 80069ca:	009b      	lsls	r3, r3, #2
 80069cc:	4413      	add	r3, r2
 80069ce:	009b      	lsls	r3, r3, #2
 80069d0:	4a19      	ldr	r2, [pc, #100]	@ (8006a38 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80069d2:	4413      	add	r3, r2
 80069d4:	4299      	cmp	r1, r3
 80069d6:	d129      	bne.n	8006a2c <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80069d8:	69bb      	ldr	r3, [r7, #24]
 80069da:	3304      	adds	r3, #4
 80069dc:	4618      	mov	r0, r3
 80069de:	f7fe f9c7 	bl	8004d70 <uxListRemove>
 80069e2:	4603      	mov	r3, r0
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d10a      	bne.n	80069fe <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80069e8:	69bb      	ldr	r3, [r7, #24]
 80069ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069ec:	2201      	movs	r2, #1
 80069ee:	fa02 f303 	lsl.w	r3, r2, r3
 80069f2:	43da      	mvns	r2, r3
 80069f4:	4b11      	ldr	r3, [pc, #68]	@ (8006a3c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	4013      	ands	r3, r2
 80069fa:	4a10      	ldr	r2, [pc, #64]	@ (8006a3c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80069fc:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80069fe:	69bb      	ldr	r3, [r7, #24]
 8006a00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a02:	2201      	movs	r2, #1
 8006a04:	409a      	lsls	r2, r3
 8006a06:	4b0d      	ldr	r3, [pc, #52]	@ (8006a3c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	4a0b      	ldr	r2, [pc, #44]	@ (8006a3c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006a0e:	6013      	str	r3, [r2, #0]
 8006a10:	69bb      	ldr	r3, [r7, #24]
 8006a12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a14:	4613      	mov	r3, r2
 8006a16:	009b      	lsls	r3, r3, #2
 8006a18:	4413      	add	r3, r2
 8006a1a:	009b      	lsls	r3, r3, #2
 8006a1c:	4a06      	ldr	r2, [pc, #24]	@ (8006a38 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006a1e:	441a      	add	r2, r3
 8006a20:	69bb      	ldr	r3, [r7, #24]
 8006a22:	3304      	adds	r3, #4
 8006a24:	4619      	mov	r1, r3
 8006a26:	4610      	mov	r0, r2
 8006a28:	f7fe f947 	bl	8004cba <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006a2c:	bf00      	nop
 8006a2e:	3720      	adds	r7, #32
 8006a30:	46bd      	mov	sp, r7
 8006a32:	bd80      	pop	{r7, pc}
 8006a34:	200007e0 	.word	0x200007e0
 8006a38:	200007e4 	.word	0x200007e4
 8006a3c:	200008e8 	.word	0x200008e8

08006a40 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006a40:	b480      	push	{r7}
 8006a42:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006a44:	4b07      	ldr	r3, [pc, #28]	@ (8006a64 <pvTaskIncrementMutexHeldCount+0x24>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d004      	beq.n	8006a56 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006a4c:	4b05      	ldr	r3, [pc, #20]	@ (8006a64 <pvTaskIncrementMutexHeldCount+0x24>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006a52:	3201      	adds	r2, #1
 8006a54:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8006a56:	4b03      	ldr	r3, [pc, #12]	@ (8006a64 <pvTaskIncrementMutexHeldCount+0x24>)
 8006a58:	681b      	ldr	r3, [r3, #0]
	}
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	bc80      	pop	{r7}
 8006a60:	4770      	bx	lr
 8006a62:	bf00      	nop
 8006a64:	200007e0 	.word	0x200007e0

08006a68 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b084      	sub	sp, #16
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]
 8006a70:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8006a72:	f000 fa2b 	bl	8006ecc <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8006a76:	4b1e      	ldr	r3, [pc, #120]	@ (8006af0 <ulTaskNotifyTake+0x88>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d113      	bne.n	8006aa8 <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8006a80:	4b1b      	ldr	r3, [pc, #108]	@ (8006af0 <ulTaskNotifyTake+0x88>)
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	2201      	movs	r2, #1
 8006a86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d00b      	beq.n	8006aa8 <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006a90:	2101      	movs	r1, #1
 8006a92:	6838      	ldr	r0, [r7, #0]
 8006a94:	f000 f8c4 	bl	8006c20 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8006a98:	4b16      	ldr	r3, [pc, #88]	@ (8006af4 <ulTaskNotifyTake+0x8c>)
 8006a9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a9e:	601a      	str	r2, [r3, #0]
 8006aa0:	f3bf 8f4f 	dsb	sy
 8006aa4:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8006aa8:	f000 fa40 	bl	8006f2c <vPortExitCritical>

		taskENTER_CRITICAL();
 8006aac:	f000 fa0e 	bl	8006ecc <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8006ab0:	4b0f      	ldr	r3, [pc, #60]	@ (8006af0 <ulTaskNotifyTake+0x88>)
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ab6:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d00c      	beq.n	8006ad8 <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d004      	beq.n	8006ace <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8006ac4:	4b0a      	ldr	r3, [pc, #40]	@ (8006af0 <ulTaskNotifyTake+0x88>)
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	64da      	str	r2, [r3, #76]	@ 0x4c
 8006acc:	e004      	b.n	8006ad8 <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8006ace:	4b08      	ldr	r3, [pc, #32]	@ (8006af0 <ulTaskNotifyTake+0x88>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	68fa      	ldr	r2, [r7, #12]
 8006ad4:	3a01      	subs	r2, #1
 8006ad6:	64da      	str	r2, [r3, #76]	@ 0x4c
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006ad8:	4b05      	ldr	r3, [pc, #20]	@ (8006af0 <ulTaskNotifyTake+0x88>)
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	2200      	movs	r2, #0
 8006ade:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
		}
		taskEXIT_CRITICAL();
 8006ae2:	f000 fa23 	bl	8006f2c <vPortExitCritical>

		return ulReturn;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
	}
 8006ae8:	4618      	mov	r0, r3
 8006aea:	3710      	adds	r7, #16
 8006aec:	46bd      	mov	sp, r7
 8006aee:	bd80      	pop	{r7, pc}
 8006af0:	200007e0 	.word	0x200007e0
 8006af4:	e000ed04 	.word	0xe000ed04

08006af8 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8006af8:	b580      	push	{r7, lr}
 8006afa:	b08a      	sub	sp, #40	@ 0x28
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
 8006b00:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d10b      	bne.n	8006b20 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 8006b08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b0c:	f383 8811 	msr	BASEPRI, r3
 8006b10:	f3bf 8f6f 	isb	sy
 8006b14:	f3bf 8f4f 	dsb	sy
 8006b18:	61bb      	str	r3, [r7, #24]
}
 8006b1a:	bf00      	nop
 8006b1c:	bf00      	nop
 8006b1e:	e7fd      	b.n	8006b1c <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006b20:	f000 fa96 	bl	8007050 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 8006b28:	f3ef 8211 	mrs	r2, BASEPRI
 8006b2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b30:	f383 8811 	msr	BASEPRI, r3
 8006b34:	f3bf 8f6f 	isb	sy
 8006b38:	f3bf 8f4f 	dsb	sy
 8006b3c:	617a      	str	r2, [r7, #20]
 8006b3e:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8006b40:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006b42:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8006b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b46:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006b4a:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8006b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b4e:	2202      	movs	r2, #2
 8006b50:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8006b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b58:	1c5a      	adds	r2, r3, #1
 8006b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b5c:	64da      	str	r2, [r3, #76]	@ 0x4c

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8006b5e:	7ffb      	ldrb	r3, [r7, #31]
 8006b60:	2b01      	cmp	r3, #1
 8006b62:	d146      	bne.n	8006bf2 <vTaskNotifyGiveFromISR+0xfa>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8006b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d00b      	beq.n	8006b84 <vTaskNotifyGiveFromISR+0x8c>
	__asm volatile
 8006b6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b70:	f383 8811 	msr	BASEPRI, r3
 8006b74:	f3bf 8f6f 	isb	sy
 8006b78:	f3bf 8f4f 	dsb	sy
 8006b7c:	60fb      	str	r3, [r7, #12]
}
 8006b7e:	bf00      	nop
 8006b80:	bf00      	nop
 8006b82:	e7fd      	b.n	8006b80 <vTaskNotifyGiveFromISR+0x88>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006b84:	4b20      	ldr	r3, [pc, #128]	@ (8006c08 <vTaskNotifyGiveFromISR+0x110>)
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d11c      	bne.n	8006bc6 <vTaskNotifyGiveFromISR+0xce>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b8e:	3304      	adds	r3, #4
 8006b90:	4618      	mov	r0, r3
 8006b92:	f7fe f8ed 	bl	8004d70 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b9a:	2201      	movs	r2, #1
 8006b9c:	409a      	lsls	r2, r3
 8006b9e:	4b1b      	ldr	r3, [pc, #108]	@ (8006c0c <vTaskNotifyGiveFromISR+0x114>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	4313      	orrs	r3, r2
 8006ba4:	4a19      	ldr	r2, [pc, #100]	@ (8006c0c <vTaskNotifyGiveFromISR+0x114>)
 8006ba6:	6013      	str	r3, [r2, #0]
 8006ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006baa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bac:	4613      	mov	r3, r2
 8006bae:	009b      	lsls	r3, r3, #2
 8006bb0:	4413      	add	r3, r2
 8006bb2:	009b      	lsls	r3, r3, #2
 8006bb4:	4a16      	ldr	r2, [pc, #88]	@ (8006c10 <vTaskNotifyGiveFromISR+0x118>)
 8006bb6:	441a      	add	r2, r3
 8006bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bba:	3304      	adds	r3, #4
 8006bbc:	4619      	mov	r1, r3
 8006bbe:	4610      	mov	r0, r2
 8006bc0:	f7fe f87b 	bl	8004cba <vListInsertEnd>
 8006bc4:	e005      	b.n	8006bd2 <vTaskNotifyGiveFromISR+0xda>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8006bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bc8:	3318      	adds	r3, #24
 8006bca:	4619      	mov	r1, r3
 8006bcc:	4811      	ldr	r0, [pc, #68]	@ (8006c14 <vTaskNotifyGiveFromISR+0x11c>)
 8006bce:	f7fe f874 	bl	8004cba <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bd6:	4b10      	ldr	r3, [pc, #64]	@ (8006c18 <vTaskNotifyGiveFromISR+0x120>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bdc:	429a      	cmp	r2, r3
 8006bde:	d908      	bls.n	8006bf2 <vTaskNotifyGiveFromISR+0xfa>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d002      	beq.n	8006bec <vTaskNotifyGiveFromISR+0xf4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	2201      	movs	r2, #1
 8006bea:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8006bec:	4b0b      	ldr	r3, [pc, #44]	@ (8006c1c <vTaskNotifyGiveFromISR+0x124>)
 8006bee:	2201      	movs	r2, #1
 8006bf0:	601a      	str	r2, [r3, #0]
 8006bf2:	6a3b      	ldr	r3, [r7, #32]
 8006bf4:	60bb      	str	r3, [r7, #8]
	__asm volatile
 8006bf6:	68bb      	ldr	r3, [r7, #8]
 8006bf8:	f383 8811 	msr	BASEPRI, r3
}
 8006bfc:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 8006bfe:	bf00      	nop
 8006c00:	3728      	adds	r7, #40	@ 0x28
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}
 8006c06:	bf00      	nop
 8006c08:	20000908 	.word	0x20000908
 8006c0c:	200008e8 	.word	0x200008e8
 8006c10:	200007e4 	.word	0x200007e4
 8006c14:	200008a0 	.word	0x200008a0
 8006c18:	200007e0 	.word	0x200007e0
 8006c1c:	200008f4 	.word	0x200008f4

08006c20 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b084      	sub	sp, #16
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
 8006c28:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006c2a:	4b29      	ldr	r3, [pc, #164]	@ (8006cd0 <prvAddCurrentTaskToDelayedList+0xb0>)
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006c30:	4b28      	ldr	r3, [pc, #160]	@ (8006cd4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	3304      	adds	r3, #4
 8006c36:	4618      	mov	r0, r3
 8006c38:	f7fe f89a 	bl	8004d70 <uxListRemove>
 8006c3c:	4603      	mov	r3, r0
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d10b      	bne.n	8006c5a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006c42:	4b24      	ldr	r3, [pc, #144]	@ (8006cd4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c48:	2201      	movs	r2, #1
 8006c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8006c4e:	43da      	mvns	r2, r3
 8006c50:	4b21      	ldr	r3, [pc, #132]	@ (8006cd8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	4013      	ands	r3, r2
 8006c56:	4a20      	ldr	r2, [pc, #128]	@ (8006cd8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006c58:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c60:	d10a      	bne.n	8006c78 <prvAddCurrentTaskToDelayedList+0x58>
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d007      	beq.n	8006c78 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006c68:	4b1a      	ldr	r3, [pc, #104]	@ (8006cd4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	3304      	adds	r3, #4
 8006c6e:	4619      	mov	r1, r3
 8006c70:	481a      	ldr	r0, [pc, #104]	@ (8006cdc <prvAddCurrentTaskToDelayedList+0xbc>)
 8006c72:	f7fe f822 	bl	8004cba <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006c76:	e026      	b.n	8006cc6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006c78:	68fa      	ldr	r2, [r7, #12]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	4413      	add	r3, r2
 8006c7e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006c80:	4b14      	ldr	r3, [pc, #80]	@ (8006cd4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	68ba      	ldr	r2, [r7, #8]
 8006c86:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006c88:	68ba      	ldr	r2, [r7, #8]
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	429a      	cmp	r2, r3
 8006c8e:	d209      	bcs.n	8006ca4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006c90:	4b13      	ldr	r3, [pc, #76]	@ (8006ce0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006c92:	681a      	ldr	r2, [r3, #0]
 8006c94:	4b0f      	ldr	r3, [pc, #60]	@ (8006cd4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	3304      	adds	r3, #4
 8006c9a:	4619      	mov	r1, r3
 8006c9c:	4610      	mov	r0, r2
 8006c9e:	f7fe f82f 	bl	8004d00 <vListInsert>
}
 8006ca2:	e010      	b.n	8006cc6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006ca4:	4b0f      	ldr	r3, [pc, #60]	@ (8006ce4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006ca6:	681a      	ldr	r2, [r3, #0]
 8006ca8:	4b0a      	ldr	r3, [pc, #40]	@ (8006cd4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	3304      	adds	r3, #4
 8006cae:	4619      	mov	r1, r3
 8006cb0:	4610      	mov	r0, r2
 8006cb2:	f7fe f825 	bl	8004d00 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006cb6:	4b0c      	ldr	r3, [pc, #48]	@ (8006ce8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	68ba      	ldr	r2, [r7, #8]
 8006cbc:	429a      	cmp	r2, r3
 8006cbe:	d202      	bcs.n	8006cc6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006cc0:	4a09      	ldr	r2, [pc, #36]	@ (8006ce8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006cc2:	68bb      	ldr	r3, [r7, #8]
 8006cc4:	6013      	str	r3, [r2, #0]
}
 8006cc6:	bf00      	nop
 8006cc8:	3710      	adds	r7, #16
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bd80      	pop	{r7, pc}
 8006cce:	bf00      	nop
 8006cd0:	200008e4 	.word	0x200008e4
 8006cd4:	200007e0 	.word	0x200007e0
 8006cd8:	200008e8 	.word	0x200008e8
 8006cdc:	200008cc 	.word	0x200008cc
 8006ce0:	2000089c 	.word	0x2000089c
 8006ce4:	20000898 	.word	0x20000898
 8006ce8:	20000900 	.word	0x20000900

08006cec <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006cec:	b480      	push	{r7}
 8006cee:	b085      	sub	sp, #20
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	60f8      	str	r0, [r7, #12]
 8006cf4:	60b9      	str	r1, [r7, #8]
 8006cf6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	3b04      	subs	r3, #4
 8006cfc:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006d04:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	3b04      	subs	r3, #4
 8006d0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	f023 0201 	bic.w	r2, r3, #1
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	3b04      	subs	r3, #4
 8006d1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006d1c:	4a08      	ldr	r2, [pc, #32]	@ (8006d40 <pxPortInitialiseStack+0x54>)
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	3b14      	subs	r3, #20
 8006d26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006d28:	687a      	ldr	r2, [r7, #4]
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	3b20      	subs	r3, #32
 8006d32:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006d34:	68fb      	ldr	r3, [r7, #12]
}
 8006d36:	4618      	mov	r0, r3
 8006d38:	3714      	adds	r7, #20
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	bc80      	pop	{r7}
 8006d3e:	4770      	bx	lr
 8006d40:	08006d45 	.word	0x08006d45

08006d44 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006d44:	b480      	push	{r7}
 8006d46:	b085      	sub	sp, #20
 8006d48:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006d4e:	4b12      	ldr	r3, [pc, #72]	@ (8006d98 <prvTaskExitError+0x54>)
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d56:	d00b      	beq.n	8006d70 <prvTaskExitError+0x2c>
	__asm volatile
 8006d58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d5c:	f383 8811 	msr	BASEPRI, r3
 8006d60:	f3bf 8f6f 	isb	sy
 8006d64:	f3bf 8f4f 	dsb	sy
 8006d68:	60fb      	str	r3, [r7, #12]
}
 8006d6a:	bf00      	nop
 8006d6c:	bf00      	nop
 8006d6e:	e7fd      	b.n	8006d6c <prvTaskExitError+0x28>
	__asm volatile
 8006d70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d74:	f383 8811 	msr	BASEPRI, r3
 8006d78:	f3bf 8f6f 	isb	sy
 8006d7c:	f3bf 8f4f 	dsb	sy
 8006d80:	60bb      	str	r3, [r7, #8]
}
 8006d82:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006d84:	bf00      	nop
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d0fc      	beq.n	8006d86 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006d8c:	bf00      	nop
 8006d8e:	bf00      	nop
 8006d90:	3714      	adds	r7, #20
 8006d92:	46bd      	mov	sp, r7
 8006d94:	bc80      	pop	{r7}
 8006d96:	4770      	bx	lr
 8006d98:	2000000c 	.word	0x2000000c
 8006d9c:	00000000 	.word	0x00000000

08006da0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006da0:	4b07      	ldr	r3, [pc, #28]	@ (8006dc0 <pxCurrentTCBConst2>)
 8006da2:	6819      	ldr	r1, [r3, #0]
 8006da4:	6808      	ldr	r0, [r1, #0]
 8006da6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006daa:	f380 8809 	msr	PSP, r0
 8006dae:	f3bf 8f6f 	isb	sy
 8006db2:	f04f 0000 	mov.w	r0, #0
 8006db6:	f380 8811 	msr	BASEPRI, r0
 8006dba:	f04e 0e0d 	orr.w	lr, lr, #13
 8006dbe:	4770      	bx	lr

08006dc0 <pxCurrentTCBConst2>:
 8006dc0:	200007e0 	.word	0x200007e0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006dc4:	bf00      	nop
 8006dc6:	bf00      	nop

08006dc8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006dc8:	4806      	ldr	r0, [pc, #24]	@ (8006de4 <prvPortStartFirstTask+0x1c>)
 8006dca:	6800      	ldr	r0, [r0, #0]
 8006dcc:	6800      	ldr	r0, [r0, #0]
 8006dce:	f380 8808 	msr	MSP, r0
 8006dd2:	b662      	cpsie	i
 8006dd4:	b661      	cpsie	f
 8006dd6:	f3bf 8f4f 	dsb	sy
 8006dda:	f3bf 8f6f 	isb	sy
 8006dde:	df00      	svc	0
 8006de0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006de2:	bf00      	nop
 8006de4:	e000ed08 	.word	0xe000ed08

08006de8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b084      	sub	sp, #16
 8006dec:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006dee:	4b32      	ldr	r3, [pc, #200]	@ (8006eb8 <xPortStartScheduler+0xd0>)
 8006df0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	781b      	ldrb	r3, [r3, #0]
 8006df6:	b2db      	uxtb	r3, r3
 8006df8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	22ff      	movs	r2, #255	@ 0xff
 8006dfe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	781b      	ldrb	r3, [r3, #0]
 8006e04:	b2db      	uxtb	r3, r3
 8006e06:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006e08:	78fb      	ldrb	r3, [r7, #3]
 8006e0a:	b2db      	uxtb	r3, r3
 8006e0c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006e10:	b2da      	uxtb	r2, r3
 8006e12:	4b2a      	ldr	r3, [pc, #168]	@ (8006ebc <xPortStartScheduler+0xd4>)
 8006e14:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006e16:	4b2a      	ldr	r3, [pc, #168]	@ (8006ec0 <xPortStartScheduler+0xd8>)
 8006e18:	2207      	movs	r2, #7
 8006e1a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006e1c:	e009      	b.n	8006e32 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8006e1e:	4b28      	ldr	r3, [pc, #160]	@ (8006ec0 <xPortStartScheduler+0xd8>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	3b01      	subs	r3, #1
 8006e24:	4a26      	ldr	r2, [pc, #152]	@ (8006ec0 <xPortStartScheduler+0xd8>)
 8006e26:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006e28:	78fb      	ldrb	r3, [r7, #3]
 8006e2a:	b2db      	uxtb	r3, r3
 8006e2c:	005b      	lsls	r3, r3, #1
 8006e2e:	b2db      	uxtb	r3, r3
 8006e30:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006e32:	78fb      	ldrb	r3, [r7, #3]
 8006e34:	b2db      	uxtb	r3, r3
 8006e36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e3a:	2b80      	cmp	r3, #128	@ 0x80
 8006e3c:	d0ef      	beq.n	8006e1e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006e3e:	4b20      	ldr	r3, [pc, #128]	@ (8006ec0 <xPortStartScheduler+0xd8>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f1c3 0307 	rsb	r3, r3, #7
 8006e46:	2b04      	cmp	r3, #4
 8006e48:	d00b      	beq.n	8006e62 <xPortStartScheduler+0x7a>
	__asm volatile
 8006e4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e4e:	f383 8811 	msr	BASEPRI, r3
 8006e52:	f3bf 8f6f 	isb	sy
 8006e56:	f3bf 8f4f 	dsb	sy
 8006e5a:	60bb      	str	r3, [r7, #8]
}
 8006e5c:	bf00      	nop
 8006e5e:	bf00      	nop
 8006e60:	e7fd      	b.n	8006e5e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006e62:	4b17      	ldr	r3, [pc, #92]	@ (8006ec0 <xPortStartScheduler+0xd8>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	021b      	lsls	r3, r3, #8
 8006e68:	4a15      	ldr	r2, [pc, #84]	@ (8006ec0 <xPortStartScheduler+0xd8>)
 8006e6a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006e6c:	4b14      	ldr	r3, [pc, #80]	@ (8006ec0 <xPortStartScheduler+0xd8>)
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006e74:	4a12      	ldr	r2, [pc, #72]	@ (8006ec0 <xPortStartScheduler+0xd8>)
 8006e76:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	b2da      	uxtb	r2, r3
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006e80:	4b10      	ldr	r3, [pc, #64]	@ (8006ec4 <xPortStartScheduler+0xdc>)
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	4a0f      	ldr	r2, [pc, #60]	@ (8006ec4 <xPortStartScheduler+0xdc>)
 8006e86:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006e8a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006e8c:	4b0d      	ldr	r3, [pc, #52]	@ (8006ec4 <xPortStartScheduler+0xdc>)
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	4a0c      	ldr	r2, [pc, #48]	@ (8006ec4 <xPortStartScheduler+0xdc>)
 8006e92:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006e96:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006e98:	f000 f8b8 	bl	800700c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006e9c:	4b0a      	ldr	r3, [pc, #40]	@ (8006ec8 <xPortStartScheduler+0xe0>)
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006ea2:	f7ff ff91 	bl	8006dc8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006ea6:	f7ff f9dd 	bl	8006264 <vTaskSwitchContext>
	prvTaskExitError();
 8006eaa:	f7ff ff4b 	bl	8006d44 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006eae:	2300      	movs	r3, #0
}
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	3710      	adds	r7, #16
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	bd80      	pop	{r7, pc}
 8006eb8:	e000e400 	.word	0xe000e400
 8006ebc:	2000090c 	.word	0x2000090c
 8006ec0:	20000910 	.word	0x20000910
 8006ec4:	e000ed20 	.word	0xe000ed20
 8006ec8:	2000000c 	.word	0x2000000c

08006ecc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006ecc:	b480      	push	{r7}
 8006ece:	b083      	sub	sp, #12
 8006ed0:	af00      	add	r7, sp, #0
	__asm volatile
 8006ed2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ed6:	f383 8811 	msr	BASEPRI, r3
 8006eda:	f3bf 8f6f 	isb	sy
 8006ede:	f3bf 8f4f 	dsb	sy
 8006ee2:	607b      	str	r3, [r7, #4]
}
 8006ee4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006ee6:	4b0f      	ldr	r3, [pc, #60]	@ (8006f24 <vPortEnterCritical+0x58>)
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	3301      	adds	r3, #1
 8006eec:	4a0d      	ldr	r2, [pc, #52]	@ (8006f24 <vPortEnterCritical+0x58>)
 8006eee:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006ef0:	4b0c      	ldr	r3, [pc, #48]	@ (8006f24 <vPortEnterCritical+0x58>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	2b01      	cmp	r3, #1
 8006ef6:	d110      	bne.n	8006f1a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006ef8:	4b0b      	ldr	r3, [pc, #44]	@ (8006f28 <vPortEnterCritical+0x5c>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	b2db      	uxtb	r3, r3
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d00b      	beq.n	8006f1a <vPortEnterCritical+0x4e>
	__asm volatile
 8006f02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f06:	f383 8811 	msr	BASEPRI, r3
 8006f0a:	f3bf 8f6f 	isb	sy
 8006f0e:	f3bf 8f4f 	dsb	sy
 8006f12:	603b      	str	r3, [r7, #0]
}
 8006f14:	bf00      	nop
 8006f16:	bf00      	nop
 8006f18:	e7fd      	b.n	8006f16 <vPortEnterCritical+0x4a>
	}
}
 8006f1a:	bf00      	nop
 8006f1c:	370c      	adds	r7, #12
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bc80      	pop	{r7}
 8006f22:	4770      	bx	lr
 8006f24:	2000000c 	.word	0x2000000c
 8006f28:	e000ed04 	.word	0xe000ed04

08006f2c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b083      	sub	sp, #12
 8006f30:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006f32:	4b12      	ldr	r3, [pc, #72]	@ (8006f7c <vPortExitCritical+0x50>)
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d10b      	bne.n	8006f52 <vPortExitCritical+0x26>
	__asm volatile
 8006f3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f3e:	f383 8811 	msr	BASEPRI, r3
 8006f42:	f3bf 8f6f 	isb	sy
 8006f46:	f3bf 8f4f 	dsb	sy
 8006f4a:	607b      	str	r3, [r7, #4]
}
 8006f4c:	bf00      	nop
 8006f4e:	bf00      	nop
 8006f50:	e7fd      	b.n	8006f4e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006f52:	4b0a      	ldr	r3, [pc, #40]	@ (8006f7c <vPortExitCritical+0x50>)
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	3b01      	subs	r3, #1
 8006f58:	4a08      	ldr	r2, [pc, #32]	@ (8006f7c <vPortExitCritical+0x50>)
 8006f5a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006f5c:	4b07      	ldr	r3, [pc, #28]	@ (8006f7c <vPortExitCritical+0x50>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d105      	bne.n	8006f70 <vPortExitCritical+0x44>
 8006f64:	2300      	movs	r3, #0
 8006f66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	f383 8811 	msr	BASEPRI, r3
}
 8006f6e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006f70:	bf00      	nop
 8006f72:	370c      	adds	r7, #12
 8006f74:	46bd      	mov	sp, r7
 8006f76:	bc80      	pop	{r7}
 8006f78:	4770      	bx	lr
 8006f7a:	bf00      	nop
 8006f7c:	2000000c 	.word	0x2000000c

08006f80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006f80:	f3ef 8009 	mrs	r0, PSP
 8006f84:	f3bf 8f6f 	isb	sy
 8006f88:	4b0d      	ldr	r3, [pc, #52]	@ (8006fc0 <pxCurrentTCBConst>)
 8006f8a:	681a      	ldr	r2, [r3, #0]
 8006f8c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006f90:	6010      	str	r0, [r2, #0]
 8006f92:	e92d 4008 	stmdb	sp!, {r3, lr}
 8006f96:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006f9a:	f380 8811 	msr	BASEPRI, r0
 8006f9e:	f7ff f961 	bl	8006264 <vTaskSwitchContext>
 8006fa2:	f04f 0000 	mov.w	r0, #0
 8006fa6:	f380 8811 	msr	BASEPRI, r0
 8006faa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8006fae:	6819      	ldr	r1, [r3, #0]
 8006fb0:	6808      	ldr	r0, [r1, #0]
 8006fb2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006fb6:	f380 8809 	msr	PSP, r0
 8006fba:	f3bf 8f6f 	isb	sy
 8006fbe:	4770      	bx	lr

08006fc0 <pxCurrentTCBConst>:
 8006fc0:	200007e0 	.word	0x200007e0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006fc4:	bf00      	nop
 8006fc6:	bf00      	nop

08006fc8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b082      	sub	sp, #8
 8006fcc:	af00      	add	r7, sp, #0
	__asm volatile
 8006fce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fd2:	f383 8811 	msr	BASEPRI, r3
 8006fd6:	f3bf 8f6f 	isb	sy
 8006fda:	f3bf 8f4f 	dsb	sy
 8006fde:	607b      	str	r3, [r7, #4]
}
 8006fe0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006fe2:	f7ff f885 	bl	80060f0 <xTaskIncrementTick>
 8006fe6:	4603      	mov	r3, r0
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d003      	beq.n	8006ff4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006fec:	4b06      	ldr	r3, [pc, #24]	@ (8007008 <xPortSysTickHandler+0x40>)
 8006fee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ff2:	601a      	str	r2, [r3, #0]
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	f383 8811 	msr	BASEPRI, r3
}
 8006ffe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007000:	bf00      	nop
 8007002:	3708      	adds	r7, #8
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}
 8007008:	e000ed04 	.word	0xe000ed04

0800700c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800700c:	b480      	push	{r7}
 800700e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007010:	4b0a      	ldr	r3, [pc, #40]	@ (800703c <vPortSetupTimerInterrupt+0x30>)
 8007012:	2200      	movs	r2, #0
 8007014:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007016:	4b0a      	ldr	r3, [pc, #40]	@ (8007040 <vPortSetupTimerInterrupt+0x34>)
 8007018:	2200      	movs	r2, #0
 800701a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800701c:	4b09      	ldr	r3, [pc, #36]	@ (8007044 <vPortSetupTimerInterrupt+0x38>)
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	4a09      	ldr	r2, [pc, #36]	@ (8007048 <vPortSetupTimerInterrupt+0x3c>)
 8007022:	fba2 2303 	umull	r2, r3, r2, r3
 8007026:	099b      	lsrs	r3, r3, #6
 8007028:	4a08      	ldr	r2, [pc, #32]	@ (800704c <vPortSetupTimerInterrupt+0x40>)
 800702a:	3b01      	subs	r3, #1
 800702c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800702e:	4b03      	ldr	r3, [pc, #12]	@ (800703c <vPortSetupTimerInterrupt+0x30>)
 8007030:	2207      	movs	r2, #7
 8007032:	601a      	str	r2, [r3, #0]
}
 8007034:	bf00      	nop
 8007036:	46bd      	mov	sp, r7
 8007038:	bc80      	pop	{r7}
 800703a:	4770      	bx	lr
 800703c:	e000e010 	.word	0xe000e010
 8007040:	e000e018 	.word	0xe000e018
 8007044:	20000000 	.word	0x20000000
 8007048:	10624dd3 	.word	0x10624dd3
 800704c:	e000e014 	.word	0xe000e014

08007050 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007050:	b480      	push	{r7}
 8007052:	b085      	sub	sp, #20
 8007054:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007056:	f3ef 8305 	mrs	r3, IPSR
 800705a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	2b0f      	cmp	r3, #15
 8007060:	d915      	bls.n	800708e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007062:	4a17      	ldr	r2, [pc, #92]	@ (80070c0 <vPortValidateInterruptPriority+0x70>)
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	4413      	add	r3, r2
 8007068:	781b      	ldrb	r3, [r3, #0]
 800706a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800706c:	4b15      	ldr	r3, [pc, #84]	@ (80070c4 <vPortValidateInterruptPriority+0x74>)
 800706e:	781b      	ldrb	r3, [r3, #0]
 8007070:	7afa      	ldrb	r2, [r7, #11]
 8007072:	429a      	cmp	r2, r3
 8007074:	d20b      	bcs.n	800708e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007076:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800707a:	f383 8811 	msr	BASEPRI, r3
 800707e:	f3bf 8f6f 	isb	sy
 8007082:	f3bf 8f4f 	dsb	sy
 8007086:	607b      	str	r3, [r7, #4]
}
 8007088:	bf00      	nop
 800708a:	bf00      	nop
 800708c:	e7fd      	b.n	800708a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800708e:	4b0e      	ldr	r3, [pc, #56]	@ (80070c8 <vPortValidateInterruptPriority+0x78>)
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007096:	4b0d      	ldr	r3, [pc, #52]	@ (80070cc <vPortValidateInterruptPriority+0x7c>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	429a      	cmp	r2, r3
 800709c:	d90b      	bls.n	80070b6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800709e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070a2:	f383 8811 	msr	BASEPRI, r3
 80070a6:	f3bf 8f6f 	isb	sy
 80070aa:	f3bf 8f4f 	dsb	sy
 80070ae:	603b      	str	r3, [r7, #0]
}
 80070b0:	bf00      	nop
 80070b2:	bf00      	nop
 80070b4:	e7fd      	b.n	80070b2 <vPortValidateInterruptPriority+0x62>
	}
 80070b6:	bf00      	nop
 80070b8:	3714      	adds	r7, #20
 80070ba:	46bd      	mov	sp, r7
 80070bc:	bc80      	pop	{r7}
 80070be:	4770      	bx	lr
 80070c0:	e000e3f0 	.word	0xe000e3f0
 80070c4:	2000090c 	.word	0x2000090c
 80070c8:	e000ed0c 	.word	0xe000ed0c
 80070cc:	20000910 	.word	0x20000910

080070d0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	b08a      	sub	sp, #40	@ 0x28
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80070d8:	2300      	movs	r3, #0
 80070da:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80070dc:	f7fe ff5c 	bl	8005f98 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80070e0:	4b5c      	ldr	r3, [pc, #368]	@ (8007254 <pvPortMalloc+0x184>)
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d101      	bne.n	80070ec <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80070e8:	f000 f924 	bl	8007334 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80070ec:	4b5a      	ldr	r3, [pc, #360]	@ (8007258 <pvPortMalloc+0x188>)
 80070ee:	681a      	ldr	r2, [r3, #0]
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	4013      	ands	r3, r2
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	f040 8095 	bne.w	8007224 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d01e      	beq.n	800713e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007100:	2208      	movs	r2, #8
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	4413      	add	r3, r2
 8007106:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	f003 0307 	and.w	r3, r3, #7
 800710e:	2b00      	cmp	r3, #0
 8007110:	d015      	beq.n	800713e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	f023 0307 	bic.w	r3, r3, #7
 8007118:	3308      	adds	r3, #8
 800711a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	f003 0307 	and.w	r3, r3, #7
 8007122:	2b00      	cmp	r3, #0
 8007124:	d00b      	beq.n	800713e <pvPortMalloc+0x6e>
	__asm volatile
 8007126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800712a:	f383 8811 	msr	BASEPRI, r3
 800712e:	f3bf 8f6f 	isb	sy
 8007132:	f3bf 8f4f 	dsb	sy
 8007136:	617b      	str	r3, [r7, #20]
}
 8007138:	bf00      	nop
 800713a:	bf00      	nop
 800713c:	e7fd      	b.n	800713a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2b00      	cmp	r3, #0
 8007142:	d06f      	beq.n	8007224 <pvPortMalloc+0x154>
 8007144:	4b45      	ldr	r3, [pc, #276]	@ (800725c <pvPortMalloc+0x18c>)
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	687a      	ldr	r2, [r7, #4]
 800714a:	429a      	cmp	r2, r3
 800714c:	d86a      	bhi.n	8007224 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800714e:	4b44      	ldr	r3, [pc, #272]	@ (8007260 <pvPortMalloc+0x190>)
 8007150:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007152:	4b43      	ldr	r3, [pc, #268]	@ (8007260 <pvPortMalloc+0x190>)
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007158:	e004      	b.n	8007164 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800715a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800715c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800715e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007166:	685b      	ldr	r3, [r3, #4]
 8007168:	687a      	ldr	r2, [r7, #4]
 800716a:	429a      	cmp	r2, r3
 800716c:	d903      	bls.n	8007176 <pvPortMalloc+0xa6>
 800716e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d1f1      	bne.n	800715a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007176:	4b37      	ldr	r3, [pc, #220]	@ (8007254 <pvPortMalloc+0x184>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800717c:	429a      	cmp	r2, r3
 800717e:	d051      	beq.n	8007224 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007180:	6a3b      	ldr	r3, [r7, #32]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	2208      	movs	r2, #8
 8007186:	4413      	add	r3, r2
 8007188:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800718a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800718c:	681a      	ldr	r2, [r3, #0]
 800718e:	6a3b      	ldr	r3, [r7, #32]
 8007190:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007194:	685a      	ldr	r2, [r3, #4]
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	1ad2      	subs	r2, r2, r3
 800719a:	2308      	movs	r3, #8
 800719c:	005b      	lsls	r3, r3, #1
 800719e:	429a      	cmp	r2, r3
 80071a0:	d920      	bls.n	80071e4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80071a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	4413      	add	r3, r2
 80071a8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80071aa:	69bb      	ldr	r3, [r7, #24]
 80071ac:	f003 0307 	and.w	r3, r3, #7
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d00b      	beq.n	80071cc <pvPortMalloc+0xfc>
	__asm volatile
 80071b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071b8:	f383 8811 	msr	BASEPRI, r3
 80071bc:	f3bf 8f6f 	isb	sy
 80071c0:	f3bf 8f4f 	dsb	sy
 80071c4:	613b      	str	r3, [r7, #16]
}
 80071c6:	bf00      	nop
 80071c8:	bf00      	nop
 80071ca:	e7fd      	b.n	80071c8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80071cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071ce:	685a      	ldr	r2, [r3, #4]
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	1ad2      	subs	r2, r2, r3
 80071d4:	69bb      	ldr	r3, [r7, #24]
 80071d6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80071d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071da:	687a      	ldr	r2, [r7, #4]
 80071dc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80071de:	69b8      	ldr	r0, [r7, #24]
 80071e0:	f000 f90a 	bl	80073f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80071e4:	4b1d      	ldr	r3, [pc, #116]	@ (800725c <pvPortMalloc+0x18c>)
 80071e6:	681a      	ldr	r2, [r3, #0]
 80071e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071ea:	685b      	ldr	r3, [r3, #4]
 80071ec:	1ad3      	subs	r3, r2, r3
 80071ee:	4a1b      	ldr	r2, [pc, #108]	@ (800725c <pvPortMalloc+0x18c>)
 80071f0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80071f2:	4b1a      	ldr	r3, [pc, #104]	@ (800725c <pvPortMalloc+0x18c>)
 80071f4:	681a      	ldr	r2, [r3, #0]
 80071f6:	4b1b      	ldr	r3, [pc, #108]	@ (8007264 <pvPortMalloc+0x194>)
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	429a      	cmp	r2, r3
 80071fc:	d203      	bcs.n	8007206 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80071fe:	4b17      	ldr	r3, [pc, #92]	@ (800725c <pvPortMalloc+0x18c>)
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	4a18      	ldr	r2, [pc, #96]	@ (8007264 <pvPortMalloc+0x194>)
 8007204:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007208:	685a      	ldr	r2, [r3, #4]
 800720a:	4b13      	ldr	r3, [pc, #76]	@ (8007258 <pvPortMalloc+0x188>)
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	431a      	orrs	r2, r3
 8007210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007212:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007216:	2200      	movs	r2, #0
 8007218:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800721a:	4b13      	ldr	r3, [pc, #76]	@ (8007268 <pvPortMalloc+0x198>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	3301      	adds	r3, #1
 8007220:	4a11      	ldr	r2, [pc, #68]	@ (8007268 <pvPortMalloc+0x198>)
 8007222:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007224:	f7fe fec6 	bl	8005fb4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007228:	69fb      	ldr	r3, [r7, #28]
 800722a:	f003 0307 	and.w	r3, r3, #7
 800722e:	2b00      	cmp	r3, #0
 8007230:	d00b      	beq.n	800724a <pvPortMalloc+0x17a>
	__asm volatile
 8007232:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007236:	f383 8811 	msr	BASEPRI, r3
 800723a:	f3bf 8f6f 	isb	sy
 800723e:	f3bf 8f4f 	dsb	sy
 8007242:	60fb      	str	r3, [r7, #12]
}
 8007244:	bf00      	nop
 8007246:	bf00      	nop
 8007248:	e7fd      	b.n	8007246 <pvPortMalloc+0x176>
	return pvReturn;
 800724a:	69fb      	ldr	r3, [r7, #28]
}
 800724c:	4618      	mov	r0, r3
 800724e:	3728      	adds	r7, #40	@ 0x28
 8007250:	46bd      	mov	sp, r7
 8007252:	bd80      	pop	{r7, pc}
 8007254:	2000291c 	.word	0x2000291c
 8007258:	20002930 	.word	0x20002930
 800725c:	20002920 	.word	0x20002920
 8007260:	20002914 	.word	0x20002914
 8007264:	20002924 	.word	0x20002924
 8007268:	20002928 	.word	0x20002928

0800726c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b086      	sub	sp, #24
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d04f      	beq.n	800731e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800727e:	2308      	movs	r3, #8
 8007280:	425b      	negs	r3, r3
 8007282:	697a      	ldr	r2, [r7, #20]
 8007284:	4413      	add	r3, r2
 8007286:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007288:	697b      	ldr	r3, [r7, #20]
 800728a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800728c:	693b      	ldr	r3, [r7, #16]
 800728e:	685a      	ldr	r2, [r3, #4]
 8007290:	4b25      	ldr	r3, [pc, #148]	@ (8007328 <vPortFree+0xbc>)
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	4013      	ands	r3, r2
 8007296:	2b00      	cmp	r3, #0
 8007298:	d10b      	bne.n	80072b2 <vPortFree+0x46>
	__asm volatile
 800729a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800729e:	f383 8811 	msr	BASEPRI, r3
 80072a2:	f3bf 8f6f 	isb	sy
 80072a6:	f3bf 8f4f 	dsb	sy
 80072aa:	60fb      	str	r3, [r7, #12]
}
 80072ac:	bf00      	nop
 80072ae:	bf00      	nop
 80072b0:	e7fd      	b.n	80072ae <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80072b2:	693b      	ldr	r3, [r7, #16]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d00b      	beq.n	80072d2 <vPortFree+0x66>
	__asm volatile
 80072ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072be:	f383 8811 	msr	BASEPRI, r3
 80072c2:	f3bf 8f6f 	isb	sy
 80072c6:	f3bf 8f4f 	dsb	sy
 80072ca:	60bb      	str	r3, [r7, #8]
}
 80072cc:	bf00      	nop
 80072ce:	bf00      	nop
 80072d0:	e7fd      	b.n	80072ce <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80072d2:	693b      	ldr	r3, [r7, #16]
 80072d4:	685a      	ldr	r2, [r3, #4]
 80072d6:	4b14      	ldr	r3, [pc, #80]	@ (8007328 <vPortFree+0xbc>)
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	4013      	ands	r3, r2
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d01e      	beq.n	800731e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80072e0:	693b      	ldr	r3, [r7, #16]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d11a      	bne.n	800731e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80072e8:	693b      	ldr	r3, [r7, #16]
 80072ea:	685a      	ldr	r2, [r3, #4]
 80072ec:	4b0e      	ldr	r3, [pc, #56]	@ (8007328 <vPortFree+0xbc>)
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	43db      	mvns	r3, r3
 80072f2:	401a      	ands	r2, r3
 80072f4:	693b      	ldr	r3, [r7, #16]
 80072f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80072f8:	f7fe fe4e 	bl	8005f98 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80072fc:	693b      	ldr	r3, [r7, #16]
 80072fe:	685a      	ldr	r2, [r3, #4]
 8007300:	4b0a      	ldr	r3, [pc, #40]	@ (800732c <vPortFree+0xc0>)
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	4413      	add	r3, r2
 8007306:	4a09      	ldr	r2, [pc, #36]	@ (800732c <vPortFree+0xc0>)
 8007308:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800730a:	6938      	ldr	r0, [r7, #16]
 800730c:	f000 f874 	bl	80073f8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007310:	4b07      	ldr	r3, [pc, #28]	@ (8007330 <vPortFree+0xc4>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	3301      	adds	r3, #1
 8007316:	4a06      	ldr	r2, [pc, #24]	@ (8007330 <vPortFree+0xc4>)
 8007318:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800731a:	f7fe fe4b 	bl	8005fb4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800731e:	bf00      	nop
 8007320:	3718      	adds	r7, #24
 8007322:	46bd      	mov	sp, r7
 8007324:	bd80      	pop	{r7, pc}
 8007326:	bf00      	nop
 8007328:	20002930 	.word	0x20002930
 800732c:	20002920 	.word	0x20002920
 8007330:	2000292c 	.word	0x2000292c

08007334 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007334:	b480      	push	{r7}
 8007336:	b085      	sub	sp, #20
 8007338:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800733a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800733e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007340:	4b27      	ldr	r3, [pc, #156]	@ (80073e0 <prvHeapInit+0xac>)
 8007342:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	f003 0307 	and.w	r3, r3, #7
 800734a:	2b00      	cmp	r3, #0
 800734c:	d00c      	beq.n	8007368 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	3307      	adds	r3, #7
 8007352:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	f023 0307 	bic.w	r3, r3, #7
 800735a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800735c:	68ba      	ldr	r2, [r7, #8]
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	1ad3      	subs	r3, r2, r3
 8007362:	4a1f      	ldr	r2, [pc, #124]	@ (80073e0 <prvHeapInit+0xac>)
 8007364:	4413      	add	r3, r2
 8007366:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800736c:	4a1d      	ldr	r2, [pc, #116]	@ (80073e4 <prvHeapInit+0xb0>)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007372:	4b1c      	ldr	r3, [pc, #112]	@ (80073e4 <prvHeapInit+0xb0>)
 8007374:	2200      	movs	r2, #0
 8007376:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	68ba      	ldr	r2, [r7, #8]
 800737c:	4413      	add	r3, r2
 800737e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007380:	2208      	movs	r2, #8
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	1a9b      	subs	r3, r3, r2
 8007386:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	f023 0307 	bic.w	r3, r3, #7
 800738e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	4a15      	ldr	r2, [pc, #84]	@ (80073e8 <prvHeapInit+0xb4>)
 8007394:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007396:	4b14      	ldr	r3, [pc, #80]	@ (80073e8 <prvHeapInit+0xb4>)
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	2200      	movs	r2, #0
 800739c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800739e:	4b12      	ldr	r3, [pc, #72]	@ (80073e8 <prvHeapInit+0xb4>)
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	2200      	movs	r2, #0
 80073a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	68fa      	ldr	r2, [r7, #12]
 80073ae:	1ad2      	subs	r2, r2, r3
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80073b4:	4b0c      	ldr	r3, [pc, #48]	@ (80073e8 <prvHeapInit+0xb4>)
 80073b6:	681a      	ldr	r2, [r3, #0]
 80073b8:	683b      	ldr	r3, [r7, #0]
 80073ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	685b      	ldr	r3, [r3, #4]
 80073c0:	4a0a      	ldr	r2, [pc, #40]	@ (80073ec <prvHeapInit+0xb8>)
 80073c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	685b      	ldr	r3, [r3, #4]
 80073c8:	4a09      	ldr	r2, [pc, #36]	@ (80073f0 <prvHeapInit+0xbc>)
 80073ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80073cc:	4b09      	ldr	r3, [pc, #36]	@ (80073f4 <prvHeapInit+0xc0>)
 80073ce:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80073d2:	601a      	str	r2, [r3, #0]
}
 80073d4:	bf00      	nop
 80073d6:	3714      	adds	r7, #20
 80073d8:	46bd      	mov	sp, r7
 80073da:	bc80      	pop	{r7}
 80073dc:	4770      	bx	lr
 80073de:	bf00      	nop
 80073e0:	20000914 	.word	0x20000914
 80073e4:	20002914 	.word	0x20002914
 80073e8:	2000291c 	.word	0x2000291c
 80073ec:	20002924 	.word	0x20002924
 80073f0:	20002920 	.word	0x20002920
 80073f4:	20002930 	.word	0x20002930

080073f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80073f8:	b480      	push	{r7}
 80073fa:	b085      	sub	sp, #20
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007400:	4b27      	ldr	r3, [pc, #156]	@ (80074a0 <prvInsertBlockIntoFreeList+0xa8>)
 8007402:	60fb      	str	r3, [r7, #12]
 8007404:	e002      	b.n	800740c <prvInsertBlockIntoFreeList+0x14>
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	60fb      	str	r3, [r7, #12]
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	687a      	ldr	r2, [r7, #4]
 8007412:	429a      	cmp	r2, r3
 8007414:	d8f7      	bhi.n	8007406 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	685b      	ldr	r3, [r3, #4]
 800741e:	68ba      	ldr	r2, [r7, #8]
 8007420:	4413      	add	r3, r2
 8007422:	687a      	ldr	r2, [r7, #4]
 8007424:	429a      	cmp	r2, r3
 8007426:	d108      	bne.n	800743a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	685a      	ldr	r2, [r3, #4]
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	685b      	ldr	r3, [r3, #4]
 8007430:	441a      	add	r2, r3
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	685b      	ldr	r3, [r3, #4]
 8007442:	68ba      	ldr	r2, [r7, #8]
 8007444:	441a      	add	r2, r3
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	429a      	cmp	r2, r3
 800744c:	d118      	bne.n	8007480 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681a      	ldr	r2, [r3, #0]
 8007452:	4b14      	ldr	r3, [pc, #80]	@ (80074a4 <prvInsertBlockIntoFreeList+0xac>)
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	429a      	cmp	r2, r3
 8007458:	d00d      	beq.n	8007476 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	685a      	ldr	r2, [r3, #4]
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	685b      	ldr	r3, [r3, #4]
 8007464:	441a      	add	r2, r3
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	681a      	ldr	r2, [r3, #0]
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	601a      	str	r2, [r3, #0]
 8007474:	e008      	b.n	8007488 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007476:	4b0b      	ldr	r3, [pc, #44]	@ (80074a4 <prvInsertBlockIntoFreeList+0xac>)
 8007478:	681a      	ldr	r2, [r3, #0]
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	601a      	str	r2, [r3, #0]
 800747e:	e003      	b.n	8007488 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681a      	ldr	r2, [r3, #0]
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007488:	68fa      	ldr	r2, [r7, #12]
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	429a      	cmp	r2, r3
 800748e:	d002      	beq.n	8007496 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	687a      	ldr	r2, [r7, #4]
 8007494:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007496:	bf00      	nop
 8007498:	3714      	adds	r7, #20
 800749a:	46bd      	mov	sp, r7
 800749c:	bc80      	pop	{r7}
 800749e:	4770      	bx	lr
 80074a0:	20002914 	.word	0x20002914
 80074a4:	2000291c 	.word	0x2000291c

080074a8 <memset>:
 80074a8:	4603      	mov	r3, r0
 80074aa:	4402      	add	r2, r0
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d100      	bne.n	80074b2 <memset+0xa>
 80074b0:	4770      	bx	lr
 80074b2:	f803 1b01 	strb.w	r1, [r3], #1
 80074b6:	e7f9      	b.n	80074ac <memset+0x4>

080074b8 <__libc_init_array>:
 80074b8:	b570      	push	{r4, r5, r6, lr}
 80074ba:	2600      	movs	r6, #0
 80074bc:	4d0c      	ldr	r5, [pc, #48]	@ (80074f0 <__libc_init_array+0x38>)
 80074be:	4c0d      	ldr	r4, [pc, #52]	@ (80074f4 <__libc_init_array+0x3c>)
 80074c0:	1b64      	subs	r4, r4, r5
 80074c2:	10a4      	asrs	r4, r4, #2
 80074c4:	42a6      	cmp	r6, r4
 80074c6:	d109      	bne.n	80074dc <__libc_init_array+0x24>
 80074c8:	f000 f828 	bl	800751c <_init>
 80074cc:	2600      	movs	r6, #0
 80074ce:	4d0a      	ldr	r5, [pc, #40]	@ (80074f8 <__libc_init_array+0x40>)
 80074d0:	4c0a      	ldr	r4, [pc, #40]	@ (80074fc <__libc_init_array+0x44>)
 80074d2:	1b64      	subs	r4, r4, r5
 80074d4:	10a4      	asrs	r4, r4, #2
 80074d6:	42a6      	cmp	r6, r4
 80074d8:	d105      	bne.n	80074e6 <__libc_init_array+0x2e>
 80074da:	bd70      	pop	{r4, r5, r6, pc}
 80074dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80074e0:	4798      	blx	r3
 80074e2:	3601      	adds	r6, #1
 80074e4:	e7ee      	b.n	80074c4 <__libc_init_array+0xc>
 80074e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80074ea:	4798      	blx	r3
 80074ec:	3601      	adds	r6, #1
 80074ee:	e7f2      	b.n	80074d6 <__libc_init_array+0x1e>
 80074f0:	0800761c 	.word	0x0800761c
 80074f4:	0800761c 	.word	0x0800761c
 80074f8:	0800761c 	.word	0x0800761c
 80074fc:	08007620 	.word	0x08007620

08007500 <memcpy>:
 8007500:	440a      	add	r2, r1
 8007502:	4291      	cmp	r1, r2
 8007504:	f100 33ff 	add.w	r3, r0, #4294967295
 8007508:	d100      	bne.n	800750c <memcpy+0xc>
 800750a:	4770      	bx	lr
 800750c:	b510      	push	{r4, lr}
 800750e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007512:	4291      	cmp	r1, r2
 8007514:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007518:	d1f9      	bne.n	800750e <memcpy+0xe>
 800751a:	bd10      	pop	{r4, pc}

0800751c <_init>:
 800751c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800751e:	bf00      	nop
 8007520:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007522:	bc08      	pop	{r3}
 8007524:	469e      	mov	lr, r3
 8007526:	4770      	bx	lr

08007528 <_fini>:
 8007528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800752a:	bf00      	nop
 800752c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800752e:	bc08      	pop	{r3}
 8007530:	469e      	mov	lr, r3
 8007532:	4770      	bx	lr
