--
--	Conversion of SamplingCircuit.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed May 15 12:39:54 2024
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__I2S_SDI_three_net_0 : bit;
SIGNAL zero : bit;
SIGNAL Net_620 : bit;
SIGNAL tmpIO_0__I2S_SDI_three_net_0 : bit;
TERMINAL tmpSIOVREF__I2S_SDI_three_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__I2S_SDI_three_net_0 : bit;
SIGNAL Net_626 : bit;
SIGNAL tmpOE__I2S_three_ws_net_0 : bit;
SIGNAL Net_625 : bit;
SIGNAL tmpFB_0__I2S_three_ws_net_0 : bit;
SIGNAL tmpIO_0__I2S_three_ws_net_0 : bit;
TERMINAL tmpSIOVREF__I2S_three_ws_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I2S_three_ws_net_0 : bit;
SIGNAL Net_616_0 : bit;
SIGNAL tmpOE__cs_net_0 : bit;
SIGNAL Net_268 : bit;
SIGNAL tmpFB_0__cs_net_0 : bit;
SIGNAL tmpIO_0__cs_net_0 : bit;
TERMINAL tmpSIOVREF__cs_net_0 : bit;
SIGNAL tmpINTERRUPT_0__cs_net_0 : bit;
SIGNAL Net_743 : bit;
SIGNAL \I2Sthree:bI2S:op_clk\ : bit;
SIGNAL \I2Sthree:bI2S:ctrl_reg_out_7\ : bit;
SIGNAL \I2Sthree:bI2S:ctrl_reg_out_6\ : bit;
SIGNAL \I2Sthree:bI2S:ctrl_reg_out_5\ : bit;
SIGNAL \I2Sthree:bI2S:ctrl_reg_out_4\ : bit;
SIGNAL \I2Sthree:bI2S:ctrl_reg_out_3\ : bit;
SIGNAL \I2Sthree:bI2S:ctrl_reg_out_2\ : bit;
SIGNAL \I2Sthree:bI2S:ctrl_reg_out_1\ : bit;
SIGNAL \I2Sthree:bI2S:ctrl_reg_out_0\ : bit;
SIGNAL \I2Sthree:bI2S:ctrl_2\ : bit;
SIGNAL \I2Sthree:bI2S:dyn_data_width_1\ : bit;
SIGNAL \I2Sthree:bI2S:dyn_data_width_0\ : bit;
SIGNAL \I2Sthree:bI2S:enable\ : bit;
SIGNAL \I2Sthree:bI2S:reset\ : bit;
SIGNAL \I2Sthree:bI2S:count_6\ : bit;
SIGNAL \I2Sthree:bI2S:count_5\ : bit;
SIGNAL \I2Sthree:bI2S:count_4\ : bit;
SIGNAL \I2Sthree:bI2S:count_3\ : bit;
SIGNAL \I2Sthree:bI2S:count_2\ : bit;
SIGNAL \I2Sthree:bI2S:count_1\ : bit;
SIGNAL \I2Sthree:bI2S:count_0\ : bit;
SIGNAL \I2Sthree:bI2S:channel\ : bit;
SIGNAL Net_650 : bit;
SIGNAL \I2Sthree:bI2S:tx_lch_active\ : bit;
SIGNAL \I2Sthree:bI2S:tx_rch_active\ : bit;
SIGNAL \I2Sthree:bI2S:tx_stereo_data\ : bit;
SIGNAL \I2Sthree:bI2S:rx_lch_active\ : bit;
SIGNAL \I2Sthree:bI2S:rx_rch_active\ : bit;
SIGNAL \I2Sthree:bI2S:rx_stereo_data\ : bit;
SIGNAL \I2Sthree:bI2S:data_width_8\ : bit;
SIGNAL \I2Sthree:bI2S:data_width_16\ : bit;
SIGNAL \I2Sthree:bI2S:data_width_24\ : bit;
SIGNAL \I2Sthree:bI2S:data_width_32\ : bit;
SIGNAL \I2Sthree:bI2S:tx_lch_load_3\ : bit;
SIGNAL \I2Sthree:bI2S:tx_lch_load_2\ : bit;
SIGNAL \I2Sthree:bI2S:tx_lch_load_1\ : bit;
SIGNAL \I2Sthree:bI2S:tx_lch_load_0\ : bit;
SIGNAL \I2Sthree:bI2S:tx_rch_load_3\ : bit;
SIGNAL \I2Sthree:bI2S:tx_rch_load_2\ : bit;
SIGNAL \I2Sthree:bI2S:tx_rch_load_1\ : bit;
SIGNAL \I2Sthree:bI2S:tx_rch_load_0\ : bit;
SIGNAL \I2Sthree:bI2S:rx_lch_load_3\ : bit;
SIGNAL \I2Sthree:bI2S:rx_lch_load_2\ : bit;
SIGNAL \I2Sthree:bI2S:rx_lch_load_1\ : bit;
SIGNAL \I2Sthree:bI2S:rx_lch_load_0\ : bit;
SIGNAL \I2Sthree:bI2S:rx_rch_load_3\ : bit;
SIGNAL \I2Sthree:bI2S:rx_rch_load_2\ : bit;
SIGNAL \I2Sthree:bI2S:rx_rch_load_1\ : bit;
SIGNAL \I2Sthree:bI2S:rx_rch_load_0\ : bit;
SIGNAL \I2Sthree:bI2S:data_trunc\ : bit;
SIGNAL \I2Sthree:bI2S:ctrl_1\ : bit;
SIGNAL \I2Sthree:bI2S:rx_f0_load\ : bit;
SIGNAL \I2Sthree:bI2S:rx_state_2\ : bit;
SIGNAL \I2Sthree:bI2S:rx_state_1\ : bit;
SIGNAL \I2Sthree:bI2S:rx_state_0\ : bit;
SIGNAL \I2Sthree:bI2S:rx_f1_load\ : bit;
SIGNAL \I2Sthree:bI2S:rx_overflow_sticky\ : bit;
SIGNAL \I2Sthree:bI2S:rx_overflow_0\ : bit;
SIGNAL \I2Sthree:bI2S:rxenable\ : bit;
SIGNAL \I2Sthree:bI2S:Rx:STS[0]:status_0\ : bit;
SIGNAL \I2Sthree:bI2S:Rx:STS[0]:status_1\ : bit;
SIGNAL \I2Sthree:bI2S:rx_f0_n_empty_0\ : bit;
SIGNAL \I2Sthree:bI2S:Rx:STS[0]:status_2\ : bit;
SIGNAL \I2Sthree:bI2S:Rx:STS[0]:status_5\ : bit;
SIGNAL \I2Sthree:bI2S:Rx:STS[0]:status_4\ : bit;
SIGNAL \I2Sthree:bI2S:Rx:STS[0]:status_3\ : bit;
SIGNAL \I2Sthree:bI2S:rx_int_out_0\ : bit;
SIGNAL \I2Sthree:bI2S:rx_int_reg\ : bit;
SIGNAL Net_649 : bit;
SIGNAL \I2Sthree:bI2S:rx_f0_full_0\ : bit;
SIGNAL \I2Sthree:rx_drq0_0\ : bit;
SIGNAL \I2Sthree:rx_drq1_0\ : bit;
SIGNAL \I2Sthree:bI2S:rx_f1_n_empty_0\ : bit;
SIGNAL \I2Sthree:bI2S:rx_data_in_0\ : bit;
SIGNAL \I2Sthree:rx_line_0\ : bit;
SIGNAL \I2Sthree:bI2S:Rx:CH[0]:dpRx:ce0\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:bI2S:Rx:CH[0]:dpRx:ce0\:SIGNAL IS 2;
SIGNAL \I2Sthree:bI2S:pos_clip_cmp_0\ : bit;
SIGNAL \I2Sthree:bI2S:Rx:CH[0]:dpRx:z0\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:bI2S:Rx:CH[0]:dpRx:z0\:SIGNAL IS 2;
SIGNAL \I2Sthree:bI2S:Rx:CH[0]:dpRx:ff0\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:bI2S:Rx:CH[0]:dpRx:ff0\:SIGNAL IS 2;
SIGNAL \I2Sthree:bI2S:Rx:CH[0]:dpRx:ce1\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:bI2S:Rx:CH[0]:dpRx:ce1\:SIGNAL IS 2;
SIGNAL \I2Sthree:bI2S:neg_clip_cmp_0\ : bit;
SIGNAL \I2Sthree:bI2S:Rx:CH[0]:dpRx:z1\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:bI2S:Rx:CH[0]:dpRx:z1\:SIGNAL IS 2;
SIGNAL \I2Sthree:bI2S:Rx:CH[0]:dpRx:ff1\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:bI2S:Rx:CH[0]:dpRx:ff1\:SIGNAL IS 2;
SIGNAL \I2Sthree:bI2S:Rx:CH[0]:dpRx:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:bI2S:Rx:CH[0]:dpRx:ov_msb\:SIGNAL IS 2;
SIGNAL \I2Sthree:bI2S:Rx:CH[0]:dpRx:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:bI2S:Rx:CH[0]:dpRx:co_msb\:SIGNAL IS 2;
SIGNAL \I2Sthree:bI2S:Rx:CH[0]:dpRx:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:bI2S:Rx:CH[0]:dpRx:cmsb\:SIGNAL IS 2;
SIGNAL \I2Sthree:bI2S:Rx:CH[0]:dpRx:so\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:bI2S:Rx:CH[0]:dpRx:so\:SIGNAL IS 2;
SIGNAL \I2Sthree:bI2S:rx_f1_full_0\ : bit;
SIGNAL \I2Sthree:bI2S:Rx:CH[0]:dpRx:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:bI2S:Rx:CH[0]:dpRx:ce0_reg\:SIGNAL IS 2;
SIGNAL \I2Sthree:bI2S:Rx:CH[0]:dpRx:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:bI2S:Rx:CH[0]:dpRx:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2Sthree:bI2S:Rx:CH[0]:dpRx:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:bI2S:Rx:CH[0]:dpRx:z0_reg\:SIGNAL IS 2;
SIGNAL \I2Sthree:bI2S:Rx:CH[0]:dpRx:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:bI2S:Rx:CH[0]:dpRx:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2Sthree:bI2S:Rx:CH[0]:dpRx:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:bI2S:Rx:CH[0]:dpRx:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2Sthree:bI2S:Rx:CH[0]:dpRx:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:bI2S:Rx:CH[0]:dpRx:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2Sthree:bI2S:Rx:CH[0]:dpRx:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:bI2S:Rx:CH[0]:dpRx:z1_reg\:SIGNAL IS 2;
SIGNAL \I2Sthree:bI2S:Rx:CH[0]:dpRx:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:bI2S:Rx:CH[0]:dpRx:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2Sthree:bI2S:Rx:CH[0]:dpRx:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:bI2S:Rx:CH[0]:dpRx:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2Sthree:bI2S:Rx:CH[0]:dpRx:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:bI2S:Rx:CH[0]:dpRx:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2Sthree:bI2S:Rx:CH[0]:dpRx:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:bI2S:Rx:CH[0]:dpRx:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2Sthree:bI2S:Rx:CH[0]:dpRx:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:bI2S:Rx:CH[0]:dpRx:so_reg\:SIGNAL IS 2;
SIGNAL \I2Sthree:bI2S:Rx:CH[0]:dpRx:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:bI2S:Rx:CH[0]:dpRx:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Sthree:bI2S:Rx:CH[0]:dpRx:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:bI2S:Rx:CH[0]:dpRx:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Sthree:bI2S:Rx:CH[0]:dpRx:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:bI2S:Rx:CH[0]:dpRx:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Sthree:bI2S:Rx:CH[0]:dpRx:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:bI2S:Rx:CH[0]:dpRx:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Sthree:clip_4\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:clip_4\:SIGNAL IS 2;
SIGNAL \I2Sthree:clip_detect_4\ : bit;
SIGNAL \I2Sthree:clip_3\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:clip_3\:SIGNAL IS 2;
SIGNAL \I2Sthree:clip_detect_3\ : bit;
SIGNAL \I2Sthree:clip_2\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:clip_2\:SIGNAL IS 2;
SIGNAL \I2Sthree:clip_detect_2\ : bit;
SIGNAL \I2Sthree:clip_1\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:clip_1\:SIGNAL IS 2;
SIGNAL \I2Sthree:clip_detect_1\ : bit;
SIGNAL Net_646_0 : bit;
SIGNAL \I2Sthree:clip_detect_0\ : bit;
SIGNAL \I2Sthree:rx_dma0_4\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:rx_dma0_4\:SIGNAL IS 2;
SIGNAL \I2Sthree:rx_drq0_4\ : bit;
SIGNAL \I2Sthree:rx_dma0_3\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:rx_dma0_3\:SIGNAL IS 2;
SIGNAL \I2Sthree:rx_drq0_3\ : bit;
SIGNAL \I2Sthree:rx_dma0_2\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:rx_dma0_2\:SIGNAL IS 2;
SIGNAL \I2Sthree:rx_drq0_2\ : bit;
SIGNAL \I2Sthree:rx_dma0_1\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:rx_dma0_1\:SIGNAL IS 2;
SIGNAL \I2Sthree:rx_drq0_1\ : bit;
SIGNAL \I2Sthree:rx_dma1_4\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:rx_dma1_4\:SIGNAL IS 2;
SIGNAL \I2Sthree:rx_drq1_4\ : bit;
SIGNAL \I2Sthree:rx_dma1_3\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:rx_dma1_3\:SIGNAL IS 2;
SIGNAL \I2Sthree:rx_drq1_3\ : bit;
SIGNAL \I2Sthree:rx_dma1_2\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:rx_dma1_2\:SIGNAL IS 2;
SIGNAL \I2Sthree:rx_drq1_2\ : bit;
SIGNAL \I2Sthree:rx_dma1_1\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:rx_dma1_1\:SIGNAL IS 2;
SIGNAL \I2Sthree:rx_drq1_1\ : bit;
SIGNAL Net_648_0 : bit;
SIGNAL \I2Sthree:rx_line_4\ : bit;
SIGNAL \I2Sthree:rx_line_3\ : bit;
SIGNAL \I2Sthree:rx_line_2\ : bit;
SIGNAL \I2Sthree:rx_line_1\ : bit;
SIGNAL \I2Sthree:sdo_4\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:sdo_4\:SIGNAL IS 2;
SIGNAL \I2Sthree:tx_line_4\ : bit;
SIGNAL \I2Sthree:sdo_3\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:sdo_3\:SIGNAL IS 2;
SIGNAL \I2Sthree:tx_line_3\ : bit;
SIGNAL \I2Sthree:sdo_2\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:sdo_2\:SIGNAL IS 2;
SIGNAL \I2Sthree:tx_line_2\ : bit;
SIGNAL \I2Sthree:sdo_1\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:sdo_1\:SIGNAL IS 2;
SIGNAL \I2Sthree:tx_line_1\ : bit;
SIGNAL Net_651_0 : bit;
SIGNAL \I2Sthree:tx_line_0\ : bit;
SIGNAL \I2Sthree:tx_dma0_4\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:tx_dma0_4\:SIGNAL IS 2;
SIGNAL \I2Sthree:tx_drq0_4\ : bit;
SIGNAL \I2Sthree:tx_dma0_3\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:tx_dma0_3\:SIGNAL IS 2;
SIGNAL \I2Sthree:tx_drq0_3\ : bit;
SIGNAL \I2Sthree:tx_dma0_2\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:tx_dma0_2\:SIGNAL IS 2;
SIGNAL \I2Sthree:tx_drq0_2\ : bit;
SIGNAL \I2Sthree:tx_dma0_1\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:tx_dma0_1\:SIGNAL IS 2;
SIGNAL \I2Sthree:tx_drq0_1\ : bit;
SIGNAL Net_652_0 : bit;
SIGNAL \I2Sthree:tx_drq0_0\ : bit;
SIGNAL \I2Sthree:tx_dma1_4\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:tx_dma1_4\:SIGNAL IS 2;
SIGNAL \I2Sthree:tx_drq1_4\ : bit;
SIGNAL \I2Sthree:tx_dma1_3\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:tx_dma1_3\:SIGNAL IS 2;
SIGNAL \I2Sthree:tx_drq1_3\ : bit;
SIGNAL \I2Sthree:tx_dma1_2\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:tx_dma1_2\:SIGNAL IS 2;
SIGNAL \I2Sthree:tx_drq1_2\ : bit;
SIGNAL \I2Sthree:tx_dma1_1\ : bit;
ATTRIBUTE port_state_att of \I2Sthree:tx_dma1_1\:SIGNAL IS 2;
SIGNAL \I2Sthree:tx_drq1_1\ : bit;
SIGNAL Net_653_0 : bit;
SIGNAL \I2Sthree:tx_drq1_0\ : bit;
SIGNAL tmpOE__MOSI_1_net_0 : bit;
SIGNAL Net_23 : bit;
SIGNAL tmpFB_0__MOSI_1_net_0 : bit;
SIGNAL tmpIO_0__MOSI_1_net_0 : bit;
TERMINAL tmpSIOVREF__MOSI_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOSI_1_net_0 : bit;
SIGNAL tmpOE__MISO_1_net_0 : bit;
SIGNAL Net_262 : bit;
SIGNAL tmpIO_0__MISO_1_net_0 : bit;
TERMINAL tmpSIOVREF__MISO_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MISO_1_net_0 : bit;
SIGNAL tmpOE__SCLK_1_net_0 : bit;
SIGNAL Net_263 : bit;
SIGNAL tmpFB_0__SCLK_1_net_0 : bit;
SIGNAL tmpIO_0__SCLK_1_net_0 : bit;
TERMINAL tmpSIOVREF__SCLK_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCLK_1_net_0 : bit;
SIGNAL \SPIM:Net_276\ : bit;
SIGNAL Net_535 : bit;
SIGNAL \SPIM:BSPIM:clk_fin\ : bit;
SIGNAL \SPIM:BSPIM:load_rx_data\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_one\ : bit;
SIGNAL \SPIM:BSPIM:pol_supprt\ : bit;
SIGNAL \SPIM:BSPIM:miso_to_dp\ : bit;
SIGNAL \SPIM:Net_244\ : bit;
SIGNAL \SPIM:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SPIM:BSPIM:so_send\ : bit;
SIGNAL \SPIM:BSPIM:so_send_reg\ : bit;
SIGNAL \SPIM:BSPIM:mosi_fin\ : bit;
SIGNAL \SPIM:BSPIM:mosi_cpha_0\ : bit;
SIGNAL \SPIM:BSPIM:state_2\ : bit;
SIGNAL \SPIM:BSPIM:state_1\ : bit;
SIGNAL \SPIM:BSPIM:state_0\ : bit;
SIGNAL \SPIM:BSPIM:mosi_from_dp\ : bit;
SIGNAL \SPIM:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SPIM:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SPIM:BSPIM:pre_mosi\ : bit;
SIGNAL \SPIM:BSPIM:count_4\ : bit;
SIGNAL \SPIM:BSPIM:count_3\ : bit;
SIGNAL \SPIM:BSPIM:count_2\ : bit;
SIGNAL \SPIM:BSPIM:count_1\ : bit;
SIGNAL \SPIM:BSPIM:count_0\ : bit;
SIGNAL \SPIM:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SPIM:BSPIM:mosi_reg\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SPIM:BSPIM:load_cond\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SPIM:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_0\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_1\ : bit;
SIGNAL \SPIM:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_2\ : bit;
SIGNAL \SPIM:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_3\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_4\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_4\ : bit;
SIGNAL \SPIM:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_5\ : bit;
SIGNAL \SPIM:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_6\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_6\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_5\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_3\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_2\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_1\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_0\ : bit;
SIGNAL \SPIM:BSPIM:control_7\ : bit;
SIGNAL \SPIM:BSPIM:control_6\ : bit;
SIGNAL \SPIM:BSPIM:control_5\ : bit;
SIGNAL \SPIM:BSPIM:control_4\ : bit;
SIGNAL \SPIM:BSPIM:control_3\ : bit;
SIGNAL \SPIM:BSPIM:control_2\ : bit;
SIGNAL \SPIM:BSPIM:control_1\ : bit;
SIGNAL \SPIM:BSPIM:control_0\ : bit;
SIGNAL \SPIM:Net_294\ : bit;
SIGNAL \SPIM:Net_273\ : bit;
SIGNAL \SPIM:BSPIM:ld_ident\ : bit;
SIGNAL \SPIM:BSPIM:cnt_enable\ : bit;
SIGNAL \SPIM:BSPIM:count_6\ : bit;
SIGNAL \SPIM:BSPIM:count_5\ : bit;
SIGNAL \SPIM:BSPIM:cnt_tc\ : bit;
SIGNAL Net_747 : bit;
SIGNAL Net_266 : bit;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:Net_289\ : bit;
SIGNAL Net_559_0 : bit;
SIGNAL Net_575 : bit;
SIGNAL tmpOE__I2S_two_ws_net_0 : bit;
SIGNAL Net_74 : bit;
SIGNAL tmpFB_0__I2S_two_ws_net_0 : bit;
SIGNAL tmpIO_0__I2S_two_ws_net_0 : bit;
TERMINAL tmpSIOVREF__I2S_two_ws_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I2S_two_ws_net_0 : bit;
SIGNAL tmpOE__I2S_SDI_one_net_0 : bit;
SIGNAL Net_563 : bit;
SIGNAL tmpIO_0__I2S_SDI_one_net_0 : bit;
TERMINAL tmpSIOVREF__I2S_SDI_one_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I2S_SDI_one_net_0 : bit;
SIGNAL \I2Sone:bI2S:op_clk\ : bit;
SIGNAL \I2Sone:bI2S:ctrl_reg_out_7\ : bit;
SIGNAL \I2Sone:bI2S:ctrl_reg_out_6\ : bit;
SIGNAL \I2Sone:bI2S:ctrl_reg_out_5\ : bit;
SIGNAL \I2Sone:bI2S:ctrl_reg_out_4\ : bit;
SIGNAL \I2Sone:bI2S:ctrl_reg_out_3\ : bit;
SIGNAL \I2Sone:bI2S:ctrl_reg_out_2\ : bit;
SIGNAL \I2Sone:bI2S:ctrl_reg_out_1\ : bit;
SIGNAL \I2Sone:bI2S:ctrl_reg_out_0\ : bit;
SIGNAL \I2Sone:bI2S:ctrl_2\ : bit;
SIGNAL \I2Sone:bI2S:dyn_data_width_1\ : bit;
SIGNAL \I2Sone:bI2S:dyn_data_width_0\ : bit;
SIGNAL \I2Sone:bI2S:enable\ : bit;
SIGNAL \I2Sone:bI2S:reset\ : bit;
SIGNAL \I2Sone:bI2S:count_6\ : bit;
SIGNAL \I2Sone:bI2S:count_5\ : bit;
SIGNAL \I2Sone:bI2S:count_4\ : bit;
SIGNAL \I2Sone:bI2S:count_3\ : bit;
SIGNAL \I2Sone:bI2S:count_2\ : bit;
SIGNAL \I2Sone:bI2S:count_1\ : bit;
SIGNAL \I2Sone:bI2S:count_0\ : bit;
SIGNAL \I2Sone:bI2S:channel\ : bit;
SIGNAL Net_639 : bit;
SIGNAL Net_739 : bit;
SIGNAL \I2Sone:bI2S:tx_lch_active\ : bit;
SIGNAL \I2Sone:bI2S:tx_rch_active\ : bit;
SIGNAL \I2Sone:bI2S:tx_stereo_data\ : bit;
SIGNAL \I2Sone:bI2S:rx_lch_active\ : bit;
SIGNAL \I2Sone:bI2S:rx_rch_active\ : bit;
SIGNAL \I2Sone:bI2S:rx_stereo_data\ : bit;
SIGNAL \I2Sone:bI2S:data_width_8\ : bit;
SIGNAL \I2Sone:bI2S:data_width_16\ : bit;
SIGNAL \I2Sone:bI2S:data_width_24\ : bit;
SIGNAL \I2Sone:bI2S:data_width_32\ : bit;
SIGNAL \I2Sone:bI2S:tx_lch_load_3\ : bit;
SIGNAL \I2Sone:bI2S:tx_lch_load_2\ : bit;
SIGNAL \I2Sone:bI2S:tx_lch_load_1\ : bit;
SIGNAL \I2Sone:bI2S:tx_lch_load_0\ : bit;
SIGNAL \I2Sone:bI2S:tx_rch_load_3\ : bit;
SIGNAL \I2Sone:bI2S:tx_rch_load_2\ : bit;
SIGNAL \I2Sone:bI2S:tx_rch_load_1\ : bit;
SIGNAL \I2Sone:bI2S:tx_rch_load_0\ : bit;
SIGNAL \I2Sone:bI2S:rx_lch_load_3\ : bit;
SIGNAL \I2Sone:bI2S:rx_lch_load_2\ : bit;
SIGNAL \I2Sone:bI2S:rx_lch_load_1\ : bit;
SIGNAL \I2Sone:bI2S:rx_lch_load_0\ : bit;
SIGNAL \I2Sone:bI2S:rx_rch_load_3\ : bit;
SIGNAL \I2Sone:bI2S:rx_rch_load_2\ : bit;
SIGNAL \I2Sone:bI2S:rx_rch_load_1\ : bit;
SIGNAL \I2Sone:bI2S:rx_rch_load_0\ : bit;
SIGNAL \I2Sone:bI2S:data_trunc\ : bit;
SIGNAL \I2Sone:bI2S:ctrl_1\ : bit;
SIGNAL \I2Sone:bI2S:rx_f0_load\ : bit;
SIGNAL \I2Sone:bI2S:rx_state_2\ : bit;
SIGNAL \I2Sone:bI2S:rx_state_1\ : bit;
SIGNAL \I2Sone:bI2S:rx_state_0\ : bit;
SIGNAL \I2Sone:bI2S:rx_f1_load\ : bit;
SIGNAL \I2Sone:bI2S:rx_overflow_sticky\ : bit;
SIGNAL \I2Sone:bI2S:rx_overflow_0\ : bit;
SIGNAL \I2Sone:bI2S:rxenable\ : bit;
SIGNAL \I2Sone:bI2S:Rx:STS[0]:status_0\ : bit;
SIGNAL \I2Sone:bI2S:Rx:STS[0]:status_1\ : bit;
SIGNAL \I2Sone:bI2S:rx_f0_n_empty_0\ : bit;
SIGNAL \I2Sone:bI2S:Rx:STS[0]:status_2\ : bit;
SIGNAL \I2Sone:bI2S:Rx:STS[0]:status_5\ : bit;
SIGNAL \I2Sone:bI2S:Rx:STS[0]:status_4\ : bit;
SIGNAL \I2Sone:bI2S:Rx:STS[0]:status_3\ : bit;
SIGNAL \I2Sone:bI2S:rx_int_out_0\ : bit;
SIGNAL \I2Sone:bI2S:rx_int_reg\ : bit;
SIGNAL Net_638 : bit;
SIGNAL \I2Sone:bI2S:rx_f0_full_0\ : bit;
SIGNAL \I2Sone:rx_drq0_0\ : bit;
SIGNAL \I2Sone:rx_drq1_0\ : bit;
SIGNAL \I2Sone:bI2S:rx_f1_n_empty_0\ : bit;
SIGNAL \I2Sone:bI2S:rx_data_in_0\ : bit;
SIGNAL \I2Sone:rx_line_0\ : bit;
SIGNAL \I2Sone:bI2S:Rx:CH[0]:dpRx:ce0\ : bit;
ATTRIBUTE port_state_att of \I2Sone:bI2S:Rx:CH[0]:dpRx:ce0\:SIGNAL IS 2;
SIGNAL \I2Sone:bI2S:pos_clip_cmp_0\ : bit;
SIGNAL \I2Sone:bI2S:Rx:CH[0]:dpRx:z0\ : bit;
ATTRIBUTE port_state_att of \I2Sone:bI2S:Rx:CH[0]:dpRx:z0\:SIGNAL IS 2;
SIGNAL \I2Sone:bI2S:Rx:CH[0]:dpRx:ff0\ : bit;
ATTRIBUTE port_state_att of \I2Sone:bI2S:Rx:CH[0]:dpRx:ff0\:SIGNAL IS 2;
SIGNAL \I2Sone:bI2S:Rx:CH[0]:dpRx:ce1\ : bit;
ATTRIBUTE port_state_att of \I2Sone:bI2S:Rx:CH[0]:dpRx:ce1\:SIGNAL IS 2;
SIGNAL \I2Sone:bI2S:neg_clip_cmp_0\ : bit;
SIGNAL \I2Sone:bI2S:Rx:CH[0]:dpRx:z1\ : bit;
ATTRIBUTE port_state_att of \I2Sone:bI2S:Rx:CH[0]:dpRx:z1\:SIGNAL IS 2;
SIGNAL \I2Sone:bI2S:Rx:CH[0]:dpRx:ff1\ : bit;
ATTRIBUTE port_state_att of \I2Sone:bI2S:Rx:CH[0]:dpRx:ff1\:SIGNAL IS 2;
SIGNAL \I2Sone:bI2S:Rx:CH[0]:dpRx:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2Sone:bI2S:Rx:CH[0]:dpRx:ov_msb\:SIGNAL IS 2;
SIGNAL \I2Sone:bI2S:Rx:CH[0]:dpRx:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2Sone:bI2S:Rx:CH[0]:dpRx:co_msb\:SIGNAL IS 2;
SIGNAL \I2Sone:bI2S:Rx:CH[0]:dpRx:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2Sone:bI2S:Rx:CH[0]:dpRx:cmsb\:SIGNAL IS 2;
SIGNAL \I2Sone:bI2S:Rx:CH[0]:dpRx:so\ : bit;
ATTRIBUTE port_state_att of \I2Sone:bI2S:Rx:CH[0]:dpRx:so\:SIGNAL IS 2;
SIGNAL \I2Sone:bI2S:rx_f1_full_0\ : bit;
SIGNAL \I2Sone:bI2S:Rx:CH[0]:dpRx:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sone:bI2S:Rx:CH[0]:dpRx:ce0_reg\:SIGNAL IS 2;
SIGNAL \I2Sone:bI2S:Rx:CH[0]:dpRx:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sone:bI2S:Rx:CH[0]:dpRx:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2Sone:bI2S:Rx:CH[0]:dpRx:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sone:bI2S:Rx:CH[0]:dpRx:z0_reg\:SIGNAL IS 2;
SIGNAL \I2Sone:bI2S:Rx:CH[0]:dpRx:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sone:bI2S:Rx:CH[0]:dpRx:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2Sone:bI2S:Rx:CH[0]:dpRx:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sone:bI2S:Rx:CH[0]:dpRx:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2Sone:bI2S:Rx:CH[0]:dpRx:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sone:bI2S:Rx:CH[0]:dpRx:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2Sone:bI2S:Rx:CH[0]:dpRx:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sone:bI2S:Rx:CH[0]:dpRx:z1_reg\:SIGNAL IS 2;
SIGNAL \I2Sone:bI2S:Rx:CH[0]:dpRx:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sone:bI2S:Rx:CH[0]:dpRx:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2Sone:bI2S:Rx:CH[0]:dpRx:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sone:bI2S:Rx:CH[0]:dpRx:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2Sone:bI2S:Rx:CH[0]:dpRx:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sone:bI2S:Rx:CH[0]:dpRx:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2Sone:bI2S:Rx:CH[0]:dpRx:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sone:bI2S:Rx:CH[0]:dpRx:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2Sone:bI2S:Rx:CH[0]:dpRx:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sone:bI2S:Rx:CH[0]:dpRx:so_reg\:SIGNAL IS 2;
SIGNAL \I2Sone:bI2S:Rx:CH[0]:dpRx:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sone:bI2S:Rx:CH[0]:dpRx:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Sone:bI2S:Rx:CH[0]:dpRx:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sone:bI2S:Rx:CH[0]:dpRx:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Sone:bI2S:Rx:CH[0]:dpRx:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sone:bI2S:Rx:CH[0]:dpRx:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Sone:bI2S:Rx:CH[0]:dpRx:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sone:bI2S:Rx:CH[0]:dpRx:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Sone:clip_4\ : bit;
ATTRIBUTE port_state_att of \I2Sone:clip_4\:SIGNAL IS 2;
SIGNAL \I2Sone:clip_detect_4\ : bit;
SIGNAL \I2Sone:clip_3\ : bit;
ATTRIBUTE port_state_att of \I2Sone:clip_3\:SIGNAL IS 2;
SIGNAL \I2Sone:clip_detect_3\ : bit;
SIGNAL \I2Sone:clip_2\ : bit;
ATTRIBUTE port_state_att of \I2Sone:clip_2\:SIGNAL IS 2;
SIGNAL \I2Sone:clip_detect_2\ : bit;
SIGNAL \I2Sone:clip_1\ : bit;
ATTRIBUTE port_state_att of \I2Sone:clip_1\:SIGNAL IS 2;
SIGNAL \I2Sone:clip_detect_1\ : bit;
SIGNAL Net_636_0 : bit;
SIGNAL \I2Sone:clip_detect_0\ : bit;
SIGNAL \I2Sone:rx_dma0_4\ : bit;
ATTRIBUTE port_state_att of \I2Sone:rx_dma0_4\:SIGNAL IS 2;
SIGNAL \I2Sone:rx_drq0_4\ : bit;
SIGNAL \I2Sone:rx_dma0_3\ : bit;
ATTRIBUTE port_state_att of \I2Sone:rx_dma0_3\:SIGNAL IS 2;
SIGNAL \I2Sone:rx_drq0_3\ : bit;
SIGNAL \I2Sone:rx_dma0_2\ : bit;
ATTRIBUTE port_state_att of \I2Sone:rx_dma0_2\:SIGNAL IS 2;
SIGNAL \I2Sone:rx_drq0_2\ : bit;
SIGNAL \I2Sone:rx_dma0_1\ : bit;
ATTRIBUTE port_state_att of \I2Sone:rx_dma0_1\:SIGNAL IS 2;
SIGNAL \I2Sone:rx_drq0_1\ : bit;
SIGNAL \I2Sone:rx_dma1_4\ : bit;
ATTRIBUTE port_state_att of \I2Sone:rx_dma1_4\:SIGNAL IS 2;
SIGNAL \I2Sone:rx_drq1_4\ : bit;
SIGNAL \I2Sone:rx_dma1_3\ : bit;
ATTRIBUTE port_state_att of \I2Sone:rx_dma1_3\:SIGNAL IS 2;
SIGNAL \I2Sone:rx_drq1_3\ : bit;
SIGNAL \I2Sone:rx_dma1_2\ : bit;
ATTRIBUTE port_state_att of \I2Sone:rx_dma1_2\:SIGNAL IS 2;
SIGNAL \I2Sone:rx_drq1_2\ : bit;
SIGNAL \I2Sone:rx_dma1_1\ : bit;
ATTRIBUTE port_state_att of \I2Sone:rx_dma1_1\:SIGNAL IS 2;
SIGNAL \I2Sone:rx_drq1_1\ : bit;
SIGNAL Net_637_0 : bit;
SIGNAL \I2Sone:rx_line_4\ : bit;
SIGNAL \I2Sone:rx_line_3\ : bit;
SIGNAL \I2Sone:rx_line_2\ : bit;
SIGNAL \I2Sone:rx_line_1\ : bit;
SIGNAL \I2Sone:sdo_4\ : bit;
ATTRIBUTE port_state_att of \I2Sone:sdo_4\:SIGNAL IS 2;
SIGNAL \I2Sone:tx_line_4\ : bit;
SIGNAL \I2Sone:sdo_3\ : bit;
ATTRIBUTE port_state_att of \I2Sone:sdo_3\:SIGNAL IS 2;
SIGNAL \I2Sone:tx_line_3\ : bit;
SIGNAL \I2Sone:sdo_2\ : bit;
ATTRIBUTE port_state_att of \I2Sone:sdo_2\:SIGNAL IS 2;
SIGNAL \I2Sone:tx_line_2\ : bit;
SIGNAL \I2Sone:sdo_1\ : bit;
ATTRIBUTE port_state_att of \I2Sone:sdo_1\:SIGNAL IS 2;
SIGNAL \I2Sone:tx_line_1\ : bit;
SIGNAL Net_640_0 : bit;
SIGNAL \I2Sone:tx_line_0\ : bit;
SIGNAL \I2Sone:tx_dma0_4\ : bit;
ATTRIBUTE port_state_att of \I2Sone:tx_dma0_4\:SIGNAL IS 2;
SIGNAL \I2Sone:tx_drq0_4\ : bit;
SIGNAL \I2Sone:tx_dma0_3\ : bit;
ATTRIBUTE port_state_att of \I2Sone:tx_dma0_3\:SIGNAL IS 2;
SIGNAL \I2Sone:tx_drq0_3\ : bit;
SIGNAL \I2Sone:tx_dma0_2\ : bit;
ATTRIBUTE port_state_att of \I2Sone:tx_dma0_2\:SIGNAL IS 2;
SIGNAL \I2Sone:tx_drq0_2\ : bit;
SIGNAL \I2Sone:tx_dma0_1\ : bit;
ATTRIBUTE port_state_att of \I2Sone:tx_dma0_1\:SIGNAL IS 2;
SIGNAL \I2Sone:tx_drq0_1\ : bit;
SIGNAL Net_641_0 : bit;
SIGNAL \I2Sone:tx_drq0_0\ : bit;
SIGNAL \I2Sone:tx_dma1_4\ : bit;
ATTRIBUTE port_state_att of \I2Sone:tx_dma1_4\:SIGNAL IS 2;
SIGNAL \I2Sone:tx_drq1_4\ : bit;
SIGNAL \I2Sone:tx_dma1_3\ : bit;
ATTRIBUTE port_state_att of \I2Sone:tx_dma1_3\:SIGNAL IS 2;
SIGNAL \I2Sone:tx_drq1_3\ : bit;
SIGNAL \I2Sone:tx_dma1_2\ : bit;
ATTRIBUTE port_state_att of \I2Sone:tx_dma1_2\:SIGNAL IS 2;
SIGNAL \I2Sone:tx_drq1_2\ : bit;
SIGNAL \I2Sone:tx_dma1_1\ : bit;
ATTRIBUTE port_state_att of \I2Sone:tx_dma1_1\:SIGNAL IS 2;
SIGNAL \I2Sone:tx_drq1_1\ : bit;
SIGNAL Net_642_0 : bit;
SIGNAL \I2Sone:tx_drq1_0\ : bit;
SIGNAL Net_27 : bit;
SIGNAL tmpOE__I2S_one_net_1 : bit;
SIGNAL tmpOE__I2S_one_net_0 : bit;
SIGNAL tmpFB_1__I2S_one_net_1 : bit;
SIGNAL tmpFB_1__I2S_one_net_0 : bit;
SIGNAL tmpIO_1__I2S_one_net_1 : bit;
SIGNAL tmpIO_1__I2S_one_net_0 : bit;
TERMINAL tmpSIOVREF__I2S_one_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I2S_one_net_0 : bit;
SIGNAL Net_26_0 : bit;
SIGNAL tmpOE__I2S_SDI_two_net_0 : bit;
SIGNAL Net_7 : bit;
SIGNAL tmpIO_0__I2S_SDI_two_net_0 : bit;
TERMINAL tmpSIOVREF__I2S_SDI_two_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I2S_SDI_two_net_0 : bit;
SIGNAL \I2Stwo:bI2S:op_clk\ : bit;
SIGNAL \I2Stwo:bI2S:ctrl_reg_out_7\ : bit;
SIGNAL \I2Stwo:bI2S:ctrl_reg_out_6\ : bit;
SIGNAL \I2Stwo:bI2S:ctrl_reg_out_5\ : bit;
SIGNAL \I2Stwo:bI2S:ctrl_reg_out_4\ : bit;
SIGNAL \I2Stwo:bI2S:ctrl_reg_out_3\ : bit;
SIGNAL \I2Stwo:bI2S:ctrl_reg_out_2\ : bit;
SIGNAL \I2Stwo:bI2S:ctrl_reg_out_1\ : bit;
SIGNAL \I2Stwo:bI2S:ctrl_reg_out_0\ : bit;
SIGNAL \I2Stwo:bI2S:ctrl_2\ : bit;
SIGNAL \I2Stwo:bI2S:dyn_data_width_1\ : bit;
SIGNAL \I2Stwo:bI2S:dyn_data_width_0\ : bit;
SIGNAL \I2Stwo:bI2S:enable\ : bit;
SIGNAL \I2Stwo:bI2S:reset\ : bit;
SIGNAL \I2Stwo:bI2S:count_6\ : bit;
SIGNAL \I2Stwo:bI2S:count_5\ : bit;
SIGNAL \I2Stwo:bI2S:count_4\ : bit;
SIGNAL \I2Stwo:bI2S:count_3\ : bit;
SIGNAL \I2Stwo:bI2S:count_2\ : bit;
SIGNAL \I2Stwo:bI2S:count_1\ : bit;
SIGNAL \I2Stwo:bI2S:count_0\ : bit;
SIGNAL \I2Stwo:bI2S:channel\ : bit;
SIGNAL Net_73 : bit;
SIGNAL \I2Stwo:bI2S:tx_lch_active\ : bit;
SIGNAL \I2Stwo:bI2S:tx_rch_active\ : bit;
SIGNAL \I2Stwo:bI2S:tx_stereo_data\ : bit;
SIGNAL \I2Stwo:bI2S:rx_lch_active\ : bit;
SIGNAL \I2Stwo:bI2S:rx_rch_active\ : bit;
SIGNAL \I2Stwo:bI2S:rx_stereo_data\ : bit;
SIGNAL \I2Stwo:bI2S:data_width_8\ : bit;
SIGNAL \I2Stwo:bI2S:data_width_16\ : bit;
SIGNAL \I2Stwo:bI2S:data_width_24\ : bit;
SIGNAL \I2Stwo:bI2S:data_width_32\ : bit;
SIGNAL \I2Stwo:bI2S:tx_lch_load_3\ : bit;
SIGNAL \I2Stwo:bI2S:tx_lch_load_2\ : bit;
SIGNAL \I2Stwo:bI2S:tx_lch_load_1\ : bit;
SIGNAL \I2Stwo:bI2S:tx_lch_load_0\ : bit;
SIGNAL \I2Stwo:bI2S:tx_rch_load_3\ : bit;
SIGNAL \I2Stwo:bI2S:tx_rch_load_2\ : bit;
SIGNAL \I2Stwo:bI2S:tx_rch_load_1\ : bit;
SIGNAL \I2Stwo:bI2S:tx_rch_load_0\ : bit;
SIGNAL \I2Stwo:bI2S:rx_lch_load_3\ : bit;
SIGNAL \I2Stwo:bI2S:rx_lch_load_2\ : bit;
SIGNAL \I2Stwo:bI2S:rx_lch_load_1\ : bit;
SIGNAL \I2Stwo:bI2S:rx_lch_load_0\ : bit;
SIGNAL \I2Stwo:bI2S:rx_rch_load_3\ : bit;
SIGNAL \I2Stwo:bI2S:rx_rch_load_2\ : bit;
SIGNAL \I2Stwo:bI2S:rx_rch_load_1\ : bit;
SIGNAL \I2Stwo:bI2S:rx_rch_load_0\ : bit;
SIGNAL \I2Stwo:bI2S:data_trunc\ : bit;
SIGNAL \I2Stwo:bI2S:ctrl_1\ : bit;
SIGNAL \I2Stwo:bI2S:rx_f0_load\ : bit;
SIGNAL \I2Stwo:bI2S:rx_state_2\ : bit;
SIGNAL \I2Stwo:bI2S:rx_state_1\ : bit;
SIGNAL \I2Stwo:bI2S:rx_state_0\ : bit;
SIGNAL \I2Stwo:bI2S:rx_f1_load\ : bit;
SIGNAL \I2Stwo:bI2S:rx_overflow_sticky\ : bit;
SIGNAL \I2Stwo:bI2S:rx_overflow_0\ : bit;
SIGNAL \I2Stwo:bI2S:rxenable\ : bit;
SIGNAL \I2Stwo:bI2S:Rx:STS[0]:status_0\ : bit;
SIGNAL \I2Stwo:bI2S:Rx:STS[0]:status_1\ : bit;
SIGNAL \I2Stwo:bI2S:rx_f0_n_empty_0\ : bit;
SIGNAL \I2Stwo:bI2S:Rx:STS[0]:status_2\ : bit;
SIGNAL \I2Stwo:bI2S:Rx:STS[0]:status_5\ : bit;
SIGNAL \I2Stwo:bI2S:Rx:STS[0]:status_4\ : bit;
SIGNAL \I2Stwo:bI2S:Rx:STS[0]:status_3\ : bit;
SIGNAL \I2Stwo:bI2S:rx_int_out_0\ : bit;
SIGNAL \I2Stwo:bI2S:rx_int_reg\ : bit;
SIGNAL Net_630 : bit;
SIGNAL \I2Stwo:bI2S:rx_f0_full_0\ : bit;
SIGNAL \I2Stwo:rx_drq0_0\ : bit;
SIGNAL \I2Stwo:rx_drq1_0\ : bit;
SIGNAL \I2Stwo:bI2S:rx_f1_n_empty_0\ : bit;
SIGNAL \I2Stwo:bI2S:rx_data_in_0\ : bit;
SIGNAL \I2Stwo:rx_line_0\ : bit;
SIGNAL \I2Stwo:bI2S:Rx:CH[0]:dpRx:ce0\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:bI2S:Rx:CH[0]:dpRx:ce0\:SIGNAL IS 2;
SIGNAL \I2Stwo:bI2S:pos_clip_cmp_0\ : bit;
SIGNAL \I2Stwo:bI2S:Rx:CH[0]:dpRx:z0\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:bI2S:Rx:CH[0]:dpRx:z0\:SIGNAL IS 2;
SIGNAL \I2Stwo:bI2S:Rx:CH[0]:dpRx:ff0\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:bI2S:Rx:CH[0]:dpRx:ff0\:SIGNAL IS 2;
SIGNAL \I2Stwo:bI2S:Rx:CH[0]:dpRx:ce1\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:bI2S:Rx:CH[0]:dpRx:ce1\:SIGNAL IS 2;
SIGNAL \I2Stwo:bI2S:neg_clip_cmp_0\ : bit;
SIGNAL \I2Stwo:bI2S:Rx:CH[0]:dpRx:z1\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:bI2S:Rx:CH[0]:dpRx:z1\:SIGNAL IS 2;
SIGNAL \I2Stwo:bI2S:Rx:CH[0]:dpRx:ff1\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:bI2S:Rx:CH[0]:dpRx:ff1\:SIGNAL IS 2;
SIGNAL \I2Stwo:bI2S:Rx:CH[0]:dpRx:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:bI2S:Rx:CH[0]:dpRx:ov_msb\:SIGNAL IS 2;
SIGNAL \I2Stwo:bI2S:Rx:CH[0]:dpRx:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:bI2S:Rx:CH[0]:dpRx:co_msb\:SIGNAL IS 2;
SIGNAL \I2Stwo:bI2S:Rx:CH[0]:dpRx:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:bI2S:Rx:CH[0]:dpRx:cmsb\:SIGNAL IS 2;
SIGNAL \I2Stwo:bI2S:Rx:CH[0]:dpRx:so\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:bI2S:Rx:CH[0]:dpRx:so\:SIGNAL IS 2;
SIGNAL \I2Stwo:bI2S:rx_f1_full_0\ : bit;
SIGNAL \I2Stwo:bI2S:Rx:CH[0]:dpRx:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:bI2S:Rx:CH[0]:dpRx:ce0_reg\:SIGNAL IS 2;
SIGNAL \I2Stwo:bI2S:Rx:CH[0]:dpRx:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:bI2S:Rx:CH[0]:dpRx:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2Stwo:bI2S:Rx:CH[0]:dpRx:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:bI2S:Rx:CH[0]:dpRx:z0_reg\:SIGNAL IS 2;
SIGNAL \I2Stwo:bI2S:Rx:CH[0]:dpRx:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:bI2S:Rx:CH[0]:dpRx:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2Stwo:bI2S:Rx:CH[0]:dpRx:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:bI2S:Rx:CH[0]:dpRx:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2Stwo:bI2S:Rx:CH[0]:dpRx:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:bI2S:Rx:CH[0]:dpRx:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2Stwo:bI2S:Rx:CH[0]:dpRx:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:bI2S:Rx:CH[0]:dpRx:z1_reg\:SIGNAL IS 2;
SIGNAL \I2Stwo:bI2S:Rx:CH[0]:dpRx:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:bI2S:Rx:CH[0]:dpRx:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2Stwo:bI2S:Rx:CH[0]:dpRx:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:bI2S:Rx:CH[0]:dpRx:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2Stwo:bI2S:Rx:CH[0]:dpRx:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:bI2S:Rx:CH[0]:dpRx:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2Stwo:bI2S:Rx:CH[0]:dpRx:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:bI2S:Rx:CH[0]:dpRx:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2Stwo:bI2S:Rx:CH[0]:dpRx:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:bI2S:Rx:CH[0]:dpRx:so_reg\:SIGNAL IS 2;
SIGNAL \I2Stwo:bI2S:Rx:CH[0]:dpRx:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:bI2S:Rx:CH[0]:dpRx:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Stwo:bI2S:Rx:CH[0]:dpRx:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:bI2S:Rx:CH[0]:dpRx:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Stwo:bI2S:Rx:CH[0]:dpRx:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:bI2S:Rx:CH[0]:dpRx:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Stwo:bI2S:Rx:CH[0]:dpRx:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:bI2S:Rx:CH[0]:dpRx:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Stwo:clip_4\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:clip_4\:SIGNAL IS 2;
SIGNAL \I2Stwo:clip_detect_4\ : bit;
SIGNAL \I2Stwo:clip_3\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:clip_3\:SIGNAL IS 2;
SIGNAL \I2Stwo:clip_detect_3\ : bit;
SIGNAL \I2Stwo:clip_2\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:clip_2\:SIGNAL IS 2;
SIGNAL \I2Stwo:clip_detect_2\ : bit;
SIGNAL \I2Stwo:clip_1\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:clip_1\:SIGNAL IS 2;
SIGNAL \I2Stwo:clip_detect_1\ : bit;
SIGNAL Net_628_0 : bit;
SIGNAL \I2Stwo:clip_detect_0\ : bit;
SIGNAL \I2Stwo:rx_dma0_4\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:rx_dma0_4\:SIGNAL IS 2;
SIGNAL \I2Stwo:rx_drq0_4\ : bit;
SIGNAL \I2Stwo:rx_dma0_3\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:rx_dma0_3\:SIGNAL IS 2;
SIGNAL \I2Stwo:rx_drq0_3\ : bit;
SIGNAL \I2Stwo:rx_dma0_2\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:rx_dma0_2\:SIGNAL IS 2;
SIGNAL \I2Stwo:rx_drq0_2\ : bit;
SIGNAL \I2Stwo:rx_dma0_1\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:rx_dma0_1\:SIGNAL IS 2;
SIGNAL \I2Stwo:rx_drq0_1\ : bit;
SIGNAL \I2Stwo:rx_dma1_4\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:rx_dma1_4\:SIGNAL IS 2;
SIGNAL \I2Stwo:rx_drq1_4\ : bit;
SIGNAL \I2Stwo:rx_dma1_3\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:rx_dma1_3\:SIGNAL IS 2;
SIGNAL \I2Stwo:rx_drq1_3\ : bit;
SIGNAL \I2Stwo:rx_dma1_2\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:rx_dma1_2\:SIGNAL IS 2;
SIGNAL \I2Stwo:rx_drq1_2\ : bit;
SIGNAL \I2Stwo:rx_dma1_1\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:rx_dma1_1\:SIGNAL IS 2;
SIGNAL \I2Stwo:rx_drq1_1\ : bit;
SIGNAL Net_629_0 : bit;
SIGNAL \I2Stwo:rx_line_4\ : bit;
SIGNAL \I2Stwo:rx_line_3\ : bit;
SIGNAL \I2Stwo:rx_line_2\ : bit;
SIGNAL \I2Stwo:rx_line_1\ : bit;
SIGNAL \I2Stwo:sdo_4\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:sdo_4\:SIGNAL IS 2;
SIGNAL \I2Stwo:tx_line_4\ : bit;
SIGNAL \I2Stwo:sdo_3\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:sdo_3\:SIGNAL IS 2;
SIGNAL \I2Stwo:tx_line_3\ : bit;
SIGNAL \I2Stwo:sdo_2\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:sdo_2\:SIGNAL IS 2;
SIGNAL \I2Stwo:tx_line_2\ : bit;
SIGNAL \I2Stwo:sdo_1\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:sdo_1\:SIGNAL IS 2;
SIGNAL \I2Stwo:tx_line_1\ : bit;
SIGNAL Net_631_0 : bit;
SIGNAL \I2Stwo:tx_line_0\ : bit;
SIGNAL \I2Stwo:tx_dma0_4\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:tx_dma0_4\:SIGNAL IS 2;
SIGNAL \I2Stwo:tx_drq0_4\ : bit;
SIGNAL \I2Stwo:tx_dma0_3\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:tx_dma0_3\:SIGNAL IS 2;
SIGNAL \I2Stwo:tx_drq0_3\ : bit;
SIGNAL \I2Stwo:tx_dma0_2\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:tx_dma0_2\:SIGNAL IS 2;
SIGNAL \I2Stwo:tx_drq0_2\ : bit;
SIGNAL \I2Stwo:tx_dma0_1\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:tx_dma0_1\:SIGNAL IS 2;
SIGNAL \I2Stwo:tx_drq0_1\ : bit;
SIGNAL Net_632_0 : bit;
SIGNAL \I2Stwo:tx_drq0_0\ : bit;
SIGNAL \I2Stwo:tx_dma1_4\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:tx_dma1_4\:SIGNAL IS 2;
SIGNAL \I2Stwo:tx_drq1_4\ : bit;
SIGNAL \I2Stwo:tx_dma1_3\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:tx_dma1_3\:SIGNAL IS 2;
SIGNAL \I2Stwo:tx_drq1_3\ : bit;
SIGNAL \I2Stwo:tx_dma1_2\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:tx_dma1_2\:SIGNAL IS 2;
SIGNAL \I2Stwo:tx_drq1_2\ : bit;
SIGNAL \I2Stwo:tx_dma1_1\ : bit;
ATTRIBUTE port_state_att of \I2Stwo:tx_dma1_1\:SIGNAL IS 2;
SIGNAL \I2Stwo:tx_drq1_1\ : bit;
SIGNAL Net_633_0 : bit;
SIGNAL \I2Stwo:tx_drq1_0\ : bit;
SIGNAL \I2Sfour:bI2S:op_clk\ : bit;
SIGNAL \I2Sfour:bI2S:ctrl_reg_out_7\ : bit;
SIGNAL \I2Sfour:bI2S:ctrl_reg_out_6\ : bit;
SIGNAL \I2Sfour:bI2S:ctrl_reg_out_5\ : bit;
SIGNAL \I2Sfour:bI2S:ctrl_reg_out_4\ : bit;
SIGNAL \I2Sfour:bI2S:ctrl_reg_out_3\ : bit;
SIGNAL \I2Sfour:bI2S:ctrl_reg_out_2\ : bit;
SIGNAL \I2Sfour:bI2S:ctrl_reg_out_1\ : bit;
SIGNAL \I2Sfour:bI2S:ctrl_reg_out_0\ : bit;
SIGNAL \I2Sfour:bI2S:ctrl_2\ : bit;
SIGNAL \I2Sfour:bI2S:dyn_data_width_1\ : bit;
SIGNAL \I2Sfour:bI2S:dyn_data_width_0\ : bit;
SIGNAL \I2Sfour:bI2S:enable\ : bit;
SIGNAL \I2Sfour:bI2S:reset\ : bit;
SIGNAL \I2Sfour:bI2S:count_6\ : bit;
SIGNAL \I2Sfour:bI2S:count_5\ : bit;
SIGNAL \I2Sfour:bI2S:count_4\ : bit;
SIGNAL \I2Sfour:bI2S:count_3\ : bit;
SIGNAL \I2Sfour:bI2S:count_2\ : bit;
SIGNAL \I2Sfour:bI2S:count_1\ : bit;
SIGNAL \I2Sfour:bI2S:count_0\ : bit;
SIGNAL \I2Sfour:bI2S:channel\ : bit;
SIGNAL Net_662 : bit;
SIGNAL Net_668 : bit;
SIGNAL \I2Sfour:bI2S:tx_lch_active\ : bit;
SIGNAL \I2Sfour:bI2S:tx_rch_active\ : bit;
SIGNAL \I2Sfour:bI2S:tx_stereo_data\ : bit;
SIGNAL \I2Sfour:bI2S:rx_lch_active\ : bit;
SIGNAL \I2Sfour:bI2S:rx_rch_active\ : bit;
SIGNAL \I2Sfour:bI2S:rx_stereo_data\ : bit;
SIGNAL \I2Sfour:bI2S:data_width_8\ : bit;
SIGNAL \I2Sfour:bI2S:data_width_16\ : bit;
SIGNAL \I2Sfour:bI2S:data_width_24\ : bit;
SIGNAL \I2Sfour:bI2S:data_width_32\ : bit;
SIGNAL \I2Sfour:bI2S:tx_lch_load_3\ : bit;
SIGNAL \I2Sfour:bI2S:tx_lch_load_2\ : bit;
SIGNAL \I2Sfour:bI2S:tx_lch_load_1\ : bit;
SIGNAL \I2Sfour:bI2S:tx_lch_load_0\ : bit;
SIGNAL \I2Sfour:bI2S:tx_rch_load_3\ : bit;
SIGNAL \I2Sfour:bI2S:tx_rch_load_2\ : bit;
SIGNAL \I2Sfour:bI2S:tx_rch_load_1\ : bit;
SIGNAL \I2Sfour:bI2S:tx_rch_load_0\ : bit;
SIGNAL \I2Sfour:bI2S:rx_lch_load_3\ : bit;
SIGNAL \I2Sfour:bI2S:rx_lch_load_2\ : bit;
SIGNAL \I2Sfour:bI2S:rx_lch_load_1\ : bit;
SIGNAL \I2Sfour:bI2S:rx_lch_load_0\ : bit;
SIGNAL \I2Sfour:bI2S:rx_rch_load_3\ : bit;
SIGNAL \I2Sfour:bI2S:rx_rch_load_2\ : bit;
SIGNAL \I2Sfour:bI2S:rx_rch_load_1\ : bit;
SIGNAL \I2Sfour:bI2S:rx_rch_load_0\ : bit;
SIGNAL \I2Sfour:bI2S:data_trunc\ : bit;
SIGNAL \I2Sfour:bI2S:ctrl_1\ : bit;
SIGNAL \I2Sfour:bI2S:rx_f0_load\ : bit;
SIGNAL \I2Sfour:bI2S:rx_state_2\ : bit;
SIGNAL \I2Sfour:bI2S:rx_state_1\ : bit;
SIGNAL \I2Sfour:bI2S:rx_state_0\ : bit;
SIGNAL \I2Sfour:bI2S:rx_f1_load\ : bit;
SIGNAL \I2Sfour:bI2S:rx_overflow_sticky\ : bit;
SIGNAL \I2Sfour:bI2S:rx_overflow_0\ : bit;
SIGNAL \I2Sfour:bI2S:rxenable\ : bit;
SIGNAL \I2Sfour:bI2S:Rx:STS[0]:status_0\ : bit;
SIGNAL \I2Sfour:bI2S:Rx:STS[0]:status_1\ : bit;
SIGNAL \I2Sfour:bI2S:rx_f0_n_empty_0\ : bit;
SIGNAL \I2Sfour:bI2S:Rx:STS[0]:status_2\ : bit;
SIGNAL \I2Sfour:bI2S:Rx:STS[0]:status_5\ : bit;
SIGNAL \I2Sfour:bI2S:Rx:STS[0]:status_4\ : bit;
SIGNAL \I2Sfour:bI2S:Rx:STS[0]:status_3\ : bit;
SIGNAL \I2Sfour:bI2S:rx_int_out_0\ : bit;
SIGNAL \I2Sfour:bI2S:rx_int_reg\ : bit;
SIGNAL Net_661 : bit;
SIGNAL \I2Sfour:bI2S:rx_f0_full_0\ : bit;
SIGNAL \I2Sfour:rx_drq0_0\ : bit;
SIGNAL \I2Sfour:rx_drq1_0\ : bit;
SIGNAL \I2Sfour:bI2S:rx_f1_n_empty_0\ : bit;
SIGNAL \I2Sfour:bI2S:rx_data_in_0\ : bit;
SIGNAL \I2Sfour:rx_line_0\ : bit;
SIGNAL \I2Sfour:bI2S:Rx:CH[0]:dpRx:ce0\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:bI2S:Rx:CH[0]:dpRx:ce0\:SIGNAL IS 2;
SIGNAL \I2Sfour:bI2S:pos_clip_cmp_0\ : bit;
SIGNAL \I2Sfour:bI2S:Rx:CH[0]:dpRx:z0\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:bI2S:Rx:CH[0]:dpRx:z0\:SIGNAL IS 2;
SIGNAL \I2Sfour:bI2S:Rx:CH[0]:dpRx:ff0\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:bI2S:Rx:CH[0]:dpRx:ff0\:SIGNAL IS 2;
SIGNAL \I2Sfour:bI2S:Rx:CH[0]:dpRx:ce1\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:bI2S:Rx:CH[0]:dpRx:ce1\:SIGNAL IS 2;
SIGNAL \I2Sfour:bI2S:neg_clip_cmp_0\ : bit;
SIGNAL \I2Sfour:bI2S:Rx:CH[0]:dpRx:z1\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:bI2S:Rx:CH[0]:dpRx:z1\:SIGNAL IS 2;
SIGNAL \I2Sfour:bI2S:Rx:CH[0]:dpRx:ff1\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:bI2S:Rx:CH[0]:dpRx:ff1\:SIGNAL IS 2;
SIGNAL \I2Sfour:bI2S:Rx:CH[0]:dpRx:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:bI2S:Rx:CH[0]:dpRx:ov_msb\:SIGNAL IS 2;
SIGNAL \I2Sfour:bI2S:Rx:CH[0]:dpRx:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:bI2S:Rx:CH[0]:dpRx:co_msb\:SIGNAL IS 2;
SIGNAL \I2Sfour:bI2S:Rx:CH[0]:dpRx:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:bI2S:Rx:CH[0]:dpRx:cmsb\:SIGNAL IS 2;
SIGNAL \I2Sfour:bI2S:Rx:CH[0]:dpRx:so\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:bI2S:Rx:CH[0]:dpRx:so\:SIGNAL IS 2;
SIGNAL \I2Sfour:bI2S:rx_f1_full_0\ : bit;
SIGNAL \I2Sfour:bI2S:Rx:CH[0]:dpRx:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:bI2S:Rx:CH[0]:dpRx:ce0_reg\:SIGNAL IS 2;
SIGNAL \I2Sfour:bI2S:Rx:CH[0]:dpRx:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:bI2S:Rx:CH[0]:dpRx:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2Sfour:bI2S:Rx:CH[0]:dpRx:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:bI2S:Rx:CH[0]:dpRx:z0_reg\:SIGNAL IS 2;
SIGNAL \I2Sfour:bI2S:Rx:CH[0]:dpRx:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:bI2S:Rx:CH[0]:dpRx:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2Sfour:bI2S:Rx:CH[0]:dpRx:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:bI2S:Rx:CH[0]:dpRx:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2Sfour:bI2S:Rx:CH[0]:dpRx:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:bI2S:Rx:CH[0]:dpRx:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2Sfour:bI2S:Rx:CH[0]:dpRx:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:bI2S:Rx:CH[0]:dpRx:z1_reg\:SIGNAL IS 2;
SIGNAL \I2Sfour:bI2S:Rx:CH[0]:dpRx:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:bI2S:Rx:CH[0]:dpRx:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2Sfour:bI2S:Rx:CH[0]:dpRx:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:bI2S:Rx:CH[0]:dpRx:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2Sfour:bI2S:Rx:CH[0]:dpRx:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:bI2S:Rx:CH[0]:dpRx:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2Sfour:bI2S:Rx:CH[0]:dpRx:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:bI2S:Rx:CH[0]:dpRx:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2Sfour:bI2S:Rx:CH[0]:dpRx:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:bI2S:Rx:CH[0]:dpRx:so_reg\:SIGNAL IS 2;
SIGNAL \I2Sfour:bI2S:Rx:CH[0]:dpRx:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:bI2S:Rx:CH[0]:dpRx:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Sfour:bI2S:Rx:CH[0]:dpRx:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:bI2S:Rx:CH[0]:dpRx:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Sfour:bI2S:Rx:CH[0]:dpRx:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:bI2S:Rx:CH[0]:dpRx:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Sfour:bI2S:Rx:CH[0]:dpRx:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:bI2S:Rx:CH[0]:dpRx:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Sfour:clip_4\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:clip_4\:SIGNAL IS 2;
SIGNAL \I2Sfour:clip_detect_4\ : bit;
SIGNAL \I2Sfour:clip_3\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:clip_3\:SIGNAL IS 2;
SIGNAL \I2Sfour:clip_detect_3\ : bit;
SIGNAL \I2Sfour:clip_2\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:clip_2\:SIGNAL IS 2;
SIGNAL \I2Sfour:clip_detect_2\ : bit;
SIGNAL \I2Sfour:clip_1\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:clip_1\:SIGNAL IS 2;
SIGNAL \I2Sfour:clip_detect_1\ : bit;
SIGNAL Net_657_0 : bit;
SIGNAL \I2Sfour:clip_detect_0\ : bit;
SIGNAL \I2Sfour:rx_dma0_4\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:rx_dma0_4\:SIGNAL IS 2;
SIGNAL \I2Sfour:rx_drq0_4\ : bit;
SIGNAL \I2Sfour:rx_dma0_3\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:rx_dma0_3\:SIGNAL IS 2;
SIGNAL \I2Sfour:rx_drq0_3\ : bit;
SIGNAL \I2Sfour:rx_dma0_2\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:rx_dma0_2\:SIGNAL IS 2;
SIGNAL \I2Sfour:rx_drq0_2\ : bit;
SIGNAL \I2Sfour:rx_dma0_1\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:rx_dma0_1\:SIGNAL IS 2;
SIGNAL \I2Sfour:rx_drq0_1\ : bit;
SIGNAL Net_659_0 : bit;
SIGNAL \I2Sfour:rx_dma1_4\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:rx_dma1_4\:SIGNAL IS 2;
SIGNAL \I2Sfour:rx_drq1_4\ : bit;
SIGNAL \I2Sfour:rx_dma1_3\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:rx_dma1_3\:SIGNAL IS 2;
SIGNAL \I2Sfour:rx_drq1_3\ : bit;
SIGNAL \I2Sfour:rx_dma1_2\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:rx_dma1_2\:SIGNAL IS 2;
SIGNAL \I2Sfour:rx_drq1_2\ : bit;
SIGNAL \I2Sfour:rx_dma1_1\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:rx_dma1_1\:SIGNAL IS 2;
SIGNAL \I2Sfour:rx_drq1_1\ : bit;
SIGNAL Net_660_0 : bit;
SIGNAL \I2Sfour:rx_line_4\ : bit;
SIGNAL \I2Sfour:rx_line_3\ : bit;
SIGNAL \I2Sfour:rx_line_2\ : bit;
SIGNAL \I2Sfour:rx_line_1\ : bit;
SIGNAL Net_663 : bit;
SIGNAL \I2Sfour:sdo_4\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:sdo_4\:SIGNAL IS 2;
SIGNAL \I2Sfour:tx_line_4\ : bit;
SIGNAL \I2Sfour:sdo_3\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:sdo_3\:SIGNAL IS 2;
SIGNAL \I2Sfour:tx_line_3\ : bit;
SIGNAL \I2Sfour:sdo_2\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:sdo_2\:SIGNAL IS 2;
SIGNAL \I2Sfour:tx_line_2\ : bit;
SIGNAL \I2Sfour:sdo_1\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:sdo_1\:SIGNAL IS 2;
SIGNAL \I2Sfour:tx_line_1\ : bit;
SIGNAL Net_664_0 : bit;
SIGNAL \I2Sfour:tx_line_0\ : bit;
SIGNAL \I2Sfour:tx_dma0_4\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:tx_dma0_4\:SIGNAL IS 2;
SIGNAL \I2Sfour:tx_drq0_4\ : bit;
SIGNAL \I2Sfour:tx_dma0_3\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:tx_dma0_3\:SIGNAL IS 2;
SIGNAL \I2Sfour:tx_drq0_3\ : bit;
SIGNAL \I2Sfour:tx_dma0_2\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:tx_dma0_2\:SIGNAL IS 2;
SIGNAL \I2Sfour:tx_drq0_2\ : bit;
SIGNAL \I2Sfour:tx_dma0_1\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:tx_dma0_1\:SIGNAL IS 2;
SIGNAL \I2Sfour:tx_drq0_1\ : bit;
SIGNAL Net_665_0 : bit;
SIGNAL \I2Sfour:tx_drq0_0\ : bit;
SIGNAL \I2Sfour:tx_dma1_4\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:tx_dma1_4\:SIGNAL IS 2;
SIGNAL \I2Sfour:tx_drq1_4\ : bit;
SIGNAL \I2Sfour:tx_dma1_3\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:tx_dma1_3\:SIGNAL IS 2;
SIGNAL \I2Sfour:tx_drq1_3\ : bit;
SIGNAL \I2Sfour:tx_dma1_2\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:tx_dma1_2\:SIGNAL IS 2;
SIGNAL \I2Sfour:tx_drq1_2\ : bit;
SIGNAL \I2Sfour:tx_dma1_1\ : bit;
ATTRIBUTE port_state_att of \I2Sfour:tx_dma1_1\:SIGNAL IS 2;
SIGNAL \I2Sfour:tx_drq1_1\ : bit;
SIGNAL Net_666_0 : bit;
SIGNAL \I2Sfour:tx_drq1_0\ : bit;
SIGNAL Net_669 : bit;
SIGNAL tmpOE__I2S_four_ws_net_0 : bit;
SIGNAL tmpFB_0__I2S_four_ws_net_0 : bit;
SIGNAL tmpIO_0__I2S_four_ws_net_0 : bit;
TERMINAL tmpSIOVREF__I2S_four_ws_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I2S_four_ws_net_0 : bit;
SIGNAL tmpOE__I2S_SDI_four_net_0 : bit;
SIGNAL tmpIO_0__I2S_SDI_four_net_0 : bit;
TERMINAL tmpSIOVREF__I2S_SDI_four_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I2S_SDI_four_net_0 : bit;
SIGNAL \I2Ssix:bI2S:op_clk\ : bit;
SIGNAL \I2Ssix:bI2S:ctrl_reg_out_7\ : bit;
SIGNAL \I2Ssix:bI2S:ctrl_reg_out_6\ : bit;
SIGNAL \I2Ssix:bI2S:ctrl_reg_out_5\ : bit;
SIGNAL \I2Ssix:bI2S:ctrl_reg_out_4\ : bit;
SIGNAL \I2Ssix:bI2S:ctrl_reg_out_3\ : bit;
SIGNAL \I2Ssix:bI2S:ctrl_reg_out_2\ : bit;
SIGNAL \I2Ssix:bI2S:ctrl_reg_out_1\ : bit;
SIGNAL \I2Ssix:bI2S:ctrl_reg_out_0\ : bit;
SIGNAL \I2Ssix:bI2S:ctrl_2\ : bit;
SIGNAL \I2Ssix:bI2S:dyn_data_width_1\ : bit;
SIGNAL \I2Ssix:bI2S:dyn_data_width_0\ : bit;
SIGNAL \I2Ssix:bI2S:enable\ : bit;
SIGNAL \I2Ssix:bI2S:reset\ : bit;
SIGNAL \I2Ssix:bI2S:count_6\ : bit;
SIGNAL \I2Ssix:bI2S:count_5\ : bit;
SIGNAL \I2Ssix:bI2S:count_4\ : bit;
SIGNAL \I2Ssix:bI2S:count_3\ : bit;
SIGNAL \I2Ssix:bI2S:count_2\ : bit;
SIGNAL \I2Ssix:bI2S:count_1\ : bit;
SIGNAL \I2Ssix:bI2S:count_0\ : bit;
SIGNAL \I2Ssix:bI2S:channel\ : bit;
SIGNAL Net_677 : bit;
SIGNAL Net_683 : bit;
SIGNAL \I2Ssix:bI2S:tx_lch_active\ : bit;
SIGNAL \I2Ssix:bI2S:tx_rch_active\ : bit;
SIGNAL \I2Ssix:bI2S:tx_stereo_data\ : bit;
SIGNAL \I2Ssix:bI2S:rx_lch_active\ : bit;
SIGNAL \I2Ssix:bI2S:rx_rch_active\ : bit;
SIGNAL \I2Ssix:bI2S:rx_stereo_data\ : bit;
SIGNAL \I2Ssix:bI2S:data_width_8\ : bit;
SIGNAL \I2Ssix:bI2S:data_width_16\ : bit;
SIGNAL \I2Ssix:bI2S:data_width_24\ : bit;
SIGNAL \I2Ssix:bI2S:data_width_32\ : bit;
SIGNAL \I2Ssix:bI2S:tx_lch_load_3\ : bit;
SIGNAL \I2Ssix:bI2S:tx_lch_load_2\ : bit;
SIGNAL \I2Ssix:bI2S:tx_lch_load_1\ : bit;
SIGNAL \I2Ssix:bI2S:tx_lch_load_0\ : bit;
SIGNAL \I2Ssix:bI2S:tx_rch_load_3\ : bit;
SIGNAL \I2Ssix:bI2S:tx_rch_load_2\ : bit;
SIGNAL \I2Ssix:bI2S:tx_rch_load_1\ : bit;
SIGNAL \I2Ssix:bI2S:tx_rch_load_0\ : bit;
SIGNAL \I2Ssix:bI2S:rx_lch_load_3\ : bit;
SIGNAL \I2Ssix:bI2S:rx_lch_load_2\ : bit;
SIGNAL \I2Ssix:bI2S:rx_lch_load_1\ : bit;
SIGNAL \I2Ssix:bI2S:rx_lch_load_0\ : bit;
SIGNAL \I2Ssix:bI2S:rx_rch_load_3\ : bit;
SIGNAL \I2Ssix:bI2S:rx_rch_load_2\ : bit;
SIGNAL \I2Ssix:bI2S:rx_rch_load_1\ : bit;
SIGNAL \I2Ssix:bI2S:rx_rch_load_0\ : bit;
SIGNAL \I2Ssix:bI2S:data_trunc\ : bit;
SIGNAL \I2Ssix:bI2S:ctrl_1\ : bit;
SIGNAL \I2Ssix:bI2S:rx_f0_load\ : bit;
SIGNAL \I2Ssix:bI2S:rx_state_2\ : bit;
SIGNAL \I2Ssix:bI2S:rx_state_1\ : bit;
SIGNAL \I2Ssix:bI2S:rx_state_0\ : bit;
SIGNAL \I2Ssix:bI2S:rx_f1_load\ : bit;
SIGNAL \I2Ssix:bI2S:rx_overflow_sticky\ : bit;
SIGNAL \I2Ssix:bI2S:rx_overflow_0\ : bit;
SIGNAL \I2Ssix:bI2S:rxenable\ : bit;
SIGNAL \I2Ssix:bI2S:Rx:STS[0]:status_0\ : bit;
SIGNAL \I2Ssix:bI2S:Rx:STS[0]:status_1\ : bit;
SIGNAL \I2Ssix:bI2S:rx_f0_n_empty_0\ : bit;
SIGNAL \I2Ssix:bI2S:Rx:STS[0]:status_2\ : bit;
SIGNAL \I2Ssix:bI2S:Rx:STS[0]:status_5\ : bit;
SIGNAL \I2Ssix:bI2S:Rx:STS[0]:status_4\ : bit;
SIGNAL \I2Ssix:bI2S:Rx:STS[0]:status_3\ : bit;
SIGNAL \I2Ssix:bI2S:rx_int_out_0\ : bit;
SIGNAL \I2Ssix:bI2S:rx_int_reg\ : bit;
SIGNAL Net_676 : bit;
SIGNAL \I2Ssix:bI2S:rx_f0_full_0\ : bit;
SIGNAL \I2Ssix:rx_drq0_0\ : bit;
SIGNAL \I2Ssix:rx_drq1_0\ : bit;
SIGNAL \I2Ssix:bI2S:rx_f1_n_empty_0\ : bit;
SIGNAL \I2Ssix:bI2S:rx_data_in_0\ : bit;
SIGNAL \I2Ssix:rx_line_0\ : bit;
SIGNAL \I2Ssix:bI2S:Rx:CH[0]:dpRx:ce0\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:bI2S:Rx:CH[0]:dpRx:ce0\:SIGNAL IS 2;
SIGNAL \I2Ssix:bI2S:pos_clip_cmp_0\ : bit;
SIGNAL \I2Ssix:bI2S:Rx:CH[0]:dpRx:z0\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:bI2S:Rx:CH[0]:dpRx:z0\:SIGNAL IS 2;
SIGNAL \I2Ssix:bI2S:Rx:CH[0]:dpRx:ff0\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:bI2S:Rx:CH[0]:dpRx:ff0\:SIGNAL IS 2;
SIGNAL \I2Ssix:bI2S:Rx:CH[0]:dpRx:ce1\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:bI2S:Rx:CH[0]:dpRx:ce1\:SIGNAL IS 2;
SIGNAL \I2Ssix:bI2S:neg_clip_cmp_0\ : bit;
SIGNAL \I2Ssix:bI2S:Rx:CH[0]:dpRx:z1\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:bI2S:Rx:CH[0]:dpRx:z1\:SIGNAL IS 2;
SIGNAL \I2Ssix:bI2S:Rx:CH[0]:dpRx:ff1\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:bI2S:Rx:CH[0]:dpRx:ff1\:SIGNAL IS 2;
SIGNAL \I2Ssix:bI2S:Rx:CH[0]:dpRx:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:bI2S:Rx:CH[0]:dpRx:ov_msb\:SIGNAL IS 2;
SIGNAL \I2Ssix:bI2S:Rx:CH[0]:dpRx:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:bI2S:Rx:CH[0]:dpRx:co_msb\:SIGNAL IS 2;
SIGNAL \I2Ssix:bI2S:Rx:CH[0]:dpRx:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:bI2S:Rx:CH[0]:dpRx:cmsb\:SIGNAL IS 2;
SIGNAL \I2Ssix:bI2S:Rx:CH[0]:dpRx:so\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:bI2S:Rx:CH[0]:dpRx:so\:SIGNAL IS 2;
SIGNAL \I2Ssix:bI2S:rx_f1_full_0\ : bit;
SIGNAL \I2Ssix:bI2S:Rx:CH[0]:dpRx:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:bI2S:Rx:CH[0]:dpRx:ce0_reg\:SIGNAL IS 2;
SIGNAL \I2Ssix:bI2S:Rx:CH[0]:dpRx:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:bI2S:Rx:CH[0]:dpRx:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2Ssix:bI2S:Rx:CH[0]:dpRx:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:bI2S:Rx:CH[0]:dpRx:z0_reg\:SIGNAL IS 2;
SIGNAL \I2Ssix:bI2S:Rx:CH[0]:dpRx:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:bI2S:Rx:CH[0]:dpRx:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2Ssix:bI2S:Rx:CH[0]:dpRx:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:bI2S:Rx:CH[0]:dpRx:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2Ssix:bI2S:Rx:CH[0]:dpRx:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:bI2S:Rx:CH[0]:dpRx:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2Ssix:bI2S:Rx:CH[0]:dpRx:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:bI2S:Rx:CH[0]:dpRx:z1_reg\:SIGNAL IS 2;
SIGNAL \I2Ssix:bI2S:Rx:CH[0]:dpRx:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:bI2S:Rx:CH[0]:dpRx:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2Ssix:bI2S:Rx:CH[0]:dpRx:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:bI2S:Rx:CH[0]:dpRx:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2Ssix:bI2S:Rx:CH[0]:dpRx:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:bI2S:Rx:CH[0]:dpRx:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2Ssix:bI2S:Rx:CH[0]:dpRx:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:bI2S:Rx:CH[0]:dpRx:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2Ssix:bI2S:Rx:CH[0]:dpRx:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:bI2S:Rx:CH[0]:dpRx:so_reg\:SIGNAL IS 2;
SIGNAL \I2Ssix:bI2S:Rx:CH[0]:dpRx:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:bI2S:Rx:CH[0]:dpRx:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Ssix:bI2S:Rx:CH[0]:dpRx:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:bI2S:Rx:CH[0]:dpRx:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Ssix:bI2S:Rx:CH[0]:dpRx:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:bI2S:Rx:CH[0]:dpRx:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Ssix:bI2S:Rx:CH[0]:dpRx:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:bI2S:Rx:CH[0]:dpRx:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Ssix:clip_4\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:clip_4\:SIGNAL IS 2;
SIGNAL \I2Ssix:clip_detect_4\ : bit;
SIGNAL \I2Ssix:clip_3\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:clip_3\:SIGNAL IS 2;
SIGNAL \I2Ssix:clip_detect_3\ : bit;
SIGNAL \I2Ssix:clip_2\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:clip_2\:SIGNAL IS 2;
SIGNAL \I2Ssix:clip_detect_2\ : bit;
SIGNAL \I2Ssix:clip_1\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:clip_1\:SIGNAL IS 2;
SIGNAL \I2Ssix:clip_detect_1\ : bit;
SIGNAL Net_672_0 : bit;
SIGNAL \I2Ssix:clip_detect_0\ : bit;
SIGNAL \I2Ssix:rx_dma0_4\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:rx_dma0_4\:SIGNAL IS 2;
SIGNAL \I2Ssix:rx_drq0_4\ : bit;
SIGNAL \I2Ssix:rx_dma0_3\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:rx_dma0_3\:SIGNAL IS 2;
SIGNAL \I2Ssix:rx_drq0_3\ : bit;
SIGNAL \I2Ssix:rx_dma0_2\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:rx_dma0_2\:SIGNAL IS 2;
SIGNAL \I2Ssix:rx_drq0_2\ : bit;
SIGNAL \I2Ssix:rx_dma0_1\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:rx_dma0_1\:SIGNAL IS 2;
SIGNAL \I2Ssix:rx_drq0_1\ : bit;
SIGNAL Net_674_0 : bit;
SIGNAL \I2Ssix:rx_dma1_4\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:rx_dma1_4\:SIGNAL IS 2;
SIGNAL \I2Ssix:rx_drq1_4\ : bit;
SIGNAL \I2Ssix:rx_dma1_3\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:rx_dma1_3\:SIGNAL IS 2;
SIGNAL \I2Ssix:rx_drq1_3\ : bit;
SIGNAL \I2Ssix:rx_dma1_2\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:rx_dma1_2\:SIGNAL IS 2;
SIGNAL \I2Ssix:rx_drq1_2\ : bit;
SIGNAL \I2Ssix:rx_dma1_1\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:rx_dma1_1\:SIGNAL IS 2;
SIGNAL \I2Ssix:rx_drq1_1\ : bit;
SIGNAL Net_675_0 : bit;
SIGNAL \I2Ssix:rx_line_4\ : bit;
SIGNAL \I2Ssix:rx_line_3\ : bit;
SIGNAL \I2Ssix:rx_line_2\ : bit;
SIGNAL \I2Ssix:rx_line_1\ : bit;
SIGNAL Net_678 : bit;
SIGNAL \I2Ssix:sdo_4\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:sdo_4\:SIGNAL IS 2;
SIGNAL \I2Ssix:tx_line_4\ : bit;
SIGNAL \I2Ssix:sdo_3\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:sdo_3\:SIGNAL IS 2;
SIGNAL \I2Ssix:tx_line_3\ : bit;
SIGNAL \I2Ssix:sdo_2\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:sdo_2\:SIGNAL IS 2;
SIGNAL \I2Ssix:tx_line_2\ : bit;
SIGNAL \I2Ssix:sdo_1\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:sdo_1\:SIGNAL IS 2;
SIGNAL \I2Ssix:tx_line_1\ : bit;
SIGNAL Net_679_0 : bit;
SIGNAL \I2Ssix:tx_line_0\ : bit;
SIGNAL \I2Ssix:tx_dma0_4\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:tx_dma0_4\:SIGNAL IS 2;
SIGNAL \I2Ssix:tx_drq0_4\ : bit;
SIGNAL \I2Ssix:tx_dma0_3\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:tx_dma0_3\:SIGNAL IS 2;
SIGNAL \I2Ssix:tx_drq0_3\ : bit;
SIGNAL \I2Ssix:tx_dma0_2\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:tx_dma0_2\:SIGNAL IS 2;
SIGNAL \I2Ssix:tx_drq0_2\ : bit;
SIGNAL \I2Ssix:tx_dma0_1\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:tx_dma0_1\:SIGNAL IS 2;
SIGNAL \I2Ssix:tx_drq0_1\ : bit;
SIGNAL Net_680_0 : bit;
SIGNAL \I2Ssix:tx_drq0_0\ : bit;
SIGNAL \I2Ssix:tx_dma1_4\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:tx_dma1_4\:SIGNAL IS 2;
SIGNAL \I2Ssix:tx_drq1_4\ : bit;
SIGNAL \I2Ssix:tx_dma1_3\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:tx_dma1_3\:SIGNAL IS 2;
SIGNAL \I2Ssix:tx_drq1_3\ : bit;
SIGNAL \I2Ssix:tx_dma1_2\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:tx_dma1_2\:SIGNAL IS 2;
SIGNAL \I2Ssix:tx_drq1_2\ : bit;
SIGNAL \I2Ssix:tx_dma1_1\ : bit;
ATTRIBUTE port_state_att of \I2Ssix:tx_dma1_1\:SIGNAL IS 2;
SIGNAL \I2Ssix:tx_drq1_1\ : bit;
SIGNAL Net_681_0 : bit;
SIGNAL \I2Ssix:tx_drq1_0\ : bit;
SIGNAL tmpOE__I2S_SDI_six_net_0 : bit;
SIGNAL tmpIO_0__I2S_SDI_six_net_0 : bit;
TERMINAL tmpSIOVREF__I2S_SDI_six_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I2S_SDI_six_net_0 : bit;
SIGNAL Net_684 : bit;
SIGNAL tmpOE__I2S_six_ws_net_0 : bit;
SIGNAL tmpFB_0__I2S_six_ws_net_0 : bit;
SIGNAL tmpIO_0__I2S_six_ws_net_0 : bit;
TERMINAL tmpSIOVREF__I2S_six_ws_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I2S_six_ws_net_0 : bit;
SIGNAL \I2Sfive:bI2S:op_clk\ : bit;
SIGNAL \I2Sfive:bI2S:ctrl_reg_out_7\ : bit;
SIGNAL \I2Sfive:bI2S:ctrl_reg_out_6\ : bit;
SIGNAL \I2Sfive:bI2S:ctrl_reg_out_5\ : bit;
SIGNAL \I2Sfive:bI2S:ctrl_reg_out_4\ : bit;
SIGNAL \I2Sfive:bI2S:ctrl_reg_out_3\ : bit;
SIGNAL \I2Sfive:bI2S:ctrl_reg_out_2\ : bit;
SIGNAL \I2Sfive:bI2S:ctrl_reg_out_1\ : bit;
SIGNAL \I2Sfive:bI2S:ctrl_reg_out_0\ : bit;
SIGNAL \I2Sfive:bI2S:ctrl_2\ : bit;
SIGNAL \I2Sfive:bI2S:dyn_data_width_1\ : bit;
SIGNAL \I2Sfive:bI2S:dyn_data_width_0\ : bit;
SIGNAL \I2Sfive:bI2S:enable\ : bit;
SIGNAL \I2Sfive:bI2S:reset\ : bit;
SIGNAL \I2Sfive:bI2S:count_6\ : bit;
SIGNAL \I2Sfive:bI2S:count_5\ : bit;
SIGNAL \I2Sfive:bI2S:count_4\ : bit;
SIGNAL \I2Sfive:bI2S:count_3\ : bit;
SIGNAL \I2Sfive:bI2S:count_2\ : bit;
SIGNAL \I2Sfive:bI2S:count_1\ : bit;
SIGNAL \I2Sfive:bI2S:count_0\ : bit;
SIGNAL \I2Sfive:bI2S:channel\ : bit;
SIGNAL Net_691 : bit;
SIGNAL Net_697 : bit;
SIGNAL \I2Sfive:bI2S:tx_lch_active\ : bit;
SIGNAL \I2Sfive:bI2S:tx_rch_active\ : bit;
SIGNAL \I2Sfive:bI2S:tx_stereo_data\ : bit;
SIGNAL \I2Sfive:bI2S:rx_lch_active\ : bit;
SIGNAL \I2Sfive:bI2S:rx_rch_active\ : bit;
SIGNAL \I2Sfive:bI2S:rx_stereo_data\ : bit;
SIGNAL \I2Sfive:bI2S:data_width_8\ : bit;
SIGNAL \I2Sfive:bI2S:data_width_16\ : bit;
SIGNAL \I2Sfive:bI2S:data_width_24\ : bit;
SIGNAL \I2Sfive:bI2S:data_width_32\ : bit;
SIGNAL \I2Sfive:bI2S:tx_lch_load_3\ : bit;
SIGNAL \I2Sfive:bI2S:tx_lch_load_2\ : bit;
SIGNAL \I2Sfive:bI2S:tx_lch_load_1\ : bit;
SIGNAL \I2Sfive:bI2S:tx_lch_load_0\ : bit;
SIGNAL \I2Sfive:bI2S:tx_rch_load_3\ : bit;
SIGNAL \I2Sfive:bI2S:tx_rch_load_2\ : bit;
SIGNAL \I2Sfive:bI2S:tx_rch_load_1\ : bit;
SIGNAL \I2Sfive:bI2S:tx_rch_load_0\ : bit;
SIGNAL \I2Sfive:bI2S:rx_lch_load_3\ : bit;
SIGNAL \I2Sfive:bI2S:rx_lch_load_2\ : bit;
SIGNAL \I2Sfive:bI2S:rx_lch_load_1\ : bit;
SIGNAL \I2Sfive:bI2S:rx_lch_load_0\ : bit;
SIGNAL \I2Sfive:bI2S:rx_rch_load_3\ : bit;
SIGNAL \I2Sfive:bI2S:rx_rch_load_2\ : bit;
SIGNAL \I2Sfive:bI2S:rx_rch_load_1\ : bit;
SIGNAL \I2Sfive:bI2S:rx_rch_load_0\ : bit;
SIGNAL \I2Sfive:bI2S:data_trunc\ : bit;
SIGNAL \I2Sfive:bI2S:ctrl_1\ : bit;
SIGNAL \I2Sfive:bI2S:rx_f0_load\ : bit;
SIGNAL \I2Sfive:bI2S:rx_state_2\ : bit;
SIGNAL \I2Sfive:bI2S:rx_state_1\ : bit;
SIGNAL \I2Sfive:bI2S:rx_state_0\ : bit;
SIGNAL \I2Sfive:bI2S:rx_f1_load\ : bit;
SIGNAL \I2Sfive:bI2S:rx_overflow_sticky\ : bit;
SIGNAL \I2Sfive:bI2S:rx_overflow_0\ : bit;
SIGNAL \I2Sfive:bI2S:rxenable\ : bit;
SIGNAL \I2Sfive:bI2S:Rx:STS[0]:status_0\ : bit;
SIGNAL \I2Sfive:bI2S:Rx:STS[0]:status_1\ : bit;
SIGNAL \I2Sfive:bI2S:rx_f0_n_empty_0\ : bit;
SIGNAL \I2Sfive:bI2S:Rx:STS[0]:status_2\ : bit;
SIGNAL \I2Sfive:bI2S:Rx:STS[0]:status_5\ : bit;
SIGNAL \I2Sfive:bI2S:Rx:STS[0]:status_4\ : bit;
SIGNAL \I2Sfive:bI2S:Rx:STS[0]:status_3\ : bit;
SIGNAL \I2Sfive:bI2S:rx_int_out_0\ : bit;
SIGNAL \I2Sfive:bI2S:rx_int_reg\ : bit;
SIGNAL Net_690 : bit;
SIGNAL \I2Sfive:bI2S:rx_f0_full_0\ : bit;
SIGNAL \I2Sfive:rx_drq0_0\ : bit;
SIGNAL \I2Sfive:rx_drq1_0\ : bit;
SIGNAL \I2Sfive:bI2S:rx_f1_n_empty_0\ : bit;
SIGNAL \I2Sfive:bI2S:rx_data_in_0\ : bit;
SIGNAL \I2Sfive:rx_line_0\ : bit;
SIGNAL \I2Sfive:bI2S:Rx:CH[0]:dpRx:ce0\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:bI2S:Rx:CH[0]:dpRx:ce0\:SIGNAL IS 2;
SIGNAL \I2Sfive:bI2S:pos_clip_cmp_0\ : bit;
SIGNAL \I2Sfive:bI2S:Rx:CH[0]:dpRx:z0\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:bI2S:Rx:CH[0]:dpRx:z0\:SIGNAL IS 2;
SIGNAL \I2Sfive:bI2S:Rx:CH[0]:dpRx:ff0\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:bI2S:Rx:CH[0]:dpRx:ff0\:SIGNAL IS 2;
SIGNAL \I2Sfive:bI2S:Rx:CH[0]:dpRx:ce1\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:bI2S:Rx:CH[0]:dpRx:ce1\:SIGNAL IS 2;
SIGNAL \I2Sfive:bI2S:neg_clip_cmp_0\ : bit;
SIGNAL \I2Sfive:bI2S:Rx:CH[0]:dpRx:z1\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:bI2S:Rx:CH[0]:dpRx:z1\:SIGNAL IS 2;
SIGNAL \I2Sfive:bI2S:Rx:CH[0]:dpRx:ff1\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:bI2S:Rx:CH[0]:dpRx:ff1\:SIGNAL IS 2;
SIGNAL \I2Sfive:bI2S:Rx:CH[0]:dpRx:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:bI2S:Rx:CH[0]:dpRx:ov_msb\:SIGNAL IS 2;
SIGNAL \I2Sfive:bI2S:Rx:CH[0]:dpRx:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:bI2S:Rx:CH[0]:dpRx:co_msb\:SIGNAL IS 2;
SIGNAL \I2Sfive:bI2S:Rx:CH[0]:dpRx:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:bI2S:Rx:CH[0]:dpRx:cmsb\:SIGNAL IS 2;
SIGNAL \I2Sfive:bI2S:Rx:CH[0]:dpRx:so\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:bI2S:Rx:CH[0]:dpRx:so\:SIGNAL IS 2;
SIGNAL \I2Sfive:bI2S:rx_f1_full_0\ : bit;
SIGNAL \I2Sfive:bI2S:Rx:CH[0]:dpRx:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:bI2S:Rx:CH[0]:dpRx:ce0_reg\:SIGNAL IS 2;
SIGNAL \I2Sfive:bI2S:Rx:CH[0]:dpRx:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:bI2S:Rx:CH[0]:dpRx:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2Sfive:bI2S:Rx:CH[0]:dpRx:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:bI2S:Rx:CH[0]:dpRx:z0_reg\:SIGNAL IS 2;
SIGNAL \I2Sfive:bI2S:Rx:CH[0]:dpRx:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:bI2S:Rx:CH[0]:dpRx:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2Sfive:bI2S:Rx:CH[0]:dpRx:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:bI2S:Rx:CH[0]:dpRx:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2Sfive:bI2S:Rx:CH[0]:dpRx:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:bI2S:Rx:CH[0]:dpRx:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2Sfive:bI2S:Rx:CH[0]:dpRx:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:bI2S:Rx:CH[0]:dpRx:z1_reg\:SIGNAL IS 2;
SIGNAL \I2Sfive:bI2S:Rx:CH[0]:dpRx:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:bI2S:Rx:CH[0]:dpRx:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2Sfive:bI2S:Rx:CH[0]:dpRx:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:bI2S:Rx:CH[0]:dpRx:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2Sfive:bI2S:Rx:CH[0]:dpRx:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:bI2S:Rx:CH[0]:dpRx:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2Sfive:bI2S:Rx:CH[0]:dpRx:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:bI2S:Rx:CH[0]:dpRx:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2Sfive:bI2S:Rx:CH[0]:dpRx:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:bI2S:Rx:CH[0]:dpRx:so_reg\:SIGNAL IS 2;
SIGNAL \I2Sfive:bI2S:Rx:CH[0]:dpRx:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:bI2S:Rx:CH[0]:dpRx:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Sfive:bI2S:Rx:CH[0]:dpRx:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:bI2S:Rx:CH[0]:dpRx:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Sfive:bI2S:Rx:CH[0]:dpRx:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:bI2S:Rx:CH[0]:dpRx:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Sfive:bI2S:Rx:CH[0]:dpRx:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:bI2S:Rx:CH[0]:dpRx:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Sfive:clip_4\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:clip_4\:SIGNAL IS 2;
SIGNAL \I2Sfive:clip_detect_4\ : bit;
SIGNAL \I2Sfive:clip_3\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:clip_3\:SIGNAL IS 2;
SIGNAL \I2Sfive:clip_detect_3\ : bit;
SIGNAL \I2Sfive:clip_2\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:clip_2\:SIGNAL IS 2;
SIGNAL \I2Sfive:clip_detect_2\ : bit;
SIGNAL \I2Sfive:clip_1\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:clip_1\:SIGNAL IS 2;
SIGNAL \I2Sfive:clip_detect_1\ : bit;
SIGNAL Net_686_0 : bit;
SIGNAL \I2Sfive:clip_detect_0\ : bit;
SIGNAL \I2Sfive:rx_dma0_4\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:rx_dma0_4\:SIGNAL IS 2;
SIGNAL \I2Sfive:rx_drq0_4\ : bit;
SIGNAL \I2Sfive:rx_dma0_3\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:rx_dma0_3\:SIGNAL IS 2;
SIGNAL \I2Sfive:rx_drq0_3\ : bit;
SIGNAL \I2Sfive:rx_dma0_2\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:rx_dma0_2\:SIGNAL IS 2;
SIGNAL \I2Sfive:rx_drq0_2\ : bit;
SIGNAL \I2Sfive:rx_dma0_1\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:rx_dma0_1\:SIGNAL IS 2;
SIGNAL \I2Sfive:rx_drq0_1\ : bit;
SIGNAL Net_688_0 : bit;
SIGNAL \I2Sfive:rx_dma1_4\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:rx_dma1_4\:SIGNAL IS 2;
SIGNAL \I2Sfive:rx_drq1_4\ : bit;
SIGNAL \I2Sfive:rx_dma1_3\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:rx_dma1_3\:SIGNAL IS 2;
SIGNAL \I2Sfive:rx_drq1_3\ : bit;
SIGNAL \I2Sfive:rx_dma1_2\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:rx_dma1_2\:SIGNAL IS 2;
SIGNAL \I2Sfive:rx_drq1_2\ : bit;
SIGNAL \I2Sfive:rx_dma1_1\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:rx_dma1_1\:SIGNAL IS 2;
SIGNAL \I2Sfive:rx_drq1_1\ : bit;
SIGNAL Net_689_0 : bit;
SIGNAL \I2Sfive:rx_line_4\ : bit;
SIGNAL \I2Sfive:rx_line_3\ : bit;
SIGNAL \I2Sfive:rx_line_2\ : bit;
SIGNAL \I2Sfive:rx_line_1\ : bit;
SIGNAL Net_692 : bit;
SIGNAL \I2Sfive:sdo_4\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:sdo_4\:SIGNAL IS 2;
SIGNAL \I2Sfive:tx_line_4\ : bit;
SIGNAL \I2Sfive:sdo_3\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:sdo_3\:SIGNAL IS 2;
SIGNAL \I2Sfive:tx_line_3\ : bit;
SIGNAL \I2Sfive:sdo_2\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:sdo_2\:SIGNAL IS 2;
SIGNAL \I2Sfive:tx_line_2\ : bit;
SIGNAL \I2Sfive:sdo_1\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:sdo_1\:SIGNAL IS 2;
SIGNAL \I2Sfive:tx_line_1\ : bit;
SIGNAL Net_693_0 : bit;
SIGNAL \I2Sfive:tx_line_0\ : bit;
SIGNAL \I2Sfive:tx_dma0_4\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:tx_dma0_4\:SIGNAL IS 2;
SIGNAL \I2Sfive:tx_drq0_4\ : bit;
SIGNAL \I2Sfive:tx_dma0_3\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:tx_dma0_3\:SIGNAL IS 2;
SIGNAL \I2Sfive:tx_drq0_3\ : bit;
SIGNAL \I2Sfive:tx_dma0_2\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:tx_dma0_2\:SIGNAL IS 2;
SIGNAL \I2Sfive:tx_drq0_2\ : bit;
SIGNAL \I2Sfive:tx_dma0_1\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:tx_dma0_1\:SIGNAL IS 2;
SIGNAL \I2Sfive:tx_drq0_1\ : bit;
SIGNAL Net_694_0 : bit;
SIGNAL \I2Sfive:tx_drq0_0\ : bit;
SIGNAL \I2Sfive:tx_dma1_4\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:tx_dma1_4\:SIGNAL IS 2;
SIGNAL \I2Sfive:tx_drq1_4\ : bit;
SIGNAL \I2Sfive:tx_dma1_3\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:tx_dma1_3\:SIGNAL IS 2;
SIGNAL \I2Sfive:tx_drq1_3\ : bit;
SIGNAL \I2Sfive:tx_dma1_2\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:tx_dma1_2\:SIGNAL IS 2;
SIGNAL \I2Sfive:tx_drq1_2\ : bit;
SIGNAL \I2Sfive:tx_dma1_1\ : bit;
ATTRIBUTE port_state_att of \I2Sfive:tx_dma1_1\:SIGNAL IS 2;
SIGNAL \I2Sfive:tx_drq1_1\ : bit;
SIGNAL Net_695_0 : bit;
SIGNAL \I2Sfive:tx_drq1_0\ : bit;
SIGNAL Net_698 : bit;
SIGNAL tmpOE__I2S_five_ws_net_0 : bit;
SIGNAL tmpFB_0__I2S_five_ws_net_0 : bit;
SIGNAL tmpIO_0__I2S_five_ws_net_0 : bit;
TERMINAL tmpSIOVREF__I2S_five_ws_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I2S_five_ws_net_0 : bit;
SIGNAL \I2Sseven:bI2S:op_clk\ : bit;
SIGNAL \I2Sseven:bI2S:ctrl_reg_out_7\ : bit;
SIGNAL \I2Sseven:bI2S:ctrl_reg_out_6\ : bit;
SIGNAL \I2Sseven:bI2S:ctrl_reg_out_5\ : bit;
SIGNAL \I2Sseven:bI2S:ctrl_reg_out_4\ : bit;
SIGNAL \I2Sseven:bI2S:ctrl_reg_out_3\ : bit;
SIGNAL \I2Sseven:bI2S:ctrl_reg_out_2\ : bit;
SIGNAL \I2Sseven:bI2S:ctrl_reg_out_1\ : bit;
SIGNAL \I2Sseven:bI2S:ctrl_reg_out_0\ : bit;
SIGNAL \I2Sseven:bI2S:ctrl_2\ : bit;
SIGNAL \I2Sseven:bI2S:dyn_data_width_1\ : bit;
SIGNAL \I2Sseven:bI2S:dyn_data_width_0\ : bit;
SIGNAL \I2Sseven:bI2S:enable\ : bit;
SIGNAL \I2Sseven:bI2S:reset\ : bit;
SIGNAL \I2Sseven:bI2S:count_6\ : bit;
SIGNAL \I2Sseven:bI2S:count_5\ : bit;
SIGNAL \I2Sseven:bI2S:count_4\ : bit;
SIGNAL \I2Sseven:bI2S:count_3\ : bit;
SIGNAL \I2Sseven:bI2S:count_2\ : bit;
SIGNAL \I2Sseven:bI2S:count_1\ : bit;
SIGNAL \I2Sseven:bI2S:count_0\ : bit;
SIGNAL \I2Sseven:bI2S:channel\ : bit;
SIGNAL Net_705 : bit;
SIGNAL Net_711 : bit;
SIGNAL \I2Sseven:bI2S:tx_lch_active\ : bit;
SIGNAL \I2Sseven:bI2S:tx_rch_active\ : bit;
SIGNAL \I2Sseven:bI2S:tx_stereo_data\ : bit;
SIGNAL \I2Sseven:bI2S:rx_lch_active\ : bit;
SIGNAL \I2Sseven:bI2S:rx_rch_active\ : bit;
SIGNAL \I2Sseven:bI2S:rx_stereo_data\ : bit;
SIGNAL \I2Sseven:bI2S:data_width_8\ : bit;
SIGNAL \I2Sseven:bI2S:data_width_16\ : bit;
SIGNAL \I2Sseven:bI2S:data_width_24\ : bit;
SIGNAL \I2Sseven:bI2S:data_width_32\ : bit;
SIGNAL \I2Sseven:bI2S:tx_lch_load_3\ : bit;
SIGNAL \I2Sseven:bI2S:tx_lch_load_2\ : bit;
SIGNAL \I2Sseven:bI2S:tx_lch_load_1\ : bit;
SIGNAL \I2Sseven:bI2S:tx_lch_load_0\ : bit;
SIGNAL \I2Sseven:bI2S:tx_rch_load_3\ : bit;
SIGNAL \I2Sseven:bI2S:tx_rch_load_2\ : bit;
SIGNAL \I2Sseven:bI2S:tx_rch_load_1\ : bit;
SIGNAL \I2Sseven:bI2S:tx_rch_load_0\ : bit;
SIGNAL \I2Sseven:bI2S:rx_lch_load_3\ : bit;
SIGNAL \I2Sseven:bI2S:rx_lch_load_2\ : bit;
SIGNAL \I2Sseven:bI2S:rx_lch_load_1\ : bit;
SIGNAL \I2Sseven:bI2S:rx_lch_load_0\ : bit;
SIGNAL \I2Sseven:bI2S:rx_rch_load_3\ : bit;
SIGNAL \I2Sseven:bI2S:rx_rch_load_2\ : bit;
SIGNAL \I2Sseven:bI2S:rx_rch_load_1\ : bit;
SIGNAL \I2Sseven:bI2S:rx_rch_load_0\ : bit;
SIGNAL \I2Sseven:bI2S:data_trunc\ : bit;
SIGNAL \I2Sseven:bI2S:ctrl_1\ : bit;
SIGNAL \I2Sseven:bI2S:rx_f0_load\ : bit;
SIGNAL \I2Sseven:bI2S:rx_state_2\ : bit;
SIGNAL \I2Sseven:bI2S:rx_state_1\ : bit;
SIGNAL \I2Sseven:bI2S:rx_state_0\ : bit;
SIGNAL \I2Sseven:bI2S:rx_f1_load\ : bit;
SIGNAL \I2Sseven:bI2S:rx_overflow_sticky\ : bit;
SIGNAL \I2Sseven:bI2S:rx_overflow_0\ : bit;
SIGNAL \I2Sseven:bI2S:rxenable\ : bit;
SIGNAL \I2Sseven:bI2S:Rx:STS[0]:status_0\ : bit;
SIGNAL \I2Sseven:bI2S:Rx:STS[0]:status_1\ : bit;
SIGNAL \I2Sseven:bI2S:rx_f0_n_empty_0\ : bit;
SIGNAL \I2Sseven:bI2S:Rx:STS[0]:status_2\ : bit;
SIGNAL \I2Sseven:bI2S:Rx:STS[0]:status_5\ : bit;
SIGNAL \I2Sseven:bI2S:Rx:STS[0]:status_4\ : bit;
SIGNAL \I2Sseven:bI2S:Rx:STS[0]:status_3\ : bit;
SIGNAL \I2Sseven:bI2S:rx_int_out_0\ : bit;
SIGNAL \I2Sseven:bI2S:rx_int_reg\ : bit;
SIGNAL Net_704 : bit;
SIGNAL \I2Sseven:bI2S:rx_f0_full_0\ : bit;
SIGNAL \I2Sseven:rx_drq0_0\ : bit;
SIGNAL \I2Sseven:rx_drq1_0\ : bit;
SIGNAL \I2Sseven:bI2S:rx_f1_n_empty_0\ : bit;
SIGNAL \I2Sseven:bI2S:rx_data_in_0\ : bit;
SIGNAL \I2Sseven:rx_line_0\ : bit;
SIGNAL \I2Sseven:bI2S:Rx:CH[0]:dpRx:ce0\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:bI2S:Rx:CH[0]:dpRx:ce0\:SIGNAL IS 2;
SIGNAL \I2Sseven:bI2S:pos_clip_cmp_0\ : bit;
SIGNAL \I2Sseven:bI2S:Rx:CH[0]:dpRx:z0\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:bI2S:Rx:CH[0]:dpRx:z0\:SIGNAL IS 2;
SIGNAL \I2Sseven:bI2S:Rx:CH[0]:dpRx:ff0\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:bI2S:Rx:CH[0]:dpRx:ff0\:SIGNAL IS 2;
SIGNAL \I2Sseven:bI2S:Rx:CH[0]:dpRx:ce1\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:bI2S:Rx:CH[0]:dpRx:ce1\:SIGNAL IS 2;
SIGNAL \I2Sseven:bI2S:neg_clip_cmp_0\ : bit;
SIGNAL \I2Sseven:bI2S:Rx:CH[0]:dpRx:z1\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:bI2S:Rx:CH[0]:dpRx:z1\:SIGNAL IS 2;
SIGNAL \I2Sseven:bI2S:Rx:CH[0]:dpRx:ff1\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:bI2S:Rx:CH[0]:dpRx:ff1\:SIGNAL IS 2;
SIGNAL \I2Sseven:bI2S:Rx:CH[0]:dpRx:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:bI2S:Rx:CH[0]:dpRx:ov_msb\:SIGNAL IS 2;
SIGNAL \I2Sseven:bI2S:Rx:CH[0]:dpRx:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:bI2S:Rx:CH[0]:dpRx:co_msb\:SIGNAL IS 2;
SIGNAL \I2Sseven:bI2S:Rx:CH[0]:dpRx:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:bI2S:Rx:CH[0]:dpRx:cmsb\:SIGNAL IS 2;
SIGNAL \I2Sseven:bI2S:Rx:CH[0]:dpRx:so\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:bI2S:Rx:CH[0]:dpRx:so\:SIGNAL IS 2;
SIGNAL \I2Sseven:bI2S:rx_f1_full_0\ : bit;
SIGNAL \I2Sseven:bI2S:Rx:CH[0]:dpRx:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:bI2S:Rx:CH[0]:dpRx:ce0_reg\:SIGNAL IS 2;
SIGNAL \I2Sseven:bI2S:Rx:CH[0]:dpRx:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:bI2S:Rx:CH[0]:dpRx:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2Sseven:bI2S:Rx:CH[0]:dpRx:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:bI2S:Rx:CH[0]:dpRx:z0_reg\:SIGNAL IS 2;
SIGNAL \I2Sseven:bI2S:Rx:CH[0]:dpRx:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:bI2S:Rx:CH[0]:dpRx:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2Sseven:bI2S:Rx:CH[0]:dpRx:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:bI2S:Rx:CH[0]:dpRx:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2Sseven:bI2S:Rx:CH[0]:dpRx:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:bI2S:Rx:CH[0]:dpRx:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2Sseven:bI2S:Rx:CH[0]:dpRx:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:bI2S:Rx:CH[0]:dpRx:z1_reg\:SIGNAL IS 2;
SIGNAL \I2Sseven:bI2S:Rx:CH[0]:dpRx:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:bI2S:Rx:CH[0]:dpRx:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2Sseven:bI2S:Rx:CH[0]:dpRx:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:bI2S:Rx:CH[0]:dpRx:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2Sseven:bI2S:Rx:CH[0]:dpRx:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:bI2S:Rx:CH[0]:dpRx:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2Sseven:bI2S:Rx:CH[0]:dpRx:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:bI2S:Rx:CH[0]:dpRx:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2Sseven:bI2S:Rx:CH[0]:dpRx:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:bI2S:Rx:CH[0]:dpRx:so_reg\:SIGNAL IS 2;
SIGNAL \I2Sseven:bI2S:Rx:CH[0]:dpRx:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:bI2S:Rx:CH[0]:dpRx:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Sseven:bI2S:Rx:CH[0]:dpRx:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:bI2S:Rx:CH[0]:dpRx:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Sseven:bI2S:Rx:CH[0]:dpRx:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:bI2S:Rx:CH[0]:dpRx:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Sseven:bI2S:Rx:CH[0]:dpRx:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:bI2S:Rx:CH[0]:dpRx:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Sseven:clip_4\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:clip_4\:SIGNAL IS 2;
SIGNAL \I2Sseven:clip_detect_4\ : bit;
SIGNAL \I2Sseven:clip_3\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:clip_3\:SIGNAL IS 2;
SIGNAL \I2Sseven:clip_detect_3\ : bit;
SIGNAL \I2Sseven:clip_2\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:clip_2\:SIGNAL IS 2;
SIGNAL \I2Sseven:clip_detect_2\ : bit;
SIGNAL \I2Sseven:clip_1\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:clip_1\:SIGNAL IS 2;
SIGNAL \I2Sseven:clip_detect_1\ : bit;
SIGNAL Net_700_0 : bit;
SIGNAL \I2Sseven:clip_detect_0\ : bit;
SIGNAL \I2Sseven:rx_dma0_4\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:rx_dma0_4\:SIGNAL IS 2;
SIGNAL \I2Sseven:rx_drq0_4\ : bit;
SIGNAL \I2Sseven:rx_dma0_3\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:rx_dma0_3\:SIGNAL IS 2;
SIGNAL \I2Sseven:rx_drq0_3\ : bit;
SIGNAL \I2Sseven:rx_dma0_2\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:rx_dma0_2\:SIGNAL IS 2;
SIGNAL \I2Sseven:rx_drq0_2\ : bit;
SIGNAL \I2Sseven:rx_dma0_1\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:rx_dma0_1\:SIGNAL IS 2;
SIGNAL \I2Sseven:rx_drq0_1\ : bit;
SIGNAL Net_702_0 : bit;
SIGNAL \I2Sseven:rx_dma1_4\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:rx_dma1_4\:SIGNAL IS 2;
SIGNAL \I2Sseven:rx_drq1_4\ : bit;
SIGNAL \I2Sseven:rx_dma1_3\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:rx_dma1_3\:SIGNAL IS 2;
SIGNAL \I2Sseven:rx_drq1_3\ : bit;
SIGNAL \I2Sseven:rx_dma1_2\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:rx_dma1_2\:SIGNAL IS 2;
SIGNAL \I2Sseven:rx_drq1_2\ : bit;
SIGNAL \I2Sseven:rx_dma1_1\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:rx_dma1_1\:SIGNAL IS 2;
SIGNAL \I2Sseven:rx_drq1_1\ : bit;
SIGNAL Net_703_0 : bit;
SIGNAL \I2Sseven:rx_line_4\ : bit;
SIGNAL \I2Sseven:rx_line_3\ : bit;
SIGNAL \I2Sseven:rx_line_2\ : bit;
SIGNAL \I2Sseven:rx_line_1\ : bit;
SIGNAL Net_742 : bit;
SIGNAL \I2Sseven:sdo_4\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:sdo_4\:SIGNAL IS 2;
SIGNAL \I2Sseven:tx_line_4\ : bit;
SIGNAL \I2Sseven:sdo_3\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:sdo_3\:SIGNAL IS 2;
SIGNAL \I2Sseven:tx_line_3\ : bit;
SIGNAL \I2Sseven:sdo_2\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:sdo_2\:SIGNAL IS 2;
SIGNAL \I2Sseven:tx_line_2\ : bit;
SIGNAL \I2Sseven:sdo_1\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:sdo_1\:SIGNAL IS 2;
SIGNAL \I2Sseven:tx_line_1\ : bit;
SIGNAL Net_707_0 : bit;
SIGNAL \I2Sseven:tx_line_0\ : bit;
SIGNAL \I2Sseven:tx_dma0_4\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:tx_dma0_4\:SIGNAL IS 2;
SIGNAL \I2Sseven:tx_drq0_4\ : bit;
SIGNAL \I2Sseven:tx_dma0_3\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:tx_dma0_3\:SIGNAL IS 2;
SIGNAL \I2Sseven:tx_drq0_3\ : bit;
SIGNAL \I2Sseven:tx_dma0_2\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:tx_dma0_2\:SIGNAL IS 2;
SIGNAL \I2Sseven:tx_drq0_2\ : bit;
SIGNAL \I2Sseven:tx_dma0_1\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:tx_dma0_1\:SIGNAL IS 2;
SIGNAL \I2Sseven:tx_drq0_1\ : bit;
SIGNAL Net_708_0 : bit;
SIGNAL \I2Sseven:tx_drq0_0\ : bit;
SIGNAL \I2Sseven:tx_dma1_4\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:tx_dma1_4\:SIGNAL IS 2;
SIGNAL \I2Sseven:tx_drq1_4\ : bit;
SIGNAL \I2Sseven:tx_dma1_3\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:tx_dma1_3\:SIGNAL IS 2;
SIGNAL \I2Sseven:tx_drq1_3\ : bit;
SIGNAL \I2Sseven:tx_dma1_2\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:tx_dma1_2\:SIGNAL IS 2;
SIGNAL \I2Sseven:tx_drq1_2\ : bit;
SIGNAL \I2Sseven:tx_dma1_1\ : bit;
ATTRIBUTE port_state_att of \I2Sseven:tx_dma1_1\:SIGNAL IS 2;
SIGNAL \I2Sseven:tx_drq1_1\ : bit;
SIGNAL Net_709_0 : bit;
SIGNAL \I2Sseven:tx_drq1_0\ : bit;
SIGNAL Net_712 : bit;
SIGNAL tmpOE__I2S_seven_ws_net_0 : bit;
SIGNAL tmpFB_0__I2S_seven_ws_net_0 : bit;
SIGNAL tmpIO_0__I2S_seven_ws_net_0 : bit;
TERMINAL tmpSIOVREF__I2S_seven_ws_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I2S_seven_ws_net_0 : bit;
SIGNAL \I2Seight:bI2S:op_clk\ : bit;
SIGNAL \I2Seight:bI2S:ctrl_reg_out_7\ : bit;
SIGNAL \I2Seight:bI2S:ctrl_reg_out_6\ : bit;
SIGNAL \I2Seight:bI2S:ctrl_reg_out_5\ : bit;
SIGNAL \I2Seight:bI2S:ctrl_reg_out_4\ : bit;
SIGNAL \I2Seight:bI2S:ctrl_reg_out_3\ : bit;
SIGNAL \I2Seight:bI2S:ctrl_reg_out_2\ : bit;
SIGNAL \I2Seight:bI2S:ctrl_reg_out_1\ : bit;
SIGNAL \I2Seight:bI2S:ctrl_reg_out_0\ : bit;
SIGNAL \I2Seight:bI2S:ctrl_2\ : bit;
SIGNAL \I2Seight:bI2S:dyn_data_width_1\ : bit;
SIGNAL \I2Seight:bI2S:dyn_data_width_0\ : bit;
SIGNAL \I2Seight:bI2S:enable\ : bit;
SIGNAL \I2Seight:bI2S:reset\ : bit;
SIGNAL \I2Seight:bI2S:count_6\ : bit;
SIGNAL \I2Seight:bI2S:count_5\ : bit;
SIGNAL \I2Seight:bI2S:count_4\ : bit;
SIGNAL \I2Seight:bI2S:count_3\ : bit;
SIGNAL \I2Seight:bI2S:count_2\ : bit;
SIGNAL \I2Seight:bI2S:count_1\ : bit;
SIGNAL \I2Seight:bI2S:count_0\ : bit;
SIGNAL \I2Seight:bI2S:channel\ : bit;
SIGNAL Net_719 : bit;
SIGNAL Net_725 : bit;
SIGNAL \I2Seight:bI2S:tx_lch_active\ : bit;
SIGNAL \I2Seight:bI2S:tx_rch_active\ : bit;
SIGNAL \I2Seight:bI2S:tx_stereo_data\ : bit;
SIGNAL \I2Seight:bI2S:rx_lch_active\ : bit;
SIGNAL \I2Seight:bI2S:rx_rch_active\ : bit;
SIGNAL \I2Seight:bI2S:rx_stereo_data\ : bit;
SIGNAL \I2Seight:bI2S:data_width_8\ : bit;
SIGNAL \I2Seight:bI2S:data_width_16\ : bit;
SIGNAL \I2Seight:bI2S:data_width_24\ : bit;
SIGNAL \I2Seight:bI2S:data_width_32\ : bit;
SIGNAL \I2Seight:bI2S:tx_lch_load_3\ : bit;
SIGNAL \I2Seight:bI2S:tx_lch_load_2\ : bit;
SIGNAL \I2Seight:bI2S:tx_lch_load_1\ : bit;
SIGNAL \I2Seight:bI2S:tx_lch_load_0\ : bit;
SIGNAL \I2Seight:bI2S:tx_rch_load_3\ : bit;
SIGNAL \I2Seight:bI2S:tx_rch_load_2\ : bit;
SIGNAL \I2Seight:bI2S:tx_rch_load_1\ : bit;
SIGNAL \I2Seight:bI2S:tx_rch_load_0\ : bit;
SIGNAL \I2Seight:bI2S:rx_lch_load_3\ : bit;
SIGNAL \I2Seight:bI2S:rx_lch_load_2\ : bit;
SIGNAL \I2Seight:bI2S:rx_lch_load_1\ : bit;
SIGNAL \I2Seight:bI2S:rx_lch_load_0\ : bit;
SIGNAL \I2Seight:bI2S:rx_rch_load_3\ : bit;
SIGNAL \I2Seight:bI2S:rx_rch_load_2\ : bit;
SIGNAL \I2Seight:bI2S:rx_rch_load_1\ : bit;
SIGNAL \I2Seight:bI2S:rx_rch_load_0\ : bit;
SIGNAL \I2Seight:bI2S:data_trunc\ : bit;
SIGNAL \I2Seight:bI2S:ctrl_1\ : bit;
SIGNAL \I2Seight:bI2S:rx_f0_load\ : bit;
SIGNAL \I2Seight:bI2S:rx_state_2\ : bit;
SIGNAL \I2Seight:bI2S:rx_state_1\ : bit;
SIGNAL \I2Seight:bI2S:rx_state_0\ : bit;
SIGNAL \I2Seight:bI2S:rx_f1_load\ : bit;
SIGNAL \I2Seight:bI2S:rx_overflow_sticky\ : bit;
SIGNAL \I2Seight:bI2S:rx_overflow_0\ : bit;
SIGNAL \I2Seight:bI2S:rxenable\ : bit;
SIGNAL \I2Seight:bI2S:Rx:STS[0]:status_0\ : bit;
SIGNAL \I2Seight:bI2S:Rx:STS[0]:status_1\ : bit;
SIGNAL \I2Seight:bI2S:rx_f0_n_empty_0\ : bit;
SIGNAL \I2Seight:bI2S:Rx:STS[0]:status_2\ : bit;
SIGNAL \I2Seight:bI2S:Rx:STS[0]:status_5\ : bit;
SIGNAL \I2Seight:bI2S:Rx:STS[0]:status_4\ : bit;
SIGNAL \I2Seight:bI2S:Rx:STS[0]:status_3\ : bit;
SIGNAL \I2Seight:bI2S:rx_int_out_0\ : bit;
SIGNAL \I2Seight:bI2S:rx_int_reg\ : bit;
SIGNAL Net_718 : bit;
SIGNAL \I2Seight:bI2S:rx_f0_full_0\ : bit;
SIGNAL \I2Seight:rx_drq0_0\ : bit;
SIGNAL \I2Seight:rx_drq1_0\ : bit;
SIGNAL \I2Seight:bI2S:rx_f1_n_empty_0\ : bit;
SIGNAL \I2Seight:bI2S:rx_data_in_0\ : bit;
SIGNAL \I2Seight:rx_line_0\ : bit;
SIGNAL \I2Seight:bI2S:Rx:CH[0]:dpRx:ce0\ : bit;
ATTRIBUTE port_state_att of \I2Seight:bI2S:Rx:CH[0]:dpRx:ce0\:SIGNAL IS 2;
SIGNAL \I2Seight:bI2S:pos_clip_cmp_0\ : bit;
SIGNAL \I2Seight:bI2S:Rx:CH[0]:dpRx:z0\ : bit;
ATTRIBUTE port_state_att of \I2Seight:bI2S:Rx:CH[0]:dpRx:z0\:SIGNAL IS 2;
SIGNAL \I2Seight:bI2S:Rx:CH[0]:dpRx:ff0\ : bit;
ATTRIBUTE port_state_att of \I2Seight:bI2S:Rx:CH[0]:dpRx:ff0\:SIGNAL IS 2;
SIGNAL \I2Seight:bI2S:Rx:CH[0]:dpRx:ce1\ : bit;
ATTRIBUTE port_state_att of \I2Seight:bI2S:Rx:CH[0]:dpRx:ce1\:SIGNAL IS 2;
SIGNAL \I2Seight:bI2S:neg_clip_cmp_0\ : bit;
SIGNAL \I2Seight:bI2S:Rx:CH[0]:dpRx:z1\ : bit;
ATTRIBUTE port_state_att of \I2Seight:bI2S:Rx:CH[0]:dpRx:z1\:SIGNAL IS 2;
SIGNAL \I2Seight:bI2S:Rx:CH[0]:dpRx:ff1\ : bit;
ATTRIBUTE port_state_att of \I2Seight:bI2S:Rx:CH[0]:dpRx:ff1\:SIGNAL IS 2;
SIGNAL \I2Seight:bI2S:Rx:CH[0]:dpRx:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2Seight:bI2S:Rx:CH[0]:dpRx:ov_msb\:SIGNAL IS 2;
SIGNAL \I2Seight:bI2S:Rx:CH[0]:dpRx:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2Seight:bI2S:Rx:CH[0]:dpRx:co_msb\:SIGNAL IS 2;
SIGNAL \I2Seight:bI2S:Rx:CH[0]:dpRx:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2Seight:bI2S:Rx:CH[0]:dpRx:cmsb\:SIGNAL IS 2;
SIGNAL \I2Seight:bI2S:Rx:CH[0]:dpRx:so\ : bit;
ATTRIBUTE port_state_att of \I2Seight:bI2S:Rx:CH[0]:dpRx:so\:SIGNAL IS 2;
SIGNAL \I2Seight:bI2S:rx_f1_full_0\ : bit;
SIGNAL \I2Seight:bI2S:Rx:CH[0]:dpRx:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Seight:bI2S:Rx:CH[0]:dpRx:ce0_reg\:SIGNAL IS 2;
SIGNAL \I2Seight:bI2S:Rx:CH[0]:dpRx:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Seight:bI2S:Rx:CH[0]:dpRx:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2Seight:bI2S:Rx:CH[0]:dpRx:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Seight:bI2S:Rx:CH[0]:dpRx:z0_reg\:SIGNAL IS 2;
SIGNAL \I2Seight:bI2S:Rx:CH[0]:dpRx:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2Seight:bI2S:Rx:CH[0]:dpRx:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2Seight:bI2S:Rx:CH[0]:dpRx:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Seight:bI2S:Rx:CH[0]:dpRx:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2Seight:bI2S:Rx:CH[0]:dpRx:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Seight:bI2S:Rx:CH[0]:dpRx:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2Seight:bI2S:Rx:CH[0]:dpRx:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Seight:bI2S:Rx:CH[0]:dpRx:z1_reg\:SIGNAL IS 2;
SIGNAL \I2Seight:bI2S:Rx:CH[0]:dpRx:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2Seight:bI2S:Rx:CH[0]:dpRx:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2Seight:bI2S:Rx:CH[0]:dpRx:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2Seight:bI2S:Rx:CH[0]:dpRx:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2Seight:bI2S:Rx:CH[0]:dpRx:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2Seight:bI2S:Rx:CH[0]:dpRx:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2Seight:bI2S:Rx:CH[0]:dpRx:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2Seight:bI2S:Rx:CH[0]:dpRx:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2Seight:bI2S:Rx:CH[0]:dpRx:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2Seight:bI2S:Rx:CH[0]:dpRx:so_reg\:SIGNAL IS 2;
SIGNAL \I2Seight:bI2S:Rx:CH[0]:dpRx:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Seight:bI2S:Rx:CH[0]:dpRx:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Seight:bI2S:Rx:CH[0]:dpRx:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Seight:bI2S:Rx:CH[0]:dpRx:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Seight:bI2S:Rx:CH[0]:dpRx:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Seight:bI2S:Rx:CH[0]:dpRx:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Seight:bI2S:Rx:CH[0]:dpRx:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2Seight:bI2S:Rx:CH[0]:dpRx:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2Seight:clip_4\ : bit;
ATTRIBUTE port_state_att of \I2Seight:clip_4\:SIGNAL IS 2;
SIGNAL \I2Seight:clip_detect_4\ : bit;
SIGNAL \I2Seight:clip_3\ : bit;
ATTRIBUTE port_state_att of \I2Seight:clip_3\:SIGNAL IS 2;
SIGNAL \I2Seight:clip_detect_3\ : bit;
SIGNAL \I2Seight:clip_2\ : bit;
ATTRIBUTE port_state_att of \I2Seight:clip_2\:SIGNAL IS 2;
SIGNAL \I2Seight:clip_detect_2\ : bit;
SIGNAL \I2Seight:clip_1\ : bit;
ATTRIBUTE port_state_att of \I2Seight:clip_1\:SIGNAL IS 2;
SIGNAL \I2Seight:clip_detect_1\ : bit;
SIGNAL Net_714_0 : bit;
SIGNAL \I2Seight:clip_detect_0\ : bit;
SIGNAL \I2Seight:rx_dma0_4\ : bit;
ATTRIBUTE port_state_att of \I2Seight:rx_dma0_4\:SIGNAL IS 2;
SIGNAL \I2Seight:rx_drq0_4\ : bit;
SIGNAL \I2Seight:rx_dma0_3\ : bit;
ATTRIBUTE port_state_att of \I2Seight:rx_dma0_3\:SIGNAL IS 2;
SIGNAL \I2Seight:rx_drq0_3\ : bit;
SIGNAL \I2Seight:rx_dma0_2\ : bit;
ATTRIBUTE port_state_att of \I2Seight:rx_dma0_2\:SIGNAL IS 2;
SIGNAL \I2Seight:rx_drq0_2\ : bit;
SIGNAL \I2Seight:rx_dma0_1\ : bit;
ATTRIBUTE port_state_att of \I2Seight:rx_dma0_1\:SIGNAL IS 2;
SIGNAL \I2Seight:rx_drq0_1\ : bit;
SIGNAL Net_716_0 : bit;
SIGNAL \I2Seight:rx_dma1_4\ : bit;
ATTRIBUTE port_state_att of \I2Seight:rx_dma1_4\:SIGNAL IS 2;
SIGNAL \I2Seight:rx_drq1_4\ : bit;
SIGNAL \I2Seight:rx_dma1_3\ : bit;
ATTRIBUTE port_state_att of \I2Seight:rx_dma1_3\:SIGNAL IS 2;
SIGNAL \I2Seight:rx_drq1_3\ : bit;
SIGNAL \I2Seight:rx_dma1_2\ : bit;
ATTRIBUTE port_state_att of \I2Seight:rx_dma1_2\:SIGNAL IS 2;
SIGNAL \I2Seight:rx_drq1_2\ : bit;
SIGNAL \I2Seight:rx_dma1_1\ : bit;
ATTRIBUTE port_state_att of \I2Seight:rx_dma1_1\:SIGNAL IS 2;
SIGNAL \I2Seight:rx_drq1_1\ : bit;
SIGNAL Net_717_0 : bit;
SIGNAL \I2Seight:rx_line_4\ : bit;
SIGNAL \I2Seight:rx_line_3\ : bit;
SIGNAL \I2Seight:rx_line_2\ : bit;
SIGNAL \I2Seight:rx_line_1\ : bit;
SIGNAL Net_720 : bit;
SIGNAL \I2Seight:sdo_4\ : bit;
ATTRIBUTE port_state_att of \I2Seight:sdo_4\:SIGNAL IS 2;
SIGNAL \I2Seight:tx_line_4\ : bit;
SIGNAL \I2Seight:sdo_3\ : bit;
ATTRIBUTE port_state_att of \I2Seight:sdo_3\:SIGNAL IS 2;
SIGNAL \I2Seight:tx_line_3\ : bit;
SIGNAL \I2Seight:sdo_2\ : bit;
ATTRIBUTE port_state_att of \I2Seight:sdo_2\:SIGNAL IS 2;
SIGNAL \I2Seight:tx_line_2\ : bit;
SIGNAL \I2Seight:sdo_1\ : bit;
ATTRIBUTE port_state_att of \I2Seight:sdo_1\:SIGNAL IS 2;
SIGNAL \I2Seight:tx_line_1\ : bit;
SIGNAL Net_721_0 : bit;
SIGNAL \I2Seight:tx_line_0\ : bit;
SIGNAL \I2Seight:tx_dma0_4\ : bit;
ATTRIBUTE port_state_att of \I2Seight:tx_dma0_4\:SIGNAL IS 2;
SIGNAL \I2Seight:tx_drq0_4\ : bit;
SIGNAL \I2Seight:tx_dma0_3\ : bit;
ATTRIBUTE port_state_att of \I2Seight:tx_dma0_3\:SIGNAL IS 2;
SIGNAL \I2Seight:tx_drq0_3\ : bit;
SIGNAL \I2Seight:tx_dma0_2\ : bit;
ATTRIBUTE port_state_att of \I2Seight:tx_dma0_2\:SIGNAL IS 2;
SIGNAL \I2Seight:tx_drq0_2\ : bit;
SIGNAL \I2Seight:tx_dma0_1\ : bit;
ATTRIBUTE port_state_att of \I2Seight:tx_dma0_1\:SIGNAL IS 2;
SIGNAL \I2Seight:tx_drq0_1\ : bit;
SIGNAL Net_722_0 : bit;
SIGNAL \I2Seight:tx_drq0_0\ : bit;
SIGNAL \I2Seight:tx_dma1_4\ : bit;
ATTRIBUTE port_state_att of \I2Seight:tx_dma1_4\:SIGNAL IS 2;
SIGNAL \I2Seight:tx_drq1_4\ : bit;
SIGNAL \I2Seight:tx_dma1_3\ : bit;
ATTRIBUTE port_state_att of \I2Seight:tx_dma1_3\:SIGNAL IS 2;
SIGNAL \I2Seight:tx_drq1_3\ : bit;
SIGNAL \I2Seight:tx_dma1_2\ : bit;
ATTRIBUTE port_state_att of \I2Seight:tx_dma1_2\:SIGNAL IS 2;
SIGNAL \I2Seight:tx_drq1_2\ : bit;
SIGNAL \I2Seight:tx_dma1_1\ : bit;
ATTRIBUTE port_state_att of \I2Seight:tx_dma1_1\:SIGNAL IS 2;
SIGNAL \I2Seight:tx_drq1_1\ : bit;
SIGNAL Net_723_0 : bit;
SIGNAL \I2Seight:tx_drq1_0\ : bit;
SIGNAL Net_726 : bit;
SIGNAL tmpOE__I2S_eight_ws_net_0 : bit;
SIGNAL tmpFB_0__I2S_eight_ws_net_0 : bit;
SIGNAL tmpIO_0__I2S_eight_ws_net_0 : bit;
TERMINAL tmpSIOVREF__I2S_eight_ws_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I2S_eight_ws_net_0 : bit;
SIGNAL tmpOE__I2S_SDI_five_net_0 : bit;
SIGNAL tmpIO_0__I2S_SDI_five_net_0 : bit;
TERMINAL tmpSIOVREF__I2S_SDI_five_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I2S_SDI_five_net_0 : bit;
SIGNAL tmpOE__I2S_SDI_seven_net_0 : bit;
SIGNAL tmpIO_0__I2S_SDI_seven_net_0 : bit;
TERMINAL tmpSIOVREF__I2S_SDI_seven_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I2S_SDI_seven_net_0 : bit;
SIGNAL tmpOE__I2S_SDI_eight_net_0 : bit;
SIGNAL tmpIO_0__I2S_SDI_eight_net_0 : bit;
TERMINAL tmpSIOVREF__I2S_SDI_eight_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I2S_SDI_eight_net_0 : bit;
SIGNAL Net_749 : bit;
SIGNAL Net_268D : bit;
SIGNAL \I2Sthree:bI2S:reset\\D\ : bit;
SIGNAL \I2Sthree:bI2S:channel\\D\ : bit;
SIGNAL \I2Sthree:bI2S:rx_f0_load\\D\ : bit;
SIGNAL \I2Sthree:bI2S:rx_state_2\\D\ : bit;
SIGNAL \I2Sthree:bI2S:rx_state_1\\D\ : bit;
SIGNAL \I2Sthree:bI2S:rx_state_0\\D\ : bit;
SIGNAL \I2Sthree:bI2S:rx_f1_load\\D\ : bit;
SIGNAL \I2Sthree:bI2S:rx_overflow_sticky\\D\ : bit;
SIGNAL \I2Sthree:bI2S:rxenable\\D\ : bit;
SIGNAL \I2Sthree:bI2S:rx_int_reg\\D\ : bit;
SIGNAL \I2Sthree:bI2S:rx_data_in_0\\D\ : bit;
SIGNAL Net_263D : bit;
SIGNAL \SPIM:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:state_2\\D\ : bit;
SIGNAL \SPIM:BSPIM:state_1\\D\ : bit;
SIGNAL \SPIM:BSPIM:state_0\\D\ : bit;
SIGNAL \SPIM:BSPIM:mosi_hs_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:load_cond\\D\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:ld_ident\\D\ : bit;
SIGNAL \SPIM:BSPIM:cnt_enable\\D\ : bit;
SIGNAL \I2Sone:bI2S:reset\\D\ : bit;
SIGNAL \I2Sone:bI2S:channel\\D\ : bit;
SIGNAL \I2Sone:bI2S:rx_f0_load\\D\ : bit;
SIGNAL \I2Sone:bI2S:rx_state_2\\D\ : bit;
SIGNAL \I2Sone:bI2S:rx_state_1\\D\ : bit;
SIGNAL \I2Sone:bI2S:rx_state_0\\D\ : bit;
SIGNAL \I2Sone:bI2S:rx_f1_load\\D\ : bit;
SIGNAL \I2Sone:bI2S:rx_overflow_sticky\\D\ : bit;
SIGNAL \I2Sone:bI2S:rxenable\\D\ : bit;
SIGNAL \I2Sone:bI2S:rx_int_reg\\D\ : bit;
SIGNAL \I2Sone:bI2S:rx_data_in_0\\D\ : bit;
SIGNAL \I2Stwo:bI2S:reset\\D\ : bit;
SIGNAL \I2Stwo:bI2S:channel\\D\ : bit;
SIGNAL \I2Stwo:bI2S:rx_f0_load\\D\ : bit;
SIGNAL \I2Stwo:bI2S:rx_state_2\\D\ : bit;
SIGNAL \I2Stwo:bI2S:rx_state_1\\D\ : bit;
SIGNAL \I2Stwo:bI2S:rx_state_0\\D\ : bit;
SIGNAL \I2Stwo:bI2S:rx_f1_load\\D\ : bit;
SIGNAL \I2Stwo:bI2S:rx_overflow_sticky\\D\ : bit;
SIGNAL \I2Stwo:bI2S:rxenable\\D\ : bit;
SIGNAL \I2Stwo:bI2S:rx_int_reg\\D\ : bit;
SIGNAL \I2Stwo:bI2S:rx_data_in_0\\D\ : bit;
SIGNAL \I2Sfour:bI2S:reset\\D\ : bit;
SIGNAL \I2Sfour:bI2S:channel\\D\ : bit;
SIGNAL \I2Sfour:bI2S:rx_f0_load\\D\ : bit;
SIGNAL \I2Sfour:bI2S:rx_state_2\\D\ : bit;
SIGNAL \I2Sfour:bI2S:rx_state_1\\D\ : bit;
SIGNAL \I2Sfour:bI2S:rx_state_0\\D\ : bit;
SIGNAL \I2Sfour:bI2S:rx_f1_load\\D\ : bit;
SIGNAL \I2Sfour:bI2S:rx_overflow_sticky\\D\ : bit;
SIGNAL \I2Sfour:bI2S:rxenable\\D\ : bit;
SIGNAL \I2Sfour:bI2S:rx_int_reg\\D\ : bit;
SIGNAL \I2Sfour:bI2S:rx_data_in_0\\D\ : bit;
SIGNAL \I2Ssix:bI2S:reset\\D\ : bit;
SIGNAL \I2Ssix:bI2S:channel\\D\ : bit;
SIGNAL \I2Ssix:bI2S:rx_f0_load\\D\ : bit;
SIGNAL \I2Ssix:bI2S:rx_state_2\\D\ : bit;
SIGNAL \I2Ssix:bI2S:rx_state_1\\D\ : bit;
SIGNAL \I2Ssix:bI2S:rx_state_0\\D\ : bit;
SIGNAL \I2Ssix:bI2S:rx_f1_load\\D\ : bit;
SIGNAL \I2Ssix:bI2S:rx_overflow_sticky\\D\ : bit;
SIGNAL \I2Ssix:bI2S:rxenable\\D\ : bit;
SIGNAL \I2Ssix:bI2S:rx_int_reg\\D\ : bit;
SIGNAL \I2Ssix:bI2S:rx_data_in_0\\D\ : bit;
SIGNAL \I2Sfive:bI2S:reset\\D\ : bit;
SIGNAL \I2Sfive:bI2S:channel\\D\ : bit;
SIGNAL \I2Sfive:bI2S:rx_f0_load\\D\ : bit;
SIGNAL \I2Sfive:bI2S:rx_state_2\\D\ : bit;
SIGNAL \I2Sfive:bI2S:rx_state_1\\D\ : bit;
SIGNAL \I2Sfive:bI2S:rx_state_0\\D\ : bit;
SIGNAL \I2Sfive:bI2S:rx_f1_load\\D\ : bit;
SIGNAL \I2Sfive:bI2S:rx_overflow_sticky\\D\ : bit;
SIGNAL \I2Sfive:bI2S:rxenable\\D\ : bit;
SIGNAL \I2Sfive:bI2S:rx_int_reg\\D\ : bit;
SIGNAL \I2Sfive:bI2S:rx_data_in_0\\D\ : bit;
SIGNAL \I2Sseven:bI2S:reset\\D\ : bit;
SIGNAL \I2Sseven:bI2S:channel\\D\ : bit;
SIGNAL \I2Sseven:bI2S:rx_f0_load\\D\ : bit;
SIGNAL \I2Sseven:bI2S:rx_state_2\\D\ : bit;
SIGNAL \I2Sseven:bI2S:rx_state_1\\D\ : bit;
SIGNAL \I2Sseven:bI2S:rx_state_0\\D\ : bit;
SIGNAL \I2Sseven:bI2S:rx_f1_load\\D\ : bit;
SIGNAL \I2Sseven:bI2S:rx_overflow_sticky\\D\ : bit;
SIGNAL \I2Sseven:bI2S:rxenable\\D\ : bit;
SIGNAL \I2Sseven:bI2S:rx_int_reg\\D\ : bit;
SIGNAL \I2Sseven:bI2S:rx_data_in_0\\D\ : bit;
SIGNAL \I2Seight:bI2S:reset\\D\ : bit;
SIGNAL \I2Seight:bI2S:channel\\D\ : bit;
SIGNAL \I2Seight:bI2S:rx_f0_load\\D\ : bit;
SIGNAL \I2Seight:bI2S:rx_state_2\\D\ : bit;
SIGNAL \I2Seight:bI2S:rx_state_1\\D\ : bit;
SIGNAL \I2Seight:bI2S:rx_state_0\\D\ : bit;
SIGNAL \I2Seight:bI2S:rx_f1_load\\D\ : bit;
SIGNAL \I2Seight:bI2S:rx_overflow_sticky\\D\ : bit;
SIGNAL \I2Seight:bI2S:rxenable\\D\ : bit;
SIGNAL \I2Seight:bI2S:rx_int_reg\\D\ : bit;
SIGNAL \I2Seight:bI2S:rx_data_in_0\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__I2S_SDI_three_net_0 <=  ('1') ;

\I2Sthree:bI2S:reset\\D\ <= (not \I2Sthree:bI2S:ctrl_reg_out_2\);

\I2Sthree:bI2S:channel\\D\ <= ((not \I2Sthree:bI2S:reset\ and not \I2Sthree:bI2S:count_6\));

\I2Sthree:bI2S:rx_f0_load\\D\ <= ((not \I2Sthree:bI2S:rx_state_1\ and \I2Sthree:bI2S:rx_state_2\ and \I2Sthree:bI2S:rx_state_0\)
	OR (not \I2Sthree:bI2S:rx_state_0\ and \I2Sthree:bI2S:rx_state_1\));

\I2Sthree:bI2S:rx_overflow_sticky\\D\ <= ((\I2Sthree:bI2S:ctrl_reg_out_1\ and \I2Sthree:bI2S:rx_f0_load\ and \I2Sthree:bI2S:rx_f0_full_0\)
	OR (\I2Sthree:bI2S:ctrl_reg_out_1\ and \I2Sthree:bI2S:rx_overflow_sticky\));

\I2Sthree:bI2S:rxenable\\D\ <= ((not \I2Sthree:bI2S:count_1\ and not \I2Sthree:bI2S:rx_overflow_sticky\ and \I2Sthree:bI2S:ctrl_reg_out_1\ and \I2Sthree:bI2S:count_6\ and \I2Sthree:bI2S:count_5\ and \I2Sthree:bI2S:count_4\ and \I2Sthree:bI2S:count_3\ and \I2Sthree:bI2S:count_2\ and \I2Sthree:bI2S:count_0\)
	OR (not \I2Sthree:bI2S:count_1\ and not \I2Sthree:bI2S:count_0\ and not \I2Sthree:bI2S:rx_overflow_sticky\ and \I2Sthree:bI2S:count_6\ and \I2Sthree:bI2S:count_5\ and \I2Sthree:bI2S:count_4\ and \I2Sthree:bI2S:count_3\ and \I2Sthree:bI2S:count_2\ and \I2Sthree:bI2S:rxenable\)
	OR (not \I2Sthree:bI2S:rx_overflow_sticky\ and \I2Sthree:bI2S:ctrl_reg_out_2\ and \I2Sthree:bI2S:count_1\ and \I2Sthree:bI2S:rxenable\)
	OR (not \I2Sthree:bI2S:count_2\ and not \I2Sthree:bI2S:rx_overflow_sticky\ and \I2Sthree:bI2S:ctrl_reg_out_2\ and \I2Sthree:bI2S:rxenable\)
	OR (not \I2Sthree:bI2S:count_3\ and not \I2Sthree:bI2S:rx_overflow_sticky\ and \I2Sthree:bI2S:ctrl_reg_out_2\ and \I2Sthree:bI2S:rxenable\)
	OR (not \I2Sthree:bI2S:count_4\ and not \I2Sthree:bI2S:rx_overflow_sticky\ and \I2Sthree:bI2S:ctrl_reg_out_2\ and \I2Sthree:bI2S:rxenable\)
	OR (not \I2Sthree:bI2S:count_5\ and not \I2Sthree:bI2S:rx_overflow_sticky\ and \I2Sthree:bI2S:ctrl_reg_out_2\ and \I2Sthree:bI2S:rxenable\)
	OR (not \I2Sthree:bI2S:count_6\ and not \I2Sthree:bI2S:rx_overflow_sticky\ and \I2Sthree:bI2S:ctrl_reg_out_2\ and \I2Sthree:bI2S:rxenable\));

\I2Sthree:bI2S:rx_state_2\\D\ <= ((not \I2Sthree:bI2S:rx_state_1\ and \I2Sthree:bI2S:rx_state_2\ and \I2Sthree:bI2S:rx_state_0\ and \I2Sthree:bI2S:rxenable\));

\I2Sthree:bI2S:rx_state_1\\D\ <= ((not \I2Sthree:bI2S:count_6\ and not \I2Sthree:bI2S:count_1\ and not \I2Sthree:bI2S:rx_state_2\ and not \I2Sthree:bI2S:rx_state_1\ and not \I2Sthree:bI2S:rx_state_0\ and \I2Sthree:bI2S:count_5\ and \I2Sthree:bI2S:count_4\ and \I2Sthree:bI2S:count_3\ and \I2Sthree:bI2S:count_2\ and \I2Sthree:bI2S:rxenable\)
	OR (not \I2Sthree:bI2S:count_4\ and not \I2Sthree:bI2S:count_1\ and not \I2Sthree:bI2S:rx_state_2\ and not \I2Sthree:bI2S:rx_state_1\ and not \I2Sthree:bI2S:rx_state_0\ and \I2Sthree:bI2S:count_6\ and \I2Sthree:bI2S:count_3\ and \I2Sthree:bI2S:count_2\ and \I2Sthree:bI2S:rxenable\)
	OR (not \I2Sthree:bI2S:count_5\ and not \I2Sthree:bI2S:count_1\ and not \I2Sthree:bI2S:rx_state_2\ and not \I2Sthree:bI2S:rx_state_1\ and not \I2Sthree:bI2S:rx_state_0\ and \I2Sthree:bI2S:count_6\ and \I2Sthree:bI2S:count_3\ and \I2Sthree:bI2S:count_2\ and \I2Sthree:bI2S:rxenable\)
	OR (not \I2Sthree:bI2S:rx_state_1\ and \I2Sthree:bI2S:rx_state_2\ and \I2Sthree:bI2S:rx_state_0\ and \I2Sthree:bI2S:rxenable\));

\I2Sthree:bI2S:rx_state_0\\D\ <= ((not \I2Sthree:bI2S:rx_state_2\ and not \I2Sthree:bI2S:rx_state_1\ and not \I2Sthree:bI2S:rx_state_0\ and \I2Sthree:bI2S:count_6\ and \I2Sthree:bI2S:count_5\ and \I2Sthree:bI2S:count_4\)
	OR (not \I2Sthree:bI2S:count_6\ and not \I2Sthree:bI2S:count_4\ and not \I2Sthree:bI2S:rx_state_2\ and not \I2Sthree:bI2S:rx_state_1\ and not \I2Sthree:bI2S:rx_state_0\)
	OR (not \I2Sthree:bI2S:count_6\ and not \I2Sthree:bI2S:count_5\ and not \I2Sthree:bI2S:rx_state_2\ and not \I2Sthree:bI2S:rx_state_1\ and not \I2Sthree:bI2S:rx_state_0\)
	OR (not \I2Sthree:bI2S:rx_state_0\ and \I2Sthree:bI2S:rx_state_2\ and \I2Sthree:bI2S:rx_state_1\)
	OR (not \I2Sthree:bI2S:rx_state_2\ and not \I2Sthree:bI2S:rx_state_1\ and not \I2Sthree:bI2S:rx_state_0\ and \I2Sthree:bI2S:count_1\)
	OR (not \I2Sthree:bI2S:count_2\ and not \I2Sthree:bI2S:rx_state_2\ and not \I2Sthree:bI2S:rx_state_1\ and not \I2Sthree:bI2S:rx_state_0\)
	OR (not \I2Sthree:bI2S:count_3\ and not \I2Sthree:bI2S:rx_state_2\ and not \I2Sthree:bI2S:rx_state_1\ and not \I2Sthree:bI2S:rx_state_0\)
	OR not \I2Sthree:bI2S:rxenable\);

\I2Sthree:bI2S:rx_overflow_0\ <= ((\I2Sthree:bI2S:rx_f0_load\ and \I2Sthree:bI2S:rx_f0_full_0\));

\I2Sthree:bI2S:rx_data_in_0\\D\ <= ((not \I2Sthree:bI2S:count_0\ and Net_620)
	OR (\I2Sthree:bI2S:count_0\ and \I2Sthree:bI2S:rx_data_in_0\));

\SPIM:BSPIM:load_rx_data\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\));

Net_23 <= ((not Net_268 and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:mosi_hs_reg\)
	OR (not Net_268 and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_hs_reg\)
	OR (not Net_268 and not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:mosi_hs_reg\));

\SPIM:BSPIM:load_cond\\D\ <= ((not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\)
	OR (\SPIM:BSPIM:count_0\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_1\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_2\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_3\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_4\ and \SPIM:BSPIM:load_cond\));

\SPIM:BSPIM:tx_status_0\ <= ((not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\));

\SPIM:BSPIM:tx_status_4\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\));

\SPIM:BSPIM:rx_status_6\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\ and \SPIM:BSPIM:rx_status_4\));

\SPIM:BSPIM:state_2\\D\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_0\ and not \SPIM:BSPIM:ld_ident\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_1\)
	OR (not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_0\ and not \SPIM:BSPIM:tx_status_1\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_2\ and \SPIM:BSPIM:count_1\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\)
	OR (\SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\));

\SPIM:BSPIM:state_1\\D\ <= ((not \SPIM:BSPIM:count_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:ld_ident\)
	OR (\SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_2\ and \SPIM:BSPIM:tx_status_1\)
	OR (\SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_4\)
	OR (\SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_3\)
	OR (not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:state_1\)
	OR (\SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\)
	OR (not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\)
	OR (\SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\));

\SPIM:BSPIM:state_0\\D\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_0\ and not \SPIM:BSPIM:ld_ident\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_1\)
	OR (not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:tx_status_1\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\)
	OR (not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\));

Net_268D <= ((not \SPIM:BSPIM:state_0\ and Net_268)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\)
	OR (Net_268 and \SPIM:BSPIM:state_1\));

\SPIM:BSPIM:cnt_enable\\D\ <= ((not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\)
	OR (not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:cnt_enable\)
	OR (\SPIM:BSPIM:state_1\ and \SPIM:BSPIM:cnt_enable\));

\SPIM:BSPIM:mosi_pre_reg\\D\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and not \SPIM:BSPIM:count_0\ and not \SPIM:BSPIM:ld_ident\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:mosi_from_dp\)
	OR (not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_0\ and \SPIM:BSPIM:mosi_pre_reg\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\ and \SPIM:BSPIM:count_1\)
	OR (not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:mosi_from_dp\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:count_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\ and \SPIM:BSPIM:count_2\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\ and \SPIM:BSPIM:count_3\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\ and \SPIM:BSPIM:count_4\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:mosi_pre_reg\ and \SPIM:BSPIM:ld_ident\)
	OR (not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_pre_reg\)
	OR (\SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:mosi_from_dp\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_0\ and \SPIM:BSPIM:mosi_pre_reg\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_2\ and \SPIM:BSPIM:mosi_pre_reg\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_3\ and \SPIM:BSPIM:mosi_pre_reg\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_4\ and \SPIM:BSPIM:mosi_pre_reg\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:mosi_pre_reg\));

Net_263D <= ((Net_263 and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\)
	OR (not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\)
	OR (not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\));

\SPIM:BSPIM:mosi_hs_reg\\D\ <= ((not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:mosi_from_dp_reg\)
	OR (\SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:mosi_from_dp\)
	OR (not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:mosi_hs_reg\)
	OR (not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_hs_reg\));

\SPIM:BSPIM:ld_ident\\D\ <= ((not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\)
	OR (not \SPIM:BSPIM:count_0\ and \SPIM:BSPIM:ld_ident\)
	OR (\SPIM:BSPIM:count_1\ and \SPIM:BSPIM:ld_ident\)
	OR (\SPIM:BSPIM:count_2\ and \SPIM:BSPIM:ld_ident\)
	OR (\SPIM:BSPIM:count_3\ and \SPIM:BSPIM:ld_ident\)
	OR (\SPIM:BSPIM:count_4\ and \SPIM:BSPIM:ld_ident\)
	OR (\SPIM:BSPIM:state_0\ and \SPIM:BSPIM:ld_ident\)
	OR (not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:ld_ident\)
	OR (\SPIM:BSPIM:state_2\ and \SPIM:BSPIM:ld_ident\));

\I2Sone:bI2S:reset\\D\ <= (not \I2Sone:bI2S:ctrl_reg_out_2\);

\I2Sone:bI2S:channel\\D\ <= ((not \I2Sone:bI2S:reset\ and not \I2Sone:bI2S:count_6\));

\I2Sone:bI2S:rx_f0_load\\D\ <= ((not \I2Sone:bI2S:rx_state_1\ and \I2Sone:bI2S:rx_state_2\ and \I2Sone:bI2S:rx_state_0\)
	OR (not \I2Sone:bI2S:rx_state_0\ and \I2Sone:bI2S:rx_state_1\));

\I2Sone:bI2S:rx_overflow_sticky\\D\ <= ((\I2Sone:bI2S:ctrl_reg_out_1\ and \I2Sone:bI2S:rx_f0_load\ and \I2Sone:bI2S:rx_f0_full_0\)
	OR (\I2Sone:bI2S:ctrl_reg_out_1\ and \I2Sone:bI2S:rx_overflow_sticky\));

\I2Sone:bI2S:rxenable\\D\ <= ((not \I2Sone:bI2S:count_1\ and not \I2Sone:bI2S:rx_overflow_sticky\ and \I2Sone:bI2S:ctrl_reg_out_1\ and \I2Sone:bI2S:count_6\ and \I2Sone:bI2S:count_5\ and \I2Sone:bI2S:count_4\ and \I2Sone:bI2S:count_3\ and \I2Sone:bI2S:count_2\ and Net_639)
	OR (not \I2Sone:bI2S:count_1\ and not Net_639 and not \I2Sone:bI2S:rx_overflow_sticky\ and \I2Sone:bI2S:count_6\ and \I2Sone:bI2S:count_5\ and \I2Sone:bI2S:count_4\ and \I2Sone:bI2S:count_3\ and \I2Sone:bI2S:count_2\ and \I2Sone:bI2S:rxenable\)
	OR (not \I2Sone:bI2S:rx_overflow_sticky\ and \I2Sone:bI2S:ctrl_reg_out_2\ and \I2Sone:bI2S:count_1\ and \I2Sone:bI2S:rxenable\)
	OR (not \I2Sone:bI2S:count_2\ and not \I2Sone:bI2S:rx_overflow_sticky\ and \I2Sone:bI2S:ctrl_reg_out_2\ and \I2Sone:bI2S:rxenable\)
	OR (not \I2Sone:bI2S:count_3\ and not \I2Sone:bI2S:rx_overflow_sticky\ and \I2Sone:bI2S:ctrl_reg_out_2\ and \I2Sone:bI2S:rxenable\)
	OR (not \I2Sone:bI2S:count_4\ and not \I2Sone:bI2S:rx_overflow_sticky\ and \I2Sone:bI2S:ctrl_reg_out_2\ and \I2Sone:bI2S:rxenable\)
	OR (not \I2Sone:bI2S:count_5\ and not \I2Sone:bI2S:rx_overflow_sticky\ and \I2Sone:bI2S:ctrl_reg_out_2\ and \I2Sone:bI2S:rxenable\)
	OR (not \I2Sone:bI2S:count_6\ and not \I2Sone:bI2S:rx_overflow_sticky\ and \I2Sone:bI2S:ctrl_reg_out_2\ and \I2Sone:bI2S:rxenable\));

\I2Sone:bI2S:rx_state_2\\D\ <= ((not \I2Sone:bI2S:rx_state_1\ and \I2Sone:bI2S:rx_state_2\ and \I2Sone:bI2S:rx_state_0\ and \I2Sone:bI2S:rxenable\));

\I2Sone:bI2S:rx_state_1\\D\ <= ((not \I2Sone:bI2S:count_6\ and not \I2Sone:bI2S:count_1\ and not \I2Sone:bI2S:rx_state_2\ and not \I2Sone:bI2S:rx_state_1\ and not \I2Sone:bI2S:rx_state_0\ and \I2Sone:bI2S:count_5\ and \I2Sone:bI2S:count_4\ and \I2Sone:bI2S:count_3\ and \I2Sone:bI2S:count_2\ and \I2Sone:bI2S:rxenable\)
	OR (not \I2Sone:bI2S:count_4\ and not \I2Sone:bI2S:count_1\ and not \I2Sone:bI2S:rx_state_2\ and not \I2Sone:bI2S:rx_state_1\ and not \I2Sone:bI2S:rx_state_0\ and \I2Sone:bI2S:count_6\ and \I2Sone:bI2S:count_3\ and \I2Sone:bI2S:count_2\ and \I2Sone:bI2S:rxenable\)
	OR (not \I2Sone:bI2S:count_5\ and not \I2Sone:bI2S:count_1\ and not \I2Sone:bI2S:rx_state_2\ and not \I2Sone:bI2S:rx_state_1\ and not \I2Sone:bI2S:rx_state_0\ and \I2Sone:bI2S:count_6\ and \I2Sone:bI2S:count_3\ and \I2Sone:bI2S:count_2\ and \I2Sone:bI2S:rxenable\)
	OR (not \I2Sone:bI2S:rx_state_1\ and \I2Sone:bI2S:rx_state_2\ and \I2Sone:bI2S:rx_state_0\ and \I2Sone:bI2S:rxenable\));

\I2Sone:bI2S:rx_state_0\\D\ <= ((not \I2Sone:bI2S:rx_state_2\ and not \I2Sone:bI2S:rx_state_1\ and not \I2Sone:bI2S:rx_state_0\ and \I2Sone:bI2S:count_6\ and \I2Sone:bI2S:count_5\ and \I2Sone:bI2S:count_4\)
	OR (not \I2Sone:bI2S:count_6\ and not \I2Sone:bI2S:count_4\ and not \I2Sone:bI2S:rx_state_2\ and not \I2Sone:bI2S:rx_state_1\ and not \I2Sone:bI2S:rx_state_0\)
	OR (not \I2Sone:bI2S:count_6\ and not \I2Sone:bI2S:count_5\ and not \I2Sone:bI2S:rx_state_2\ and not \I2Sone:bI2S:rx_state_1\ and not \I2Sone:bI2S:rx_state_0\)
	OR (not \I2Sone:bI2S:rx_state_0\ and \I2Sone:bI2S:rx_state_2\ and \I2Sone:bI2S:rx_state_1\)
	OR (not \I2Sone:bI2S:rx_state_2\ and not \I2Sone:bI2S:rx_state_1\ and not \I2Sone:bI2S:rx_state_0\ and \I2Sone:bI2S:count_1\)
	OR (not \I2Sone:bI2S:count_2\ and not \I2Sone:bI2S:rx_state_2\ and not \I2Sone:bI2S:rx_state_1\ and not \I2Sone:bI2S:rx_state_0\)
	OR (not \I2Sone:bI2S:count_3\ and not \I2Sone:bI2S:rx_state_2\ and not \I2Sone:bI2S:rx_state_1\ and not \I2Sone:bI2S:rx_state_0\)
	OR not \I2Sone:bI2S:rxenable\);

\I2Sone:bI2S:rx_overflow_0\ <= ((\I2Sone:bI2S:rx_f0_load\ and \I2Sone:bI2S:rx_f0_full_0\));

\I2Sone:bI2S:rx_data_in_0\\D\ <= ((not Net_639 and Net_563)
	OR (Net_639 and \I2Sone:bI2S:rx_data_in_0\));

\I2Stwo:bI2S:reset\\D\ <= (not \I2Stwo:bI2S:ctrl_reg_out_2\);

\I2Stwo:bI2S:channel\\D\ <= ((not \I2Stwo:bI2S:reset\ and not \I2Stwo:bI2S:count_6\));

\I2Stwo:bI2S:rx_f0_load\\D\ <= ((not \I2Stwo:bI2S:rx_state_1\ and \I2Stwo:bI2S:rx_state_2\ and \I2Stwo:bI2S:rx_state_0\)
	OR (not \I2Stwo:bI2S:rx_state_0\ and \I2Stwo:bI2S:rx_state_1\));

\I2Stwo:bI2S:rx_overflow_sticky\\D\ <= ((\I2Stwo:bI2S:ctrl_reg_out_1\ and \I2Stwo:bI2S:rx_f0_load\ and \I2Stwo:bI2S:rx_f0_full_0\)
	OR (\I2Stwo:bI2S:ctrl_reg_out_1\ and \I2Stwo:bI2S:rx_overflow_sticky\));

\I2Stwo:bI2S:rxenable\\D\ <= ((not \I2Stwo:bI2S:count_1\ and not \I2Stwo:bI2S:rx_overflow_sticky\ and \I2Stwo:bI2S:ctrl_reg_out_1\ and \I2Stwo:bI2S:count_6\ and \I2Stwo:bI2S:count_5\ and \I2Stwo:bI2S:count_4\ and \I2Stwo:bI2S:count_3\ and \I2Stwo:bI2S:count_2\ and \I2Stwo:bI2S:count_0\)
	OR (not \I2Stwo:bI2S:count_1\ and not \I2Stwo:bI2S:count_0\ and not \I2Stwo:bI2S:rx_overflow_sticky\ and \I2Stwo:bI2S:count_6\ and \I2Stwo:bI2S:count_5\ and \I2Stwo:bI2S:count_4\ and \I2Stwo:bI2S:count_3\ and \I2Stwo:bI2S:count_2\ and \I2Stwo:bI2S:rxenable\)
	OR (not \I2Stwo:bI2S:rx_overflow_sticky\ and \I2Stwo:bI2S:ctrl_reg_out_2\ and \I2Stwo:bI2S:count_1\ and \I2Stwo:bI2S:rxenable\)
	OR (not \I2Stwo:bI2S:count_2\ and not \I2Stwo:bI2S:rx_overflow_sticky\ and \I2Stwo:bI2S:ctrl_reg_out_2\ and \I2Stwo:bI2S:rxenable\)
	OR (not \I2Stwo:bI2S:count_3\ and not \I2Stwo:bI2S:rx_overflow_sticky\ and \I2Stwo:bI2S:ctrl_reg_out_2\ and \I2Stwo:bI2S:rxenable\)
	OR (not \I2Stwo:bI2S:count_4\ and not \I2Stwo:bI2S:rx_overflow_sticky\ and \I2Stwo:bI2S:ctrl_reg_out_2\ and \I2Stwo:bI2S:rxenable\)
	OR (not \I2Stwo:bI2S:count_5\ and not \I2Stwo:bI2S:rx_overflow_sticky\ and \I2Stwo:bI2S:ctrl_reg_out_2\ and \I2Stwo:bI2S:rxenable\)
	OR (not \I2Stwo:bI2S:count_6\ and not \I2Stwo:bI2S:rx_overflow_sticky\ and \I2Stwo:bI2S:ctrl_reg_out_2\ and \I2Stwo:bI2S:rxenable\));

\I2Stwo:bI2S:rx_state_2\\D\ <= ((not \I2Stwo:bI2S:rx_state_1\ and \I2Stwo:bI2S:rx_state_2\ and \I2Stwo:bI2S:rx_state_0\ and \I2Stwo:bI2S:rxenable\));

\I2Stwo:bI2S:rx_state_1\\D\ <= ((not \I2Stwo:bI2S:count_6\ and not \I2Stwo:bI2S:count_1\ and not \I2Stwo:bI2S:rx_state_2\ and not \I2Stwo:bI2S:rx_state_1\ and not \I2Stwo:bI2S:rx_state_0\ and \I2Stwo:bI2S:count_5\ and \I2Stwo:bI2S:count_4\ and \I2Stwo:bI2S:count_3\ and \I2Stwo:bI2S:count_2\ and \I2Stwo:bI2S:rxenable\)
	OR (not \I2Stwo:bI2S:count_4\ and not \I2Stwo:bI2S:count_1\ and not \I2Stwo:bI2S:rx_state_2\ and not \I2Stwo:bI2S:rx_state_1\ and not \I2Stwo:bI2S:rx_state_0\ and \I2Stwo:bI2S:count_6\ and \I2Stwo:bI2S:count_3\ and \I2Stwo:bI2S:count_2\ and \I2Stwo:bI2S:rxenable\)
	OR (not \I2Stwo:bI2S:count_5\ and not \I2Stwo:bI2S:count_1\ and not \I2Stwo:bI2S:rx_state_2\ and not \I2Stwo:bI2S:rx_state_1\ and not \I2Stwo:bI2S:rx_state_0\ and \I2Stwo:bI2S:count_6\ and \I2Stwo:bI2S:count_3\ and \I2Stwo:bI2S:count_2\ and \I2Stwo:bI2S:rxenable\)
	OR (not \I2Stwo:bI2S:rx_state_1\ and \I2Stwo:bI2S:rx_state_2\ and \I2Stwo:bI2S:rx_state_0\ and \I2Stwo:bI2S:rxenable\));

\I2Stwo:bI2S:rx_state_0\\D\ <= ((not \I2Stwo:bI2S:rx_state_2\ and not \I2Stwo:bI2S:rx_state_1\ and not \I2Stwo:bI2S:rx_state_0\ and \I2Stwo:bI2S:count_6\ and \I2Stwo:bI2S:count_5\ and \I2Stwo:bI2S:count_4\)
	OR (not \I2Stwo:bI2S:count_6\ and not \I2Stwo:bI2S:count_4\ and not \I2Stwo:bI2S:rx_state_2\ and not \I2Stwo:bI2S:rx_state_1\ and not \I2Stwo:bI2S:rx_state_0\)
	OR (not \I2Stwo:bI2S:count_6\ and not \I2Stwo:bI2S:count_5\ and not \I2Stwo:bI2S:rx_state_2\ and not \I2Stwo:bI2S:rx_state_1\ and not \I2Stwo:bI2S:rx_state_0\)
	OR (not \I2Stwo:bI2S:rx_state_0\ and \I2Stwo:bI2S:rx_state_2\ and \I2Stwo:bI2S:rx_state_1\)
	OR (not \I2Stwo:bI2S:rx_state_2\ and not \I2Stwo:bI2S:rx_state_1\ and not \I2Stwo:bI2S:rx_state_0\ and \I2Stwo:bI2S:count_1\)
	OR (not \I2Stwo:bI2S:count_2\ and not \I2Stwo:bI2S:rx_state_2\ and not \I2Stwo:bI2S:rx_state_1\ and not \I2Stwo:bI2S:rx_state_0\)
	OR (not \I2Stwo:bI2S:count_3\ and not \I2Stwo:bI2S:rx_state_2\ and not \I2Stwo:bI2S:rx_state_1\ and not \I2Stwo:bI2S:rx_state_0\)
	OR not \I2Stwo:bI2S:rxenable\);

\I2Stwo:bI2S:rx_overflow_0\ <= ((\I2Stwo:bI2S:rx_f0_load\ and \I2Stwo:bI2S:rx_f0_full_0\));

\I2Stwo:bI2S:rx_data_in_0\\D\ <= ((not \I2Stwo:bI2S:count_0\ and Net_7)
	OR (\I2Stwo:bI2S:count_0\ and \I2Stwo:bI2S:rx_data_in_0\));

\I2Sfour:bI2S:reset\\D\ <= (not \I2Sfour:bI2S:ctrl_reg_out_2\);

\I2Sfour:bI2S:channel\\D\ <= ((not \I2Sfour:bI2S:reset\ and not \I2Sfour:bI2S:count_6\));

\I2Sfour:bI2S:rx_f0_load\\D\ <= ((not \I2Sfour:bI2S:rx_state_1\ and \I2Sfour:bI2S:rx_state_2\ and \I2Sfour:bI2S:rx_state_0\)
	OR (not \I2Sfour:bI2S:rx_state_0\ and \I2Sfour:bI2S:rx_state_1\));

\I2Sfour:bI2S:rx_overflow_sticky\\D\ <= ((\I2Sfour:bI2S:ctrl_reg_out_1\ and \I2Sfour:bI2S:rx_f0_load\ and \I2Sfour:bI2S:rx_f0_full_0\)
	OR (\I2Sfour:bI2S:ctrl_reg_out_1\ and \I2Sfour:bI2S:rx_overflow_sticky\));

\I2Sfour:bI2S:rxenable\\D\ <= ((not \I2Sfour:bI2S:count_1\ and not \I2Sfour:bI2S:rx_overflow_sticky\ and \I2Sfour:bI2S:ctrl_reg_out_1\ and \I2Sfour:bI2S:count_6\ and \I2Sfour:bI2S:count_5\ and \I2Sfour:bI2S:count_4\ and \I2Sfour:bI2S:count_3\ and \I2Sfour:bI2S:count_2\ and \I2Sfour:bI2S:count_0\)
	OR (not \I2Sfour:bI2S:count_1\ and not \I2Sfour:bI2S:count_0\ and not \I2Sfour:bI2S:rx_overflow_sticky\ and \I2Sfour:bI2S:count_6\ and \I2Sfour:bI2S:count_5\ and \I2Sfour:bI2S:count_4\ and \I2Sfour:bI2S:count_3\ and \I2Sfour:bI2S:count_2\ and \I2Sfour:bI2S:rxenable\)
	OR (not \I2Sfour:bI2S:rx_overflow_sticky\ and \I2Sfour:bI2S:ctrl_reg_out_2\ and \I2Sfour:bI2S:count_1\ and \I2Sfour:bI2S:rxenable\)
	OR (not \I2Sfour:bI2S:count_2\ and not \I2Sfour:bI2S:rx_overflow_sticky\ and \I2Sfour:bI2S:ctrl_reg_out_2\ and \I2Sfour:bI2S:rxenable\)
	OR (not \I2Sfour:bI2S:count_3\ and not \I2Sfour:bI2S:rx_overflow_sticky\ and \I2Sfour:bI2S:ctrl_reg_out_2\ and \I2Sfour:bI2S:rxenable\)
	OR (not \I2Sfour:bI2S:count_4\ and not \I2Sfour:bI2S:rx_overflow_sticky\ and \I2Sfour:bI2S:ctrl_reg_out_2\ and \I2Sfour:bI2S:rxenable\)
	OR (not \I2Sfour:bI2S:count_5\ and not \I2Sfour:bI2S:rx_overflow_sticky\ and \I2Sfour:bI2S:ctrl_reg_out_2\ and \I2Sfour:bI2S:rxenable\)
	OR (not \I2Sfour:bI2S:count_6\ and not \I2Sfour:bI2S:rx_overflow_sticky\ and \I2Sfour:bI2S:ctrl_reg_out_2\ and \I2Sfour:bI2S:rxenable\));

\I2Sfour:bI2S:rx_state_2\\D\ <= ((not \I2Sfour:bI2S:rx_state_1\ and \I2Sfour:bI2S:rx_state_2\ and \I2Sfour:bI2S:rx_state_0\ and \I2Sfour:bI2S:rxenable\));

\I2Sfour:bI2S:rx_state_1\\D\ <= ((not \I2Sfour:bI2S:count_6\ and not \I2Sfour:bI2S:count_1\ and not \I2Sfour:bI2S:rx_state_2\ and not \I2Sfour:bI2S:rx_state_1\ and not \I2Sfour:bI2S:rx_state_0\ and \I2Sfour:bI2S:count_5\ and \I2Sfour:bI2S:count_4\ and \I2Sfour:bI2S:count_3\ and \I2Sfour:bI2S:count_2\ and \I2Sfour:bI2S:rxenable\)
	OR (not \I2Sfour:bI2S:count_4\ and not \I2Sfour:bI2S:count_1\ and not \I2Sfour:bI2S:rx_state_2\ and not \I2Sfour:bI2S:rx_state_1\ and not \I2Sfour:bI2S:rx_state_0\ and \I2Sfour:bI2S:count_6\ and \I2Sfour:bI2S:count_3\ and \I2Sfour:bI2S:count_2\ and \I2Sfour:bI2S:rxenable\)
	OR (not \I2Sfour:bI2S:count_5\ and not \I2Sfour:bI2S:count_1\ and not \I2Sfour:bI2S:rx_state_2\ and not \I2Sfour:bI2S:rx_state_1\ and not \I2Sfour:bI2S:rx_state_0\ and \I2Sfour:bI2S:count_6\ and \I2Sfour:bI2S:count_3\ and \I2Sfour:bI2S:count_2\ and \I2Sfour:bI2S:rxenable\)
	OR (not \I2Sfour:bI2S:rx_state_1\ and \I2Sfour:bI2S:rx_state_2\ and \I2Sfour:bI2S:rx_state_0\ and \I2Sfour:bI2S:rxenable\));

\I2Sfour:bI2S:rx_state_0\\D\ <= ((not \I2Sfour:bI2S:rx_state_2\ and not \I2Sfour:bI2S:rx_state_1\ and not \I2Sfour:bI2S:rx_state_0\ and \I2Sfour:bI2S:count_6\ and \I2Sfour:bI2S:count_5\ and \I2Sfour:bI2S:count_4\)
	OR (not \I2Sfour:bI2S:count_6\ and not \I2Sfour:bI2S:count_4\ and not \I2Sfour:bI2S:rx_state_2\ and not \I2Sfour:bI2S:rx_state_1\ and not \I2Sfour:bI2S:rx_state_0\)
	OR (not \I2Sfour:bI2S:count_6\ and not \I2Sfour:bI2S:count_5\ and not \I2Sfour:bI2S:rx_state_2\ and not \I2Sfour:bI2S:rx_state_1\ and not \I2Sfour:bI2S:rx_state_0\)
	OR (not \I2Sfour:bI2S:rx_state_0\ and \I2Sfour:bI2S:rx_state_2\ and \I2Sfour:bI2S:rx_state_1\)
	OR (not \I2Sfour:bI2S:rx_state_2\ and not \I2Sfour:bI2S:rx_state_1\ and not \I2Sfour:bI2S:rx_state_0\ and \I2Sfour:bI2S:count_1\)
	OR (not \I2Sfour:bI2S:count_2\ and not \I2Sfour:bI2S:rx_state_2\ and not \I2Sfour:bI2S:rx_state_1\ and not \I2Sfour:bI2S:rx_state_0\)
	OR (not \I2Sfour:bI2S:count_3\ and not \I2Sfour:bI2S:rx_state_2\ and not \I2Sfour:bI2S:rx_state_1\ and not \I2Sfour:bI2S:rx_state_0\)
	OR not \I2Sfour:bI2S:rxenable\);

\I2Sfour:bI2S:rx_overflow_0\ <= ((\I2Sfour:bI2S:rx_f0_load\ and \I2Sfour:bI2S:rx_f0_full_0\));

\I2Sfour:bI2S:rx_data_in_0\\D\ <= ((not \I2Sfour:bI2S:count_0\ and Net_663)
	OR (\I2Sfour:bI2S:count_0\ and \I2Sfour:bI2S:rx_data_in_0\));

\I2Ssix:bI2S:reset\\D\ <= (not \I2Ssix:bI2S:ctrl_reg_out_2\);

\I2Ssix:bI2S:channel\\D\ <= ((not \I2Ssix:bI2S:reset\ and not \I2Ssix:bI2S:count_6\));

\I2Ssix:bI2S:rx_f0_load\\D\ <= ((not \I2Ssix:bI2S:rx_state_1\ and \I2Ssix:bI2S:rx_state_2\ and \I2Ssix:bI2S:rx_state_0\)
	OR (not \I2Ssix:bI2S:rx_state_0\ and \I2Ssix:bI2S:rx_state_1\));

\I2Ssix:bI2S:rx_overflow_sticky\\D\ <= ((\I2Ssix:bI2S:ctrl_reg_out_1\ and \I2Ssix:bI2S:rx_f0_load\ and \I2Ssix:bI2S:rx_f0_full_0\)
	OR (\I2Ssix:bI2S:ctrl_reg_out_1\ and \I2Ssix:bI2S:rx_overflow_sticky\));

\I2Ssix:bI2S:rxenable\\D\ <= ((not \I2Ssix:bI2S:count_1\ and not \I2Ssix:bI2S:rx_overflow_sticky\ and \I2Ssix:bI2S:ctrl_reg_out_1\ and \I2Ssix:bI2S:count_6\ and \I2Ssix:bI2S:count_5\ and \I2Ssix:bI2S:count_4\ and \I2Ssix:bI2S:count_3\ and \I2Ssix:bI2S:count_2\ and \I2Ssix:bI2S:count_0\)
	OR (not \I2Ssix:bI2S:count_1\ and not \I2Ssix:bI2S:count_0\ and not \I2Ssix:bI2S:rx_overflow_sticky\ and \I2Ssix:bI2S:count_6\ and \I2Ssix:bI2S:count_5\ and \I2Ssix:bI2S:count_4\ and \I2Ssix:bI2S:count_3\ and \I2Ssix:bI2S:count_2\ and \I2Ssix:bI2S:rxenable\)
	OR (not \I2Ssix:bI2S:rx_overflow_sticky\ and \I2Ssix:bI2S:ctrl_reg_out_2\ and \I2Ssix:bI2S:count_1\ and \I2Ssix:bI2S:rxenable\)
	OR (not \I2Ssix:bI2S:count_2\ and not \I2Ssix:bI2S:rx_overflow_sticky\ and \I2Ssix:bI2S:ctrl_reg_out_2\ and \I2Ssix:bI2S:rxenable\)
	OR (not \I2Ssix:bI2S:count_3\ and not \I2Ssix:bI2S:rx_overflow_sticky\ and \I2Ssix:bI2S:ctrl_reg_out_2\ and \I2Ssix:bI2S:rxenable\)
	OR (not \I2Ssix:bI2S:count_4\ and not \I2Ssix:bI2S:rx_overflow_sticky\ and \I2Ssix:bI2S:ctrl_reg_out_2\ and \I2Ssix:bI2S:rxenable\)
	OR (not \I2Ssix:bI2S:count_5\ and not \I2Ssix:bI2S:rx_overflow_sticky\ and \I2Ssix:bI2S:ctrl_reg_out_2\ and \I2Ssix:bI2S:rxenable\)
	OR (not \I2Ssix:bI2S:count_6\ and not \I2Ssix:bI2S:rx_overflow_sticky\ and \I2Ssix:bI2S:ctrl_reg_out_2\ and \I2Ssix:bI2S:rxenable\));

\I2Ssix:bI2S:rx_state_2\\D\ <= ((not \I2Ssix:bI2S:rx_state_1\ and \I2Ssix:bI2S:rx_state_2\ and \I2Ssix:bI2S:rx_state_0\ and \I2Ssix:bI2S:rxenable\));

\I2Ssix:bI2S:rx_state_1\\D\ <= ((not \I2Ssix:bI2S:count_6\ and not \I2Ssix:bI2S:count_1\ and not \I2Ssix:bI2S:rx_state_2\ and not \I2Ssix:bI2S:rx_state_1\ and not \I2Ssix:bI2S:rx_state_0\ and \I2Ssix:bI2S:count_5\ and \I2Ssix:bI2S:count_4\ and \I2Ssix:bI2S:count_3\ and \I2Ssix:bI2S:count_2\ and \I2Ssix:bI2S:rxenable\)
	OR (not \I2Ssix:bI2S:count_4\ and not \I2Ssix:bI2S:count_1\ and not \I2Ssix:bI2S:rx_state_2\ and not \I2Ssix:bI2S:rx_state_1\ and not \I2Ssix:bI2S:rx_state_0\ and \I2Ssix:bI2S:count_6\ and \I2Ssix:bI2S:count_3\ and \I2Ssix:bI2S:count_2\ and \I2Ssix:bI2S:rxenable\)
	OR (not \I2Ssix:bI2S:count_5\ and not \I2Ssix:bI2S:count_1\ and not \I2Ssix:bI2S:rx_state_2\ and not \I2Ssix:bI2S:rx_state_1\ and not \I2Ssix:bI2S:rx_state_0\ and \I2Ssix:bI2S:count_6\ and \I2Ssix:bI2S:count_3\ and \I2Ssix:bI2S:count_2\ and \I2Ssix:bI2S:rxenable\)
	OR (not \I2Ssix:bI2S:rx_state_1\ and \I2Ssix:bI2S:rx_state_2\ and \I2Ssix:bI2S:rx_state_0\ and \I2Ssix:bI2S:rxenable\));

\I2Ssix:bI2S:rx_state_0\\D\ <= ((not \I2Ssix:bI2S:rx_state_2\ and not \I2Ssix:bI2S:rx_state_1\ and not \I2Ssix:bI2S:rx_state_0\ and \I2Ssix:bI2S:count_6\ and \I2Ssix:bI2S:count_5\ and \I2Ssix:bI2S:count_4\)
	OR (not \I2Ssix:bI2S:count_6\ and not \I2Ssix:bI2S:count_4\ and not \I2Ssix:bI2S:rx_state_2\ and not \I2Ssix:bI2S:rx_state_1\ and not \I2Ssix:bI2S:rx_state_0\)
	OR (not \I2Ssix:bI2S:count_6\ and not \I2Ssix:bI2S:count_5\ and not \I2Ssix:bI2S:rx_state_2\ and not \I2Ssix:bI2S:rx_state_1\ and not \I2Ssix:bI2S:rx_state_0\)
	OR (not \I2Ssix:bI2S:rx_state_0\ and \I2Ssix:bI2S:rx_state_2\ and \I2Ssix:bI2S:rx_state_1\)
	OR (not \I2Ssix:bI2S:rx_state_2\ and not \I2Ssix:bI2S:rx_state_1\ and not \I2Ssix:bI2S:rx_state_0\ and \I2Ssix:bI2S:count_1\)
	OR (not \I2Ssix:bI2S:count_2\ and not \I2Ssix:bI2S:rx_state_2\ and not \I2Ssix:bI2S:rx_state_1\ and not \I2Ssix:bI2S:rx_state_0\)
	OR (not \I2Ssix:bI2S:count_3\ and not \I2Ssix:bI2S:rx_state_2\ and not \I2Ssix:bI2S:rx_state_1\ and not \I2Ssix:bI2S:rx_state_0\)
	OR not \I2Ssix:bI2S:rxenable\);

\I2Ssix:bI2S:rx_overflow_0\ <= ((\I2Ssix:bI2S:rx_f0_load\ and \I2Ssix:bI2S:rx_f0_full_0\));

\I2Ssix:bI2S:rx_data_in_0\\D\ <= ((not \I2Ssix:bI2S:count_0\ and Net_678)
	OR (\I2Ssix:bI2S:count_0\ and \I2Ssix:bI2S:rx_data_in_0\));

\I2Sfive:bI2S:reset\\D\ <= (not \I2Sfive:bI2S:ctrl_reg_out_2\);

\I2Sfive:bI2S:channel\\D\ <= ((not \I2Sfive:bI2S:reset\ and not \I2Sfive:bI2S:count_6\));

\I2Sfive:bI2S:rx_f0_load\\D\ <= ((not \I2Sfive:bI2S:rx_state_1\ and \I2Sfive:bI2S:rx_state_2\ and \I2Sfive:bI2S:rx_state_0\)
	OR (not \I2Sfive:bI2S:rx_state_0\ and \I2Sfive:bI2S:rx_state_1\));

\I2Sfive:bI2S:rx_overflow_sticky\\D\ <= ((\I2Sfive:bI2S:ctrl_reg_out_1\ and \I2Sfive:bI2S:rx_f0_load\ and \I2Sfive:bI2S:rx_f0_full_0\)
	OR (\I2Sfive:bI2S:ctrl_reg_out_1\ and \I2Sfive:bI2S:rx_overflow_sticky\));

\I2Sfive:bI2S:rxenable\\D\ <= ((not \I2Sfive:bI2S:count_1\ and not \I2Sfive:bI2S:rx_overflow_sticky\ and \I2Sfive:bI2S:ctrl_reg_out_1\ and \I2Sfive:bI2S:count_6\ and \I2Sfive:bI2S:count_5\ and \I2Sfive:bI2S:count_4\ and \I2Sfive:bI2S:count_3\ and \I2Sfive:bI2S:count_2\ and \I2Sfive:bI2S:count_0\)
	OR (not \I2Sfive:bI2S:count_1\ and not \I2Sfive:bI2S:count_0\ and not \I2Sfive:bI2S:rx_overflow_sticky\ and \I2Sfive:bI2S:count_6\ and \I2Sfive:bI2S:count_5\ and \I2Sfive:bI2S:count_4\ and \I2Sfive:bI2S:count_3\ and \I2Sfive:bI2S:count_2\ and \I2Sfive:bI2S:rxenable\)
	OR (not \I2Sfive:bI2S:rx_overflow_sticky\ and \I2Sfive:bI2S:ctrl_reg_out_2\ and \I2Sfive:bI2S:count_1\ and \I2Sfive:bI2S:rxenable\)
	OR (not \I2Sfive:bI2S:count_2\ and not \I2Sfive:bI2S:rx_overflow_sticky\ and \I2Sfive:bI2S:ctrl_reg_out_2\ and \I2Sfive:bI2S:rxenable\)
	OR (not \I2Sfive:bI2S:count_3\ and not \I2Sfive:bI2S:rx_overflow_sticky\ and \I2Sfive:bI2S:ctrl_reg_out_2\ and \I2Sfive:bI2S:rxenable\)
	OR (not \I2Sfive:bI2S:count_4\ and not \I2Sfive:bI2S:rx_overflow_sticky\ and \I2Sfive:bI2S:ctrl_reg_out_2\ and \I2Sfive:bI2S:rxenable\)
	OR (not \I2Sfive:bI2S:count_5\ and not \I2Sfive:bI2S:rx_overflow_sticky\ and \I2Sfive:bI2S:ctrl_reg_out_2\ and \I2Sfive:bI2S:rxenable\)
	OR (not \I2Sfive:bI2S:count_6\ and not \I2Sfive:bI2S:rx_overflow_sticky\ and \I2Sfive:bI2S:ctrl_reg_out_2\ and \I2Sfive:bI2S:rxenable\));

\I2Sfive:bI2S:rx_state_2\\D\ <= ((not \I2Sfive:bI2S:rx_state_1\ and \I2Sfive:bI2S:rx_state_2\ and \I2Sfive:bI2S:rx_state_0\ and \I2Sfive:bI2S:rxenable\));

\I2Sfive:bI2S:rx_state_1\\D\ <= ((not \I2Sfive:bI2S:count_6\ and not \I2Sfive:bI2S:count_1\ and not \I2Sfive:bI2S:rx_state_2\ and not \I2Sfive:bI2S:rx_state_1\ and not \I2Sfive:bI2S:rx_state_0\ and \I2Sfive:bI2S:count_5\ and \I2Sfive:bI2S:count_4\ and \I2Sfive:bI2S:count_3\ and \I2Sfive:bI2S:count_2\ and \I2Sfive:bI2S:rxenable\)
	OR (not \I2Sfive:bI2S:count_4\ and not \I2Sfive:bI2S:count_1\ and not \I2Sfive:bI2S:rx_state_2\ and not \I2Sfive:bI2S:rx_state_1\ and not \I2Sfive:bI2S:rx_state_0\ and \I2Sfive:bI2S:count_6\ and \I2Sfive:bI2S:count_3\ and \I2Sfive:bI2S:count_2\ and \I2Sfive:bI2S:rxenable\)
	OR (not \I2Sfive:bI2S:count_5\ and not \I2Sfive:bI2S:count_1\ and not \I2Sfive:bI2S:rx_state_2\ and not \I2Sfive:bI2S:rx_state_1\ and not \I2Sfive:bI2S:rx_state_0\ and \I2Sfive:bI2S:count_6\ and \I2Sfive:bI2S:count_3\ and \I2Sfive:bI2S:count_2\ and \I2Sfive:bI2S:rxenable\)
	OR (not \I2Sfive:bI2S:rx_state_1\ and \I2Sfive:bI2S:rx_state_2\ and \I2Sfive:bI2S:rx_state_0\ and \I2Sfive:bI2S:rxenable\));

\I2Sfive:bI2S:rx_state_0\\D\ <= ((not \I2Sfive:bI2S:rx_state_2\ and not \I2Sfive:bI2S:rx_state_1\ and not \I2Sfive:bI2S:rx_state_0\ and \I2Sfive:bI2S:count_6\ and \I2Sfive:bI2S:count_5\ and \I2Sfive:bI2S:count_4\)
	OR (not \I2Sfive:bI2S:count_6\ and not \I2Sfive:bI2S:count_4\ and not \I2Sfive:bI2S:rx_state_2\ and not \I2Sfive:bI2S:rx_state_1\ and not \I2Sfive:bI2S:rx_state_0\)
	OR (not \I2Sfive:bI2S:count_6\ and not \I2Sfive:bI2S:count_5\ and not \I2Sfive:bI2S:rx_state_2\ and not \I2Sfive:bI2S:rx_state_1\ and not \I2Sfive:bI2S:rx_state_0\)
	OR (not \I2Sfive:bI2S:rx_state_0\ and \I2Sfive:bI2S:rx_state_2\ and \I2Sfive:bI2S:rx_state_1\)
	OR (not \I2Sfive:bI2S:rx_state_2\ and not \I2Sfive:bI2S:rx_state_1\ and not \I2Sfive:bI2S:rx_state_0\ and \I2Sfive:bI2S:count_1\)
	OR (not \I2Sfive:bI2S:count_2\ and not \I2Sfive:bI2S:rx_state_2\ and not \I2Sfive:bI2S:rx_state_1\ and not \I2Sfive:bI2S:rx_state_0\)
	OR (not \I2Sfive:bI2S:count_3\ and not \I2Sfive:bI2S:rx_state_2\ and not \I2Sfive:bI2S:rx_state_1\ and not \I2Sfive:bI2S:rx_state_0\)
	OR not \I2Sfive:bI2S:rxenable\);

\I2Sfive:bI2S:rx_overflow_0\ <= ((\I2Sfive:bI2S:rx_f0_load\ and \I2Sfive:bI2S:rx_f0_full_0\));

\I2Sfive:bI2S:rx_data_in_0\\D\ <= ((not \I2Sfive:bI2S:count_0\ and Net_692)
	OR (\I2Sfive:bI2S:count_0\ and \I2Sfive:bI2S:rx_data_in_0\));

\I2Sseven:bI2S:reset\\D\ <= (not \I2Sseven:bI2S:ctrl_reg_out_2\);

\I2Sseven:bI2S:channel\\D\ <= ((not \I2Sseven:bI2S:reset\ and not \I2Sseven:bI2S:count_6\));

\I2Sseven:bI2S:rx_f0_load\\D\ <= ((not \I2Sseven:bI2S:rx_state_1\ and \I2Sseven:bI2S:rx_state_2\ and \I2Sseven:bI2S:rx_state_0\)
	OR (not \I2Sseven:bI2S:rx_state_0\ and \I2Sseven:bI2S:rx_state_1\));

\I2Sseven:bI2S:rx_overflow_sticky\\D\ <= ((\I2Sseven:bI2S:ctrl_reg_out_1\ and \I2Sseven:bI2S:rx_f0_load\ and \I2Sseven:bI2S:rx_f0_full_0\)
	OR (\I2Sseven:bI2S:ctrl_reg_out_1\ and \I2Sseven:bI2S:rx_overflow_sticky\));

\I2Sseven:bI2S:rxenable\\D\ <= ((not \I2Sseven:bI2S:count_1\ and not \I2Sseven:bI2S:rx_overflow_sticky\ and \I2Sseven:bI2S:ctrl_reg_out_1\ and \I2Sseven:bI2S:count_6\ and \I2Sseven:bI2S:count_5\ and \I2Sseven:bI2S:count_4\ and \I2Sseven:bI2S:count_3\ and \I2Sseven:bI2S:count_2\ and \I2Sseven:bI2S:count_0\)
	OR (not \I2Sseven:bI2S:count_1\ and not \I2Sseven:bI2S:count_0\ and not \I2Sseven:bI2S:rx_overflow_sticky\ and \I2Sseven:bI2S:count_6\ and \I2Sseven:bI2S:count_5\ and \I2Sseven:bI2S:count_4\ and \I2Sseven:bI2S:count_3\ and \I2Sseven:bI2S:count_2\ and \I2Sseven:bI2S:rxenable\)
	OR (not \I2Sseven:bI2S:rx_overflow_sticky\ and \I2Sseven:bI2S:ctrl_reg_out_2\ and \I2Sseven:bI2S:count_1\ and \I2Sseven:bI2S:rxenable\)
	OR (not \I2Sseven:bI2S:count_2\ and not \I2Sseven:bI2S:rx_overflow_sticky\ and \I2Sseven:bI2S:ctrl_reg_out_2\ and \I2Sseven:bI2S:rxenable\)
	OR (not \I2Sseven:bI2S:count_3\ and not \I2Sseven:bI2S:rx_overflow_sticky\ and \I2Sseven:bI2S:ctrl_reg_out_2\ and \I2Sseven:bI2S:rxenable\)
	OR (not \I2Sseven:bI2S:count_4\ and not \I2Sseven:bI2S:rx_overflow_sticky\ and \I2Sseven:bI2S:ctrl_reg_out_2\ and \I2Sseven:bI2S:rxenable\)
	OR (not \I2Sseven:bI2S:count_5\ and not \I2Sseven:bI2S:rx_overflow_sticky\ and \I2Sseven:bI2S:ctrl_reg_out_2\ and \I2Sseven:bI2S:rxenable\)
	OR (not \I2Sseven:bI2S:count_6\ and not \I2Sseven:bI2S:rx_overflow_sticky\ and \I2Sseven:bI2S:ctrl_reg_out_2\ and \I2Sseven:bI2S:rxenable\));

\I2Sseven:bI2S:rx_state_2\\D\ <= ((not \I2Sseven:bI2S:rx_state_1\ and \I2Sseven:bI2S:rx_state_2\ and \I2Sseven:bI2S:rx_state_0\ and \I2Sseven:bI2S:rxenable\));

\I2Sseven:bI2S:rx_state_1\\D\ <= ((not \I2Sseven:bI2S:count_6\ and not \I2Sseven:bI2S:count_1\ and not \I2Sseven:bI2S:rx_state_2\ and not \I2Sseven:bI2S:rx_state_1\ and not \I2Sseven:bI2S:rx_state_0\ and \I2Sseven:bI2S:count_5\ and \I2Sseven:bI2S:count_4\ and \I2Sseven:bI2S:count_3\ and \I2Sseven:bI2S:count_2\ and \I2Sseven:bI2S:rxenable\)
	OR (not \I2Sseven:bI2S:count_4\ and not \I2Sseven:bI2S:count_1\ and not \I2Sseven:bI2S:rx_state_2\ and not \I2Sseven:bI2S:rx_state_1\ and not \I2Sseven:bI2S:rx_state_0\ and \I2Sseven:bI2S:count_6\ and \I2Sseven:bI2S:count_3\ and \I2Sseven:bI2S:count_2\ and \I2Sseven:bI2S:rxenable\)
	OR (not \I2Sseven:bI2S:count_5\ and not \I2Sseven:bI2S:count_1\ and not \I2Sseven:bI2S:rx_state_2\ and not \I2Sseven:bI2S:rx_state_1\ and not \I2Sseven:bI2S:rx_state_0\ and \I2Sseven:bI2S:count_6\ and \I2Sseven:bI2S:count_3\ and \I2Sseven:bI2S:count_2\ and \I2Sseven:bI2S:rxenable\)
	OR (not \I2Sseven:bI2S:rx_state_1\ and \I2Sseven:bI2S:rx_state_2\ and \I2Sseven:bI2S:rx_state_0\ and \I2Sseven:bI2S:rxenable\));

\I2Sseven:bI2S:rx_state_0\\D\ <= ((not \I2Sseven:bI2S:rx_state_2\ and not \I2Sseven:bI2S:rx_state_1\ and not \I2Sseven:bI2S:rx_state_0\ and \I2Sseven:bI2S:count_6\ and \I2Sseven:bI2S:count_5\ and \I2Sseven:bI2S:count_4\)
	OR (not \I2Sseven:bI2S:count_6\ and not \I2Sseven:bI2S:count_4\ and not \I2Sseven:bI2S:rx_state_2\ and not \I2Sseven:bI2S:rx_state_1\ and not \I2Sseven:bI2S:rx_state_0\)
	OR (not \I2Sseven:bI2S:count_6\ and not \I2Sseven:bI2S:count_5\ and not \I2Sseven:bI2S:rx_state_2\ and not \I2Sseven:bI2S:rx_state_1\ and not \I2Sseven:bI2S:rx_state_0\)
	OR (not \I2Sseven:bI2S:rx_state_0\ and \I2Sseven:bI2S:rx_state_2\ and \I2Sseven:bI2S:rx_state_1\)
	OR (not \I2Sseven:bI2S:rx_state_2\ and not \I2Sseven:bI2S:rx_state_1\ and not \I2Sseven:bI2S:rx_state_0\ and \I2Sseven:bI2S:count_1\)
	OR (not \I2Sseven:bI2S:count_2\ and not \I2Sseven:bI2S:rx_state_2\ and not \I2Sseven:bI2S:rx_state_1\ and not \I2Sseven:bI2S:rx_state_0\)
	OR (not \I2Sseven:bI2S:count_3\ and not \I2Sseven:bI2S:rx_state_2\ and not \I2Sseven:bI2S:rx_state_1\ and not \I2Sseven:bI2S:rx_state_0\)
	OR not \I2Sseven:bI2S:rxenable\);

\I2Sseven:bI2S:rx_overflow_0\ <= ((\I2Sseven:bI2S:rx_f0_load\ and \I2Sseven:bI2S:rx_f0_full_0\));

\I2Sseven:bI2S:rx_data_in_0\\D\ <= ((not \I2Sseven:bI2S:count_0\ and Net_742)
	OR (\I2Sseven:bI2S:count_0\ and \I2Sseven:bI2S:rx_data_in_0\));

\I2Seight:bI2S:reset\\D\ <= (not \I2Seight:bI2S:ctrl_reg_out_2\);

\I2Seight:bI2S:channel\\D\ <= ((not \I2Seight:bI2S:reset\ and not \I2Seight:bI2S:count_6\));

\I2Seight:bI2S:rx_f0_load\\D\ <= ((not \I2Seight:bI2S:rx_state_1\ and \I2Seight:bI2S:rx_state_2\ and \I2Seight:bI2S:rx_state_0\)
	OR (not \I2Seight:bI2S:rx_state_0\ and \I2Seight:bI2S:rx_state_1\));

\I2Seight:bI2S:rx_overflow_sticky\\D\ <= ((\I2Seight:bI2S:ctrl_reg_out_1\ and \I2Seight:bI2S:rx_f0_load\ and \I2Seight:bI2S:rx_f0_full_0\)
	OR (\I2Seight:bI2S:ctrl_reg_out_1\ and \I2Seight:bI2S:rx_overflow_sticky\));

\I2Seight:bI2S:rxenable\\D\ <= ((not \I2Seight:bI2S:count_1\ and not \I2Seight:bI2S:rx_overflow_sticky\ and \I2Seight:bI2S:ctrl_reg_out_1\ and \I2Seight:bI2S:count_6\ and \I2Seight:bI2S:count_5\ and \I2Seight:bI2S:count_4\ and \I2Seight:bI2S:count_3\ and \I2Seight:bI2S:count_2\ and \I2Seight:bI2S:count_0\)
	OR (not \I2Seight:bI2S:count_1\ and not \I2Seight:bI2S:count_0\ and not \I2Seight:bI2S:rx_overflow_sticky\ and \I2Seight:bI2S:count_6\ and \I2Seight:bI2S:count_5\ and \I2Seight:bI2S:count_4\ and \I2Seight:bI2S:count_3\ and \I2Seight:bI2S:count_2\ and \I2Seight:bI2S:rxenable\)
	OR (not \I2Seight:bI2S:rx_overflow_sticky\ and \I2Seight:bI2S:ctrl_reg_out_2\ and \I2Seight:bI2S:count_1\ and \I2Seight:bI2S:rxenable\)
	OR (not \I2Seight:bI2S:count_2\ and not \I2Seight:bI2S:rx_overflow_sticky\ and \I2Seight:bI2S:ctrl_reg_out_2\ and \I2Seight:bI2S:rxenable\)
	OR (not \I2Seight:bI2S:count_3\ and not \I2Seight:bI2S:rx_overflow_sticky\ and \I2Seight:bI2S:ctrl_reg_out_2\ and \I2Seight:bI2S:rxenable\)
	OR (not \I2Seight:bI2S:count_4\ and not \I2Seight:bI2S:rx_overflow_sticky\ and \I2Seight:bI2S:ctrl_reg_out_2\ and \I2Seight:bI2S:rxenable\)
	OR (not \I2Seight:bI2S:count_5\ and not \I2Seight:bI2S:rx_overflow_sticky\ and \I2Seight:bI2S:ctrl_reg_out_2\ and \I2Seight:bI2S:rxenable\)
	OR (not \I2Seight:bI2S:count_6\ and not \I2Seight:bI2S:rx_overflow_sticky\ and \I2Seight:bI2S:ctrl_reg_out_2\ and \I2Seight:bI2S:rxenable\));

\I2Seight:bI2S:rx_state_2\\D\ <= ((not \I2Seight:bI2S:rx_state_1\ and \I2Seight:bI2S:rx_state_2\ and \I2Seight:bI2S:rx_state_0\ and \I2Seight:bI2S:rxenable\));

\I2Seight:bI2S:rx_state_1\\D\ <= ((not \I2Seight:bI2S:count_6\ and not \I2Seight:bI2S:count_1\ and not \I2Seight:bI2S:rx_state_2\ and not \I2Seight:bI2S:rx_state_1\ and not \I2Seight:bI2S:rx_state_0\ and \I2Seight:bI2S:count_5\ and \I2Seight:bI2S:count_4\ and \I2Seight:bI2S:count_3\ and \I2Seight:bI2S:count_2\ and \I2Seight:bI2S:rxenable\)
	OR (not \I2Seight:bI2S:count_4\ and not \I2Seight:bI2S:count_1\ and not \I2Seight:bI2S:rx_state_2\ and not \I2Seight:bI2S:rx_state_1\ and not \I2Seight:bI2S:rx_state_0\ and \I2Seight:bI2S:count_6\ and \I2Seight:bI2S:count_3\ and \I2Seight:bI2S:count_2\ and \I2Seight:bI2S:rxenable\)
	OR (not \I2Seight:bI2S:count_5\ and not \I2Seight:bI2S:count_1\ and not \I2Seight:bI2S:rx_state_2\ and not \I2Seight:bI2S:rx_state_1\ and not \I2Seight:bI2S:rx_state_0\ and \I2Seight:bI2S:count_6\ and \I2Seight:bI2S:count_3\ and \I2Seight:bI2S:count_2\ and \I2Seight:bI2S:rxenable\)
	OR (not \I2Seight:bI2S:rx_state_1\ and \I2Seight:bI2S:rx_state_2\ and \I2Seight:bI2S:rx_state_0\ and \I2Seight:bI2S:rxenable\));

\I2Seight:bI2S:rx_state_0\\D\ <= ((not \I2Seight:bI2S:rx_state_2\ and not \I2Seight:bI2S:rx_state_1\ and not \I2Seight:bI2S:rx_state_0\ and \I2Seight:bI2S:count_6\ and \I2Seight:bI2S:count_5\ and \I2Seight:bI2S:count_4\)
	OR (not \I2Seight:bI2S:count_6\ and not \I2Seight:bI2S:count_4\ and not \I2Seight:bI2S:rx_state_2\ and not \I2Seight:bI2S:rx_state_1\ and not \I2Seight:bI2S:rx_state_0\)
	OR (not \I2Seight:bI2S:count_6\ and not \I2Seight:bI2S:count_5\ and not \I2Seight:bI2S:rx_state_2\ and not \I2Seight:bI2S:rx_state_1\ and not \I2Seight:bI2S:rx_state_0\)
	OR (not \I2Seight:bI2S:rx_state_0\ and \I2Seight:bI2S:rx_state_2\ and \I2Seight:bI2S:rx_state_1\)
	OR (not \I2Seight:bI2S:rx_state_2\ and not \I2Seight:bI2S:rx_state_1\ and not \I2Seight:bI2S:rx_state_0\ and \I2Seight:bI2S:count_1\)
	OR (not \I2Seight:bI2S:count_2\ and not \I2Seight:bI2S:rx_state_2\ and not \I2Seight:bI2S:rx_state_1\ and not \I2Seight:bI2S:rx_state_0\)
	OR (not \I2Seight:bI2S:count_3\ and not \I2Seight:bI2S:rx_state_2\ and not \I2Seight:bI2S:rx_state_1\ and not \I2Seight:bI2S:rx_state_0\)
	OR not \I2Seight:bI2S:rxenable\);

\I2Seight:bI2S:rx_overflow_0\ <= ((\I2Seight:bI2S:rx_f0_load\ and \I2Seight:bI2S:rx_f0_full_0\));

\I2Seight:bI2S:rx_data_in_0\\D\ <= ((not \I2Seight:bI2S:count_0\ and Net_720)
	OR (\I2Seight:bI2S:count_0\ and \I2Seight:bI2S:rx_data_in_0\));

I2S_SDI_three:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"dff2777f-f70b-45c8-842a-e5b7b01e006a",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__I2S_SDI_three_net_0),
		y=>(zero),
		fb=>Net_620,
		analog=>(open),
		io=>(tmpIO_0__I2S_SDI_three_net_0),
		siovref=>(tmpSIOVREF__I2S_SDI_three_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__I2S_SDI_three_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__I2S_SDI_three_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I2S_SDI_three_net_0);
DmaI2S_three:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_626);
I2S_three_ws:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e31cfed1-cd9e-4edf-94c6-8a910c18788c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"SCK",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__I2S_SDI_three_net_0),
		y=>Net_625,
		fb=>(tmpFB_0__I2S_three_ws_net_0),
		analog=>(open),
		io=>(tmpIO_0__I2S_three_ws_net_0),
		siovref=>(tmpSIOVREF__I2S_three_ws_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__I2S_SDI_three_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__I2S_SDI_three_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I2S_three_ws_net_0);
I2S_DMA_three:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>Net_616_0,
		trq=>zero,
		nrq=>Net_626);
cs:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c9dfadb1-3745-4d35-a111-644d68e6e801",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__I2S_SDI_three_net_0),
		y=>Net_268,
		fb=>(tmpFB_0__cs_net_0),
		analog=>(open),
		io=>(tmpIO_0__cs_net_0),
		siovref=>(tmpSIOVREF__cs_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__I2S_SDI_three_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__I2S_SDI_three_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__cs_net_0);
\I2Sthree:bI2S:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_743,
		enable=>tmpOE__I2S_SDI_three_net_0,
		clock_out=>\I2Sthree:bI2S:op_clk\);
\I2Sthree:bI2S:CtlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00011111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\I2Sthree:bI2S:op_clk\,
		control=>(\I2Sthree:bI2S:ctrl_reg_out_7\, \I2Sthree:bI2S:ctrl_reg_out_6\, \I2Sthree:bI2S:ctrl_reg_out_5\, \I2Sthree:bI2S:ctrl_reg_out_4\,
			\I2Sthree:bI2S:ctrl_reg_out_3\, \I2Sthree:bI2S:ctrl_reg_out_2\, \I2Sthree:bI2S:ctrl_reg_out_1\, \I2Sthree:bI2S:ctrl_reg_out_0\));
\I2Sthree:bI2S:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1111111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\I2Sthree:bI2S:op_clk\,
		reset=>zero,
		load=>zero,
		enable=>\I2Sthree:bI2S:ctrl_reg_out_2\,
		count=>(\I2Sthree:bI2S:count_6\, \I2Sthree:bI2S:count_5\, \I2Sthree:bI2S:count_4\, \I2Sthree:bI2S:count_3\,
			\I2Sthree:bI2S:count_2\, \I2Sthree:bI2S:count_1\, \I2Sthree:bI2S:count_0\),
		tc=>open);
\I2Sthree:bI2S:Rx:STS[0]:Sts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\I2Sthree:bI2S:op_clk\,
		status=>(zero, zero, zero, zero,
			zero, Net_616_0, \I2Sthree:bI2S:rx_overflow_0\),
		interrupt=>\I2Sthree:bI2S:rx_int_out_0\);
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2Sthree:bI2S:op_clk\,
		cs_addr=>(\I2Sthree:bI2S:rx_state_2\, \I2Sthree:bI2S:rx_state_1\, \I2Sthree:bI2S:rx_state_0\),
		route_si=>\I2Sthree:bI2S:rx_data_in_0\,
		route_ci=>zero,
		f0_load=>\I2Sthree:bI2S:rx_f0_load\,
		f1_load=>\I2Sthree:bI2S:rx_f1_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\I2Sthree:bI2S:pos_clip_cmp_0\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\I2Sthree:bI2S:neg_clip_cmp_0\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>Net_616_0,
		f0_blk_stat=>\I2Sthree:bI2S:rx_f0_full_0\,
		f1_bus_stat=>\I2Sthree:bI2S:rx_f1_n_empty_0\,
		f1_blk_stat=>\I2Sthree:bI2S:rx_f1_full_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
MOSI_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__I2S_SDI_three_net_0),
		y=>Net_23,
		fb=>(tmpFB_0__MOSI_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOSI_1_net_0),
		siovref=>(tmpSIOVREF__MOSI_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__I2S_SDI_three_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__I2S_SDI_three_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOSI_1_net_0);
MISO_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1449133b-4c77-4d7a-8df0-b1dbbb870e4e",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__I2S_SDI_three_net_0),
		y=>(zero),
		fb=>Net_262,
		analog=>(open),
		io=>(tmpIO_0__MISO_1_net_0),
		siovref=>(tmpSIOVREF__MISO_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__I2S_SDI_three_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__I2S_SDI_three_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MISO_1_net_0);
SCLK_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"83b2fde2-60ad-45b6-9e5c-cb3baa6e3f9a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__I2S_SDI_three_net_0),
		y=>Net_263,
		fb=>(tmpFB_0__SCLK_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__SCLK_1_net_0),
		siovref=>(tmpSIOVREF__SCLK_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__I2S_SDI_three_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__I2S_SDI_three_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCLK_1_net_0);
\SPIM:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_535,
		enable=>tmpOE__I2S_SDI_three_net_0,
		clock_out=>\SPIM:BSPIM:clk_fin\);
\SPIM:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPIM:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\SPIM:BSPIM:cnt_enable\,
		count=>(\SPIM:BSPIM:count_6\, \SPIM:BSPIM:count_5\, \SPIM:BSPIM:count_4\, \SPIM:BSPIM:count_3\,
			\SPIM:BSPIM:count_2\, \SPIM:BSPIM:count_1\, \SPIM:BSPIM:count_0\),
		tc=>\SPIM:BSPIM:cnt_tc\);
\SPIM:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM:BSPIM:clk_fin\,
		status=>(zero, zero, \SPIM:BSPIM:tx_status_4\, \SPIM:BSPIM:load_rx_data\,
			\SPIM:BSPIM:tx_status_2\, \SPIM:BSPIM:tx_status_1\, \SPIM:BSPIM:tx_status_0\),
		interrupt=>Net_747);
\SPIM:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM:BSPIM:clk_fin\,
		status=>(\SPIM:BSPIM:rx_status_6\, \SPIM:BSPIM:rx_status_5\, \SPIM:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>Net_266);
\SPIM:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIM:BSPIM:clk_fin\,
		cs_addr=>(\SPIM:BSPIM:state_2\, \SPIM:BSPIM:state_1\, \SPIM:BSPIM:state_0\),
		route_si=>Net_262,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPIM:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIM:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SPIM:BSPIM:tx_status_2\,
		f0_blk_stat=>\SPIM:BSPIM:tx_status_1\,
		f1_bus_stat=>\SPIM:BSPIM:rx_status_5\,
		f1_blk_stat=>\SPIM:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"14a7d33b-114a-4ae7-af00-523846f53f1c",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"41666666.6666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_535,
		dig_domain_out=>open);
I2S_DMA_one:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>Net_559_0,
		trq=>zero,
		nrq=>Net_575);
I2S_two_ws:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ae5a546c-8c7d-4b97-8760-01809a895766",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"SCK",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__I2S_SDI_three_net_0),
		y=>Net_74,
		fb=>(tmpFB_0__I2S_two_ws_net_0),
		analog=>(open),
		io=>(tmpIO_0__I2S_two_ws_net_0),
		siovref=>(tmpSIOVREF__I2S_two_ws_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__I2S_SDI_three_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__I2S_SDI_three_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I2S_two_ws_net_0);
I2S_SDI_one:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"42f2adb9-d50a-424b-9642-35c0f04307a5",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__I2S_SDI_three_net_0),
		y=>(zero),
		fb=>Net_563,
		analog=>(open),
		io=>(tmpIO_0__I2S_SDI_one_net_0),
		siovref=>(tmpSIOVREF__I2S_SDI_one_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__I2S_SDI_three_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__I2S_SDI_three_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I2S_SDI_one_net_0);
\I2Sone:bI2S:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_743,
		enable=>tmpOE__I2S_SDI_three_net_0,
		clock_out=>\I2Sone:bI2S:op_clk\);
\I2Sone:bI2S:CtlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00011111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\I2Sone:bI2S:op_clk\,
		control=>(\I2Sone:bI2S:ctrl_reg_out_7\, \I2Sone:bI2S:ctrl_reg_out_6\, \I2Sone:bI2S:ctrl_reg_out_5\, \I2Sone:bI2S:ctrl_reg_out_4\,
			\I2Sone:bI2S:ctrl_reg_out_3\, \I2Sone:bI2S:ctrl_reg_out_2\, \I2Sone:bI2S:ctrl_reg_out_1\, \I2Sone:bI2S:ctrl_reg_out_0\));
\I2Sone:bI2S:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1111111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\I2Sone:bI2S:op_clk\,
		reset=>zero,
		load=>zero,
		enable=>\I2Sone:bI2S:ctrl_reg_out_2\,
		count=>(\I2Sone:bI2S:count_6\, \I2Sone:bI2S:count_5\, \I2Sone:bI2S:count_4\, \I2Sone:bI2S:count_3\,
			\I2Sone:bI2S:count_2\, \I2Sone:bI2S:count_1\, Net_639),
		tc=>open);
\I2Sone:bI2S:Rx:STS[0]:Sts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\I2Sone:bI2S:op_clk\,
		status=>(zero, zero, zero, zero,
			zero, Net_559_0, \I2Sone:bI2S:rx_overflow_0\),
		interrupt=>\I2Sone:bI2S:rx_int_out_0\);
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2Sone:bI2S:op_clk\,
		cs_addr=>(\I2Sone:bI2S:rx_state_2\, \I2Sone:bI2S:rx_state_1\, \I2Sone:bI2S:rx_state_0\),
		route_si=>\I2Sone:bI2S:rx_data_in_0\,
		route_ci=>zero,
		f0_load=>\I2Sone:bI2S:rx_f0_load\,
		f1_load=>\I2Sone:bI2S:rx_f1_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\I2Sone:bI2S:pos_clip_cmp_0\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\I2Sone:bI2S:neg_clip_cmp_0\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>Net_559_0,
		f0_blk_stat=>\I2Sone:bI2S:rx_f0_full_0\,
		f1_bus_stat=>\I2Sone:bI2S:rx_f1_n_empty_0\,
		f1_blk_stat=>\I2Sone:bI2S:rx_f1_full_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
DmaI2S_one:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_575);
I2S_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6bdb3b93-50cf-4737-bfeb-6bbfc96aeee4",
		source_clock_id=>"",
		divisor=>0,
		period=>"187511719.482468",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_743,
		dig_domain_out=>open);
DmaI2S_two:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_27);
I2S_one:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c8e19693-67d9-4f29-a02f-cee5400c223a",
		drive_mode=>"110110",
		ibuf_enabled=>"11",
		init_dr_st=>"11",
		input_sync=>"11",
		input_clk_en=>'0',
		input_sync_mode=>"00",
		intr_mode=>"0000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"11",
		output_sync=>"00",
		output_clk_en=>'0',
		output_mode=>"00",
		output_reset=>'0',
		output_clock_mode=>"00",
		oe_sync=>"00",
		oe_conn=>"00",
		oe_reset=>'0',
		pin_aliases=>"SCK,WS",
		pin_mode=>"OO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11",
		sio_ibuf=>"00000000",
		sio_info=>"0000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"1010",
		width=>2,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00",
		ovt_slew_control=>"0000",
		ovt_hyst_trim=>"00",
		input_buffer_sel=>"0000")
	PORT MAP(oe=>(tmpOE__I2S_SDI_three_net_0, tmpOE__I2S_SDI_three_net_0),
		y=>(Net_739, Net_639),
		fb=>(tmpFB_1__I2S_one_net_1, tmpFB_1__I2S_one_net_0),
		analog=>(open, open),
		io=>(tmpIO_1__I2S_one_net_1, tmpIO_1__I2S_one_net_0),
		siovref=>(tmpSIOVREF__I2S_one_net_0),
		annotation=>(open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__I2S_SDI_three_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__I2S_SDI_three_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I2S_one_net_0);
I2S_DMA_two:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>Net_26_0,
		trq=>zero,
		nrq=>Net_27);
I2S_SDI_two:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__I2S_SDI_three_net_0),
		y=>(zero),
		fb=>Net_7,
		analog=>(open),
		io=>(tmpIO_0__I2S_SDI_two_net_0),
		siovref=>(tmpSIOVREF__I2S_SDI_two_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__I2S_SDI_three_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__I2S_SDI_three_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I2S_SDI_two_net_0);
\I2Stwo:bI2S:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_743,
		enable=>tmpOE__I2S_SDI_three_net_0,
		clock_out=>\I2Stwo:bI2S:op_clk\);
\I2Stwo:bI2S:CtlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00011111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\I2Stwo:bI2S:op_clk\,
		control=>(\I2Stwo:bI2S:ctrl_reg_out_7\, \I2Stwo:bI2S:ctrl_reg_out_6\, \I2Stwo:bI2S:ctrl_reg_out_5\, \I2Stwo:bI2S:ctrl_reg_out_4\,
			\I2Stwo:bI2S:ctrl_reg_out_3\, \I2Stwo:bI2S:ctrl_reg_out_2\, \I2Stwo:bI2S:ctrl_reg_out_1\, \I2Stwo:bI2S:ctrl_reg_out_0\));
\I2Stwo:bI2S:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1111111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\I2Stwo:bI2S:op_clk\,
		reset=>zero,
		load=>zero,
		enable=>\I2Stwo:bI2S:ctrl_reg_out_2\,
		count=>(\I2Stwo:bI2S:count_6\, \I2Stwo:bI2S:count_5\, \I2Stwo:bI2S:count_4\, \I2Stwo:bI2S:count_3\,
			\I2Stwo:bI2S:count_2\, \I2Stwo:bI2S:count_1\, \I2Stwo:bI2S:count_0\),
		tc=>open);
\I2Stwo:bI2S:Rx:STS[0]:Sts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\I2Stwo:bI2S:op_clk\,
		status=>(zero, zero, zero, zero,
			zero, Net_26_0, \I2Stwo:bI2S:rx_overflow_0\),
		interrupt=>\I2Stwo:bI2S:rx_int_out_0\);
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2Stwo:bI2S:op_clk\,
		cs_addr=>(\I2Stwo:bI2S:rx_state_2\, \I2Stwo:bI2S:rx_state_1\, \I2Stwo:bI2S:rx_state_0\),
		route_si=>\I2Stwo:bI2S:rx_data_in_0\,
		route_ci=>zero,
		f0_load=>\I2Stwo:bI2S:rx_f0_load\,
		f1_load=>\I2Stwo:bI2S:rx_f1_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\I2Stwo:bI2S:pos_clip_cmp_0\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\I2Stwo:bI2S:neg_clip_cmp_0\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>Net_26_0,
		f0_blk_stat=>\I2Stwo:bI2S:rx_f0_full_0\,
		f1_bus_stat=>\I2Stwo:bI2S:rx_f1_n_empty_0\,
		f1_blk_stat=>\I2Stwo:bI2S:rx_f1_full_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\I2Sfour:bI2S:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_743,
		enable=>tmpOE__I2S_SDI_three_net_0,
		clock_out=>\I2Sfour:bI2S:op_clk\);
\I2Sfour:bI2S:CtlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00011111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\I2Sfour:bI2S:op_clk\,
		control=>(\I2Sfour:bI2S:ctrl_reg_out_7\, \I2Sfour:bI2S:ctrl_reg_out_6\, \I2Sfour:bI2S:ctrl_reg_out_5\, \I2Sfour:bI2S:ctrl_reg_out_4\,
			\I2Sfour:bI2S:ctrl_reg_out_3\, \I2Sfour:bI2S:ctrl_reg_out_2\, \I2Sfour:bI2S:ctrl_reg_out_1\, \I2Sfour:bI2S:ctrl_reg_out_0\));
\I2Sfour:bI2S:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1111111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\I2Sfour:bI2S:op_clk\,
		reset=>zero,
		load=>zero,
		enable=>\I2Sfour:bI2S:ctrl_reg_out_2\,
		count=>(\I2Sfour:bI2S:count_6\, \I2Sfour:bI2S:count_5\, \I2Sfour:bI2S:count_4\, \I2Sfour:bI2S:count_3\,
			\I2Sfour:bI2S:count_2\, \I2Sfour:bI2S:count_1\, \I2Sfour:bI2S:count_0\),
		tc=>open);
\I2Sfour:bI2S:Rx:STS[0]:Sts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\I2Sfour:bI2S:op_clk\,
		status=>(zero, zero, zero, zero,
			zero, Net_659_0, \I2Sfour:bI2S:rx_overflow_0\),
		interrupt=>\I2Sfour:bI2S:rx_int_out_0\);
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2Sfour:bI2S:op_clk\,
		cs_addr=>(\I2Sfour:bI2S:rx_state_2\, \I2Sfour:bI2S:rx_state_1\, \I2Sfour:bI2S:rx_state_0\),
		route_si=>\I2Sfour:bI2S:rx_data_in_0\,
		route_ci=>zero,
		f0_load=>\I2Sfour:bI2S:rx_f0_load\,
		f1_load=>\I2Sfour:bI2S:rx_f1_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\I2Sfour:bI2S:pos_clip_cmp_0\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\I2Sfour:bI2S:neg_clip_cmp_0\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>Net_659_0,
		f0_blk_stat=>\I2Sfour:bI2S:rx_f0_full_0\,
		f1_bus_stat=>\I2Sfour:bI2S:rx_f1_n_empty_0\,
		f1_blk_stat=>\I2Sfour:bI2S:rx_f1_full_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
I2S_DMA_four:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>Net_659_0,
		trq=>zero,
		nrq=>Net_669);
I2S_four_ws:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9676033d-f291-4956-b324-1e7555bb09da",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"SCK",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__I2S_SDI_three_net_0),
		y=>Net_668,
		fb=>(tmpFB_0__I2S_four_ws_net_0),
		analog=>(open),
		io=>(tmpIO_0__I2S_four_ws_net_0),
		siovref=>(tmpSIOVREF__I2S_four_ws_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__I2S_SDI_three_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__I2S_SDI_three_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I2S_four_ws_net_0);
DmaI2S_four:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_669);
I2S_SDI_four:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bcc9fdb1-6b82-439b-869e-f565d2571f8f",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__I2S_SDI_three_net_0),
		y=>(zero),
		fb=>Net_663,
		analog=>(open),
		io=>(tmpIO_0__I2S_SDI_four_net_0),
		siovref=>(tmpSIOVREF__I2S_SDI_four_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__I2S_SDI_three_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__I2S_SDI_three_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I2S_SDI_four_net_0);
\I2Ssix:bI2S:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_743,
		enable=>tmpOE__I2S_SDI_three_net_0,
		clock_out=>\I2Ssix:bI2S:op_clk\);
\I2Ssix:bI2S:CtlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00011111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\I2Ssix:bI2S:op_clk\,
		control=>(\I2Ssix:bI2S:ctrl_reg_out_7\, \I2Ssix:bI2S:ctrl_reg_out_6\, \I2Ssix:bI2S:ctrl_reg_out_5\, \I2Ssix:bI2S:ctrl_reg_out_4\,
			\I2Ssix:bI2S:ctrl_reg_out_3\, \I2Ssix:bI2S:ctrl_reg_out_2\, \I2Ssix:bI2S:ctrl_reg_out_1\, \I2Ssix:bI2S:ctrl_reg_out_0\));
\I2Ssix:bI2S:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1111111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\I2Ssix:bI2S:op_clk\,
		reset=>zero,
		load=>zero,
		enable=>\I2Ssix:bI2S:ctrl_reg_out_2\,
		count=>(\I2Ssix:bI2S:count_6\, \I2Ssix:bI2S:count_5\, \I2Ssix:bI2S:count_4\, \I2Ssix:bI2S:count_3\,
			\I2Ssix:bI2S:count_2\, \I2Ssix:bI2S:count_1\, \I2Ssix:bI2S:count_0\),
		tc=>open);
\I2Ssix:bI2S:Rx:STS[0]:Sts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\I2Ssix:bI2S:op_clk\,
		status=>(zero, zero, zero, zero,
			zero, Net_674_0, \I2Ssix:bI2S:rx_overflow_0\),
		interrupt=>\I2Ssix:bI2S:rx_int_out_0\);
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2Ssix:bI2S:op_clk\,
		cs_addr=>(\I2Ssix:bI2S:rx_state_2\, \I2Ssix:bI2S:rx_state_1\, \I2Ssix:bI2S:rx_state_0\),
		route_si=>\I2Ssix:bI2S:rx_data_in_0\,
		route_ci=>zero,
		f0_load=>\I2Ssix:bI2S:rx_f0_load\,
		f1_load=>\I2Ssix:bI2S:rx_f1_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\I2Ssix:bI2S:pos_clip_cmp_0\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\I2Ssix:bI2S:neg_clip_cmp_0\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>Net_674_0,
		f0_blk_stat=>\I2Ssix:bI2S:rx_f0_full_0\,
		f1_bus_stat=>\I2Ssix:bI2S:rx_f1_n_empty_0\,
		f1_blk_stat=>\I2Ssix:bI2S:rx_f1_full_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
I2S_SDI_six:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a123c721-44b4-46fa-a966-afc23b66322d",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__I2S_SDI_three_net_0),
		y=>(zero),
		fb=>Net_678,
		analog=>(open),
		io=>(tmpIO_0__I2S_SDI_six_net_0),
		siovref=>(tmpSIOVREF__I2S_SDI_six_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__I2S_SDI_three_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__I2S_SDI_three_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I2S_SDI_six_net_0);
I2S_DMA_six:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>Net_674_0,
		trq=>zero,
		nrq=>Net_684);
I2S_six_ws:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"33a8c524-ff44-47f3-a961-44ba9e6b55f9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"SCK",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__I2S_SDI_three_net_0),
		y=>Net_683,
		fb=>(tmpFB_0__I2S_six_ws_net_0),
		analog=>(open),
		io=>(tmpIO_0__I2S_six_ws_net_0),
		siovref=>(tmpSIOVREF__I2S_six_ws_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__I2S_SDI_three_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__I2S_SDI_three_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I2S_six_ws_net_0);
DmaI2S_six:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_684);
\I2Sfive:bI2S:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_743,
		enable=>tmpOE__I2S_SDI_three_net_0,
		clock_out=>\I2Sfive:bI2S:op_clk\);
\I2Sfive:bI2S:CtlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00011111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\I2Sfive:bI2S:op_clk\,
		control=>(\I2Sfive:bI2S:ctrl_reg_out_7\, \I2Sfive:bI2S:ctrl_reg_out_6\, \I2Sfive:bI2S:ctrl_reg_out_5\, \I2Sfive:bI2S:ctrl_reg_out_4\,
			\I2Sfive:bI2S:ctrl_reg_out_3\, \I2Sfive:bI2S:ctrl_reg_out_2\, \I2Sfive:bI2S:ctrl_reg_out_1\, \I2Sfive:bI2S:ctrl_reg_out_0\));
\I2Sfive:bI2S:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1111111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\I2Sfive:bI2S:op_clk\,
		reset=>zero,
		load=>zero,
		enable=>\I2Sfive:bI2S:ctrl_reg_out_2\,
		count=>(\I2Sfive:bI2S:count_6\, \I2Sfive:bI2S:count_5\, \I2Sfive:bI2S:count_4\, \I2Sfive:bI2S:count_3\,
			\I2Sfive:bI2S:count_2\, \I2Sfive:bI2S:count_1\, \I2Sfive:bI2S:count_0\),
		tc=>open);
\I2Sfive:bI2S:Rx:STS[0]:Sts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\I2Sfive:bI2S:op_clk\,
		status=>(zero, zero, zero, zero,
			zero, Net_688_0, \I2Sfive:bI2S:rx_overflow_0\),
		interrupt=>\I2Sfive:bI2S:rx_int_out_0\);
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2Sfive:bI2S:op_clk\,
		cs_addr=>(\I2Sfive:bI2S:rx_state_2\, \I2Sfive:bI2S:rx_state_1\, \I2Sfive:bI2S:rx_state_0\),
		route_si=>\I2Sfive:bI2S:rx_data_in_0\,
		route_ci=>zero,
		f0_load=>\I2Sfive:bI2S:rx_f0_load\,
		f1_load=>\I2Sfive:bI2S:rx_f1_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\I2Sfive:bI2S:pos_clip_cmp_0\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\I2Sfive:bI2S:neg_clip_cmp_0\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>Net_688_0,
		f0_blk_stat=>\I2Sfive:bI2S:rx_f0_full_0\,
		f1_bus_stat=>\I2Sfive:bI2S:rx_f1_n_empty_0\,
		f1_blk_stat=>\I2Sfive:bI2S:rx_f1_full_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
I2S_DMA_five:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>Net_688_0,
		trq=>zero,
		nrq=>Net_698);
I2S_five_ws:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2e8ddec0-af05-49d6-82ff-62ffbd1da6f4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"SCK",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__I2S_SDI_three_net_0),
		y=>Net_697,
		fb=>(tmpFB_0__I2S_five_ws_net_0),
		analog=>(open),
		io=>(tmpIO_0__I2S_five_ws_net_0),
		siovref=>(tmpSIOVREF__I2S_five_ws_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__I2S_SDI_three_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__I2S_SDI_three_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I2S_five_ws_net_0);
DmaI2S_five:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_698);
\I2Sseven:bI2S:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_743,
		enable=>tmpOE__I2S_SDI_three_net_0,
		clock_out=>\I2Sseven:bI2S:op_clk\);
\I2Sseven:bI2S:CtlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00011111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\I2Sseven:bI2S:op_clk\,
		control=>(\I2Sseven:bI2S:ctrl_reg_out_7\, \I2Sseven:bI2S:ctrl_reg_out_6\, \I2Sseven:bI2S:ctrl_reg_out_5\, \I2Sseven:bI2S:ctrl_reg_out_4\,
			\I2Sseven:bI2S:ctrl_reg_out_3\, \I2Sseven:bI2S:ctrl_reg_out_2\, \I2Sseven:bI2S:ctrl_reg_out_1\, \I2Sseven:bI2S:ctrl_reg_out_0\));
\I2Sseven:bI2S:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1111111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\I2Sseven:bI2S:op_clk\,
		reset=>zero,
		load=>zero,
		enable=>\I2Sseven:bI2S:ctrl_reg_out_2\,
		count=>(\I2Sseven:bI2S:count_6\, \I2Sseven:bI2S:count_5\, \I2Sseven:bI2S:count_4\, \I2Sseven:bI2S:count_3\,
			\I2Sseven:bI2S:count_2\, \I2Sseven:bI2S:count_1\, \I2Sseven:bI2S:count_0\),
		tc=>open);
\I2Sseven:bI2S:Rx:STS[0]:Sts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\I2Sseven:bI2S:op_clk\,
		status=>(zero, zero, zero, zero,
			zero, Net_702_0, \I2Sseven:bI2S:rx_overflow_0\),
		interrupt=>\I2Sseven:bI2S:rx_int_out_0\);
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2Sseven:bI2S:op_clk\,
		cs_addr=>(\I2Sseven:bI2S:rx_state_2\, \I2Sseven:bI2S:rx_state_1\, \I2Sseven:bI2S:rx_state_0\),
		route_si=>\I2Sseven:bI2S:rx_data_in_0\,
		route_ci=>zero,
		f0_load=>\I2Sseven:bI2S:rx_f0_load\,
		f1_load=>\I2Sseven:bI2S:rx_f1_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\I2Sseven:bI2S:pos_clip_cmp_0\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\I2Sseven:bI2S:neg_clip_cmp_0\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>Net_702_0,
		f0_blk_stat=>\I2Sseven:bI2S:rx_f0_full_0\,
		f1_bus_stat=>\I2Sseven:bI2S:rx_f1_n_empty_0\,
		f1_blk_stat=>\I2Sseven:bI2S:rx_f1_full_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
I2S_DMA_seven:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>Net_702_0,
		trq=>zero,
		nrq=>Net_712);
I2S_seven_ws:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e0aa78e9-dbf5-43bc-9f70-687b69edca90",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"SCK",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__I2S_SDI_three_net_0),
		y=>Net_711,
		fb=>(tmpFB_0__I2S_seven_ws_net_0),
		analog=>(open),
		io=>(tmpIO_0__I2S_seven_ws_net_0),
		siovref=>(tmpSIOVREF__I2S_seven_ws_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__I2S_SDI_three_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__I2S_SDI_three_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I2S_seven_ws_net_0);
DmaI2S_seven:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_712);
\I2Seight:bI2S:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_743,
		enable=>tmpOE__I2S_SDI_three_net_0,
		clock_out=>\I2Seight:bI2S:op_clk\);
\I2Seight:bI2S:CtlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00011111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\I2Seight:bI2S:op_clk\,
		control=>(\I2Seight:bI2S:ctrl_reg_out_7\, \I2Seight:bI2S:ctrl_reg_out_6\, \I2Seight:bI2S:ctrl_reg_out_5\, \I2Seight:bI2S:ctrl_reg_out_4\,
			\I2Seight:bI2S:ctrl_reg_out_3\, \I2Seight:bI2S:ctrl_reg_out_2\, \I2Seight:bI2S:ctrl_reg_out_1\, \I2Seight:bI2S:ctrl_reg_out_0\));
\I2Seight:bI2S:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1111111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\I2Seight:bI2S:op_clk\,
		reset=>zero,
		load=>zero,
		enable=>\I2Seight:bI2S:ctrl_reg_out_2\,
		count=>(\I2Seight:bI2S:count_6\, \I2Seight:bI2S:count_5\, \I2Seight:bI2S:count_4\, \I2Seight:bI2S:count_3\,
			\I2Seight:bI2S:count_2\, \I2Seight:bI2S:count_1\, \I2Seight:bI2S:count_0\),
		tc=>open);
\I2Seight:bI2S:Rx:STS[0]:Sts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\I2Seight:bI2S:op_clk\,
		status=>(zero, zero, zero, zero,
			zero, Net_716_0, \I2Seight:bI2S:rx_overflow_0\),
		interrupt=>\I2Seight:bI2S:rx_int_out_0\);
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2Seight:bI2S:op_clk\,
		cs_addr=>(\I2Seight:bI2S:rx_state_2\, \I2Seight:bI2S:rx_state_1\, \I2Seight:bI2S:rx_state_0\),
		route_si=>\I2Seight:bI2S:rx_data_in_0\,
		route_ci=>zero,
		f0_load=>\I2Seight:bI2S:rx_f0_load\,
		f1_load=>\I2Seight:bI2S:rx_f1_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\I2Seight:bI2S:pos_clip_cmp_0\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\I2Seight:bI2S:neg_clip_cmp_0\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>Net_716_0,
		f0_blk_stat=>\I2Seight:bI2S:rx_f0_full_0\,
		f1_bus_stat=>\I2Seight:bI2S:rx_f1_n_empty_0\,
		f1_blk_stat=>\I2Seight:bI2S:rx_f1_full_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
I2S_DMA_eight:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>Net_716_0,
		trq=>zero,
		nrq=>Net_726);
I2S_eight_ws:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"94882658-57f3-436e-8612-e3be6245144e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"SCK",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__I2S_SDI_three_net_0),
		y=>Net_725,
		fb=>(tmpFB_0__I2S_eight_ws_net_0),
		analog=>(open),
		io=>(tmpIO_0__I2S_eight_ws_net_0),
		siovref=>(tmpSIOVREF__I2S_eight_ws_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__I2S_SDI_three_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__I2S_SDI_three_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I2S_eight_ws_net_0);
DmaI2S_eight:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_726);
I2S_SDI_five:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b67fce7b-30f7-414e-b6bf-286666ba08d7",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__I2S_SDI_three_net_0),
		y=>(zero),
		fb=>Net_692,
		analog=>(open),
		io=>(tmpIO_0__I2S_SDI_five_net_0),
		siovref=>(tmpSIOVREF__I2S_SDI_five_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__I2S_SDI_three_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__I2S_SDI_three_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I2S_SDI_five_net_0);
I2S_SDI_seven:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"51953730-74a4-4766-a8b6-97d18ec9d7d8",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__I2S_SDI_three_net_0),
		y=>(zero),
		fb=>Net_742,
		analog=>(open),
		io=>(tmpIO_0__I2S_SDI_seven_net_0),
		siovref=>(tmpSIOVREF__I2S_SDI_seven_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__I2S_SDI_three_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__I2S_SDI_three_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I2S_SDI_seven_net_0);
I2S_SDI_eight:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"60032d31-c774-4ae0-88ec-d8f0867a6cfa",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__I2S_SDI_three_net_0),
		y=>(zero),
		fb=>Net_720,
		analog=>(open),
		io=>(tmpIO_0__I2S_SDI_eight_net_0),
		siovref=>(tmpSIOVREF__I2S_SDI_eight_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__I2S_SDI_three_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__I2S_SDI_three_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I2S_SDI_eight_net_0);
DMA_TX:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>Net_747,
		trq=>zero,
		nrq=>Net_749);
Net_268:cy_dff
	PORT MAP(d=>Net_268D,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>Net_268);
\I2Sthree:bI2S:reset\:cy_dff
	PORT MAP(d=>\I2Sthree:bI2S:reset\\D\,
		clk=>\I2Sthree:bI2S:op_clk\,
		q=>\I2Sthree:bI2S:reset\);
\I2Sthree:bI2S:channel\:cy_dff
	PORT MAP(d=>\I2Sthree:bI2S:channel\\D\,
		clk=>\I2Sthree:bI2S:op_clk\,
		q=>Net_625);
\I2Sthree:bI2S:rx_f0_load\:cy_dff
	PORT MAP(d=>\I2Sthree:bI2S:rx_f0_load\\D\,
		clk=>\I2Sthree:bI2S:op_clk\,
		q=>\I2Sthree:bI2S:rx_f0_load\);
\I2Sthree:bI2S:rx_state_2\:cy_dff
	PORT MAP(d=>\I2Sthree:bI2S:rx_state_2\\D\,
		clk=>\I2Sthree:bI2S:op_clk\,
		q=>\I2Sthree:bI2S:rx_state_2\);
\I2Sthree:bI2S:rx_state_1\:cy_dff
	PORT MAP(d=>\I2Sthree:bI2S:rx_state_1\\D\,
		clk=>\I2Sthree:bI2S:op_clk\,
		q=>\I2Sthree:bI2S:rx_state_1\);
\I2Sthree:bI2S:rx_state_0\:cy_dff
	PORT MAP(d=>\I2Sthree:bI2S:rx_state_0\\D\,
		clk=>\I2Sthree:bI2S:op_clk\,
		q=>\I2Sthree:bI2S:rx_state_0\);
\I2Sthree:bI2S:rx_f1_load\:cy_dff
	PORT MAP(d=>zero,
		clk=>\I2Sthree:bI2S:op_clk\,
		q=>\I2Sthree:bI2S:rx_f1_load\);
\I2Sthree:bI2S:rx_overflow_sticky\:cy_dff
	PORT MAP(d=>\I2Sthree:bI2S:rx_overflow_sticky\\D\,
		clk=>\I2Sthree:bI2S:op_clk\,
		q=>\I2Sthree:bI2S:rx_overflow_sticky\);
\I2Sthree:bI2S:rxenable\:cy_dff
	PORT MAP(d=>\I2Sthree:bI2S:rxenable\\D\,
		clk=>\I2Sthree:bI2S:op_clk\,
		q=>\I2Sthree:bI2S:rxenable\);
\I2Sthree:bI2S:rx_int_reg\:cy_dff
	PORT MAP(d=>\I2Sthree:bI2S:rx_int_out_0\,
		clk=>\I2Sthree:bI2S:op_clk\,
		q=>\I2Sthree:bI2S:rx_int_reg\);
\I2Sthree:bI2S:rx_data_in_0\:cy_dff
	PORT MAP(d=>\I2Sthree:bI2S:rx_data_in_0\\D\,
		clk=>\I2Sthree:bI2S:op_clk\,
		q=>\I2Sthree:bI2S:rx_data_in_0\);
Net_263:cy_dff
	PORT MAP(d=>Net_263D,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>Net_263);
\SPIM:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:so_send_reg\);
\SPIM:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:state_2\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:state_2\);
\SPIM:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:state_1\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:state_1\);
\SPIM:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:state_0\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:state_0\);
\SPIM:BSPIM:mosi_hs_reg\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:mosi_hs_reg\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:mosi_hs_reg\);
\SPIM:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:mosi_pre_reg\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:mosi_pre_reg\);
\SPIM:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:mosi_pre_reg\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:mosi_reg\);
\SPIM:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:load_cond\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:load_cond\);
\SPIM:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:load_rx_data\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:dpcounter_one_reg\);
\SPIM:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:mosi_from_dp\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:mosi_from_dp_reg\);
\SPIM:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:ld_ident\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:ld_ident\);
\SPIM:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:cnt_enable\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:cnt_enable\);
\I2Sone:bI2S:reset\:cy_dff
	PORT MAP(d=>\I2Sone:bI2S:reset\\D\,
		clk=>\I2Sone:bI2S:op_clk\,
		q=>\I2Sone:bI2S:reset\);
\I2Sone:bI2S:channel\:cy_dff
	PORT MAP(d=>\I2Sone:bI2S:channel\\D\,
		clk=>\I2Sone:bI2S:op_clk\,
		q=>Net_739);
\I2Sone:bI2S:rx_f0_load\:cy_dff
	PORT MAP(d=>\I2Sone:bI2S:rx_f0_load\\D\,
		clk=>\I2Sone:bI2S:op_clk\,
		q=>\I2Sone:bI2S:rx_f0_load\);
\I2Sone:bI2S:rx_state_2\:cy_dff
	PORT MAP(d=>\I2Sone:bI2S:rx_state_2\\D\,
		clk=>\I2Sone:bI2S:op_clk\,
		q=>\I2Sone:bI2S:rx_state_2\);
\I2Sone:bI2S:rx_state_1\:cy_dff
	PORT MAP(d=>\I2Sone:bI2S:rx_state_1\\D\,
		clk=>\I2Sone:bI2S:op_clk\,
		q=>\I2Sone:bI2S:rx_state_1\);
\I2Sone:bI2S:rx_state_0\:cy_dff
	PORT MAP(d=>\I2Sone:bI2S:rx_state_0\\D\,
		clk=>\I2Sone:bI2S:op_clk\,
		q=>\I2Sone:bI2S:rx_state_0\);
\I2Sone:bI2S:rx_f1_load\:cy_dff
	PORT MAP(d=>zero,
		clk=>\I2Sone:bI2S:op_clk\,
		q=>\I2Sone:bI2S:rx_f1_load\);
\I2Sone:bI2S:rx_overflow_sticky\:cy_dff
	PORT MAP(d=>\I2Sone:bI2S:rx_overflow_sticky\\D\,
		clk=>\I2Sone:bI2S:op_clk\,
		q=>\I2Sone:bI2S:rx_overflow_sticky\);
\I2Sone:bI2S:rxenable\:cy_dff
	PORT MAP(d=>\I2Sone:bI2S:rxenable\\D\,
		clk=>\I2Sone:bI2S:op_clk\,
		q=>\I2Sone:bI2S:rxenable\);
\I2Sone:bI2S:rx_int_reg\:cy_dff
	PORT MAP(d=>\I2Sone:bI2S:rx_int_out_0\,
		clk=>\I2Sone:bI2S:op_clk\,
		q=>\I2Sone:bI2S:rx_int_reg\);
\I2Sone:bI2S:rx_data_in_0\:cy_dff
	PORT MAP(d=>\I2Sone:bI2S:rx_data_in_0\\D\,
		clk=>\I2Sone:bI2S:op_clk\,
		q=>\I2Sone:bI2S:rx_data_in_0\);
\I2Stwo:bI2S:reset\:cy_dff
	PORT MAP(d=>\I2Stwo:bI2S:reset\\D\,
		clk=>\I2Stwo:bI2S:op_clk\,
		q=>\I2Stwo:bI2S:reset\);
\I2Stwo:bI2S:channel\:cy_dff
	PORT MAP(d=>\I2Stwo:bI2S:channel\\D\,
		clk=>\I2Stwo:bI2S:op_clk\,
		q=>Net_74);
\I2Stwo:bI2S:rx_f0_load\:cy_dff
	PORT MAP(d=>\I2Stwo:bI2S:rx_f0_load\\D\,
		clk=>\I2Stwo:bI2S:op_clk\,
		q=>\I2Stwo:bI2S:rx_f0_load\);
\I2Stwo:bI2S:rx_state_2\:cy_dff
	PORT MAP(d=>\I2Stwo:bI2S:rx_state_2\\D\,
		clk=>\I2Stwo:bI2S:op_clk\,
		q=>\I2Stwo:bI2S:rx_state_2\);
\I2Stwo:bI2S:rx_state_1\:cy_dff
	PORT MAP(d=>\I2Stwo:bI2S:rx_state_1\\D\,
		clk=>\I2Stwo:bI2S:op_clk\,
		q=>\I2Stwo:bI2S:rx_state_1\);
\I2Stwo:bI2S:rx_state_0\:cy_dff
	PORT MAP(d=>\I2Stwo:bI2S:rx_state_0\\D\,
		clk=>\I2Stwo:bI2S:op_clk\,
		q=>\I2Stwo:bI2S:rx_state_0\);
\I2Stwo:bI2S:rx_f1_load\:cy_dff
	PORT MAP(d=>zero,
		clk=>\I2Stwo:bI2S:op_clk\,
		q=>\I2Stwo:bI2S:rx_f1_load\);
\I2Stwo:bI2S:rx_overflow_sticky\:cy_dff
	PORT MAP(d=>\I2Stwo:bI2S:rx_overflow_sticky\\D\,
		clk=>\I2Stwo:bI2S:op_clk\,
		q=>\I2Stwo:bI2S:rx_overflow_sticky\);
\I2Stwo:bI2S:rxenable\:cy_dff
	PORT MAP(d=>\I2Stwo:bI2S:rxenable\\D\,
		clk=>\I2Stwo:bI2S:op_clk\,
		q=>\I2Stwo:bI2S:rxenable\);
\I2Stwo:bI2S:rx_int_reg\:cy_dff
	PORT MAP(d=>\I2Stwo:bI2S:rx_int_out_0\,
		clk=>\I2Stwo:bI2S:op_clk\,
		q=>\I2Stwo:bI2S:rx_int_reg\);
\I2Stwo:bI2S:rx_data_in_0\:cy_dff
	PORT MAP(d=>\I2Stwo:bI2S:rx_data_in_0\\D\,
		clk=>\I2Stwo:bI2S:op_clk\,
		q=>\I2Stwo:bI2S:rx_data_in_0\);
\I2Sfour:bI2S:reset\:cy_dff
	PORT MAP(d=>\I2Sfour:bI2S:reset\\D\,
		clk=>\I2Sfour:bI2S:op_clk\,
		q=>\I2Sfour:bI2S:reset\);
\I2Sfour:bI2S:channel\:cy_dff
	PORT MAP(d=>\I2Sfour:bI2S:channel\\D\,
		clk=>\I2Sfour:bI2S:op_clk\,
		q=>Net_668);
\I2Sfour:bI2S:rx_f0_load\:cy_dff
	PORT MAP(d=>\I2Sfour:bI2S:rx_f0_load\\D\,
		clk=>\I2Sfour:bI2S:op_clk\,
		q=>\I2Sfour:bI2S:rx_f0_load\);
\I2Sfour:bI2S:rx_state_2\:cy_dff
	PORT MAP(d=>\I2Sfour:bI2S:rx_state_2\\D\,
		clk=>\I2Sfour:bI2S:op_clk\,
		q=>\I2Sfour:bI2S:rx_state_2\);
\I2Sfour:bI2S:rx_state_1\:cy_dff
	PORT MAP(d=>\I2Sfour:bI2S:rx_state_1\\D\,
		clk=>\I2Sfour:bI2S:op_clk\,
		q=>\I2Sfour:bI2S:rx_state_1\);
\I2Sfour:bI2S:rx_state_0\:cy_dff
	PORT MAP(d=>\I2Sfour:bI2S:rx_state_0\\D\,
		clk=>\I2Sfour:bI2S:op_clk\,
		q=>\I2Sfour:bI2S:rx_state_0\);
\I2Sfour:bI2S:rx_f1_load\:cy_dff
	PORT MAP(d=>zero,
		clk=>\I2Sfour:bI2S:op_clk\,
		q=>\I2Sfour:bI2S:rx_f1_load\);
\I2Sfour:bI2S:rx_overflow_sticky\:cy_dff
	PORT MAP(d=>\I2Sfour:bI2S:rx_overflow_sticky\\D\,
		clk=>\I2Sfour:bI2S:op_clk\,
		q=>\I2Sfour:bI2S:rx_overflow_sticky\);
\I2Sfour:bI2S:rxenable\:cy_dff
	PORT MAP(d=>\I2Sfour:bI2S:rxenable\\D\,
		clk=>\I2Sfour:bI2S:op_clk\,
		q=>\I2Sfour:bI2S:rxenable\);
\I2Sfour:bI2S:rx_int_reg\:cy_dff
	PORT MAP(d=>\I2Sfour:bI2S:rx_int_out_0\,
		clk=>\I2Sfour:bI2S:op_clk\,
		q=>\I2Sfour:bI2S:rx_int_reg\);
\I2Sfour:bI2S:rx_data_in_0\:cy_dff
	PORT MAP(d=>\I2Sfour:bI2S:rx_data_in_0\\D\,
		clk=>\I2Sfour:bI2S:op_clk\,
		q=>\I2Sfour:bI2S:rx_data_in_0\);
\I2Ssix:bI2S:reset\:cy_dff
	PORT MAP(d=>\I2Ssix:bI2S:reset\\D\,
		clk=>\I2Ssix:bI2S:op_clk\,
		q=>\I2Ssix:bI2S:reset\);
\I2Ssix:bI2S:channel\:cy_dff
	PORT MAP(d=>\I2Ssix:bI2S:channel\\D\,
		clk=>\I2Ssix:bI2S:op_clk\,
		q=>Net_683);
\I2Ssix:bI2S:rx_f0_load\:cy_dff
	PORT MAP(d=>\I2Ssix:bI2S:rx_f0_load\\D\,
		clk=>\I2Ssix:bI2S:op_clk\,
		q=>\I2Ssix:bI2S:rx_f0_load\);
\I2Ssix:bI2S:rx_state_2\:cy_dff
	PORT MAP(d=>\I2Ssix:bI2S:rx_state_2\\D\,
		clk=>\I2Ssix:bI2S:op_clk\,
		q=>\I2Ssix:bI2S:rx_state_2\);
\I2Ssix:bI2S:rx_state_1\:cy_dff
	PORT MAP(d=>\I2Ssix:bI2S:rx_state_1\\D\,
		clk=>\I2Ssix:bI2S:op_clk\,
		q=>\I2Ssix:bI2S:rx_state_1\);
\I2Ssix:bI2S:rx_state_0\:cy_dff
	PORT MAP(d=>\I2Ssix:bI2S:rx_state_0\\D\,
		clk=>\I2Ssix:bI2S:op_clk\,
		q=>\I2Ssix:bI2S:rx_state_0\);
\I2Ssix:bI2S:rx_f1_load\:cy_dff
	PORT MAP(d=>zero,
		clk=>\I2Ssix:bI2S:op_clk\,
		q=>\I2Ssix:bI2S:rx_f1_load\);
\I2Ssix:bI2S:rx_overflow_sticky\:cy_dff
	PORT MAP(d=>\I2Ssix:bI2S:rx_overflow_sticky\\D\,
		clk=>\I2Ssix:bI2S:op_clk\,
		q=>\I2Ssix:bI2S:rx_overflow_sticky\);
\I2Ssix:bI2S:rxenable\:cy_dff
	PORT MAP(d=>\I2Ssix:bI2S:rxenable\\D\,
		clk=>\I2Ssix:bI2S:op_clk\,
		q=>\I2Ssix:bI2S:rxenable\);
\I2Ssix:bI2S:rx_int_reg\:cy_dff
	PORT MAP(d=>\I2Ssix:bI2S:rx_int_out_0\,
		clk=>\I2Ssix:bI2S:op_clk\,
		q=>\I2Ssix:bI2S:rx_int_reg\);
\I2Ssix:bI2S:rx_data_in_0\:cy_dff
	PORT MAP(d=>\I2Ssix:bI2S:rx_data_in_0\\D\,
		clk=>\I2Ssix:bI2S:op_clk\,
		q=>\I2Ssix:bI2S:rx_data_in_0\);
\I2Sfive:bI2S:reset\:cy_dff
	PORT MAP(d=>\I2Sfive:bI2S:reset\\D\,
		clk=>\I2Sfive:bI2S:op_clk\,
		q=>\I2Sfive:bI2S:reset\);
\I2Sfive:bI2S:channel\:cy_dff
	PORT MAP(d=>\I2Sfive:bI2S:channel\\D\,
		clk=>\I2Sfive:bI2S:op_clk\,
		q=>Net_697);
\I2Sfive:bI2S:rx_f0_load\:cy_dff
	PORT MAP(d=>\I2Sfive:bI2S:rx_f0_load\\D\,
		clk=>\I2Sfive:bI2S:op_clk\,
		q=>\I2Sfive:bI2S:rx_f0_load\);
\I2Sfive:bI2S:rx_state_2\:cy_dff
	PORT MAP(d=>\I2Sfive:bI2S:rx_state_2\\D\,
		clk=>\I2Sfive:bI2S:op_clk\,
		q=>\I2Sfive:bI2S:rx_state_2\);
\I2Sfive:bI2S:rx_state_1\:cy_dff
	PORT MAP(d=>\I2Sfive:bI2S:rx_state_1\\D\,
		clk=>\I2Sfive:bI2S:op_clk\,
		q=>\I2Sfive:bI2S:rx_state_1\);
\I2Sfive:bI2S:rx_state_0\:cy_dff
	PORT MAP(d=>\I2Sfive:bI2S:rx_state_0\\D\,
		clk=>\I2Sfive:bI2S:op_clk\,
		q=>\I2Sfive:bI2S:rx_state_0\);
\I2Sfive:bI2S:rx_f1_load\:cy_dff
	PORT MAP(d=>zero,
		clk=>\I2Sfive:bI2S:op_clk\,
		q=>\I2Sfive:bI2S:rx_f1_load\);
\I2Sfive:bI2S:rx_overflow_sticky\:cy_dff
	PORT MAP(d=>\I2Sfive:bI2S:rx_overflow_sticky\\D\,
		clk=>\I2Sfive:bI2S:op_clk\,
		q=>\I2Sfive:bI2S:rx_overflow_sticky\);
\I2Sfive:bI2S:rxenable\:cy_dff
	PORT MAP(d=>\I2Sfive:bI2S:rxenable\\D\,
		clk=>\I2Sfive:bI2S:op_clk\,
		q=>\I2Sfive:bI2S:rxenable\);
\I2Sfive:bI2S:rx_int_reg\:cy_dff
	PORT MAP(d=>\I2Sfive:bI2S:rx_int_out_0\,
		clk=>\I2Sfive:bI2S:op_clk\,
		q=>\I2Sfive:bI2S:rx_int_reg\);
\I2Sfive:bI2S:rx_data_in_0\:cy_dff
	PORT MAP(d=>\I2Sfive:bI2S:rx_data_in_0\\D\,
		clk=>\I2Sfive:bI2S:op_clk\,
		q=>\I2Sfive:bI2S:rx_data_in_0\);
\I2Sseven:bI2S:reset\:cy_dff
	PORT MAP(d=>\I2Sseven:bI2S:reset\\D\,
		clk=>\I2Sseven:bI2S:op_clk\,
		q=>\I2Sseven:bI2S:reset\);
\I2Sseven:bI2S:channel\:cy_dff
	PORT MAP(d=>\I2Sseven:bI2S:channel\\D\,
		clk=>\I2Sseven:bI2S:op_clk\,
		q=>Net_711);
\I2Sseven:bI2S:rx_f0_load\:cy_dff
	PORT MAP(d=>\I2Sseven:bI2S:rx_f0_load\\D\,
		clk=>\I2Sseven:bI2S:op_clk\,
		q=>\I2Sseven:bI2S:rx_f0_load\);
\I2Sseven:bI2S:rx_state_2\:cy_dff
	PORT MAP(d=>\I2Sseven:bI2S:rx_state_2\\D\,
		clk=>\I2Sseven:bI2S:op_clk\,
		q=>\I2Sseven:bI2S:rx_state_2\);
\I2Sseven:bI2S:rx_state_1\:cy_dff
	PORT MAP(d=>\I2Sseven:bI2S:rx_state_1\\D\,
		clk=>\I2Sseven:bI2S:op_clk\,
		q=>\I2Sseven:bI2S:rx_state_1\);
\I2Sseven:bI2S:rx_state_0\:cy_dff
	PORT MAP(d=>\I2Sseven:bI2S:rx_state_0\\D\,
		clk=>\I2Sseven:bI2S:op_clk\,
		q=>\I2Sseven:bI2S:rx_state_0\);
\I2Sseven:bI2S:rx_f1_load\:cy_dff
	PORT MAP(d=>zero,
		clk=>\I2Sseven:bI2S:op_clk\,
		q=>\I2Sseven:bI2S:rx_f1_load\);
\I2Sseven:bI2S:rx_overflow_sticky\:cy_dff
	PORT MAP(d=>\I2Sseven:bI2S:rx_overflow_sticky\\D\,
		clk=>\I2Sseven:bI2S:op_clk\,
		q=>\I2Sseven:bI2S:rx_overflow_sticky\);
\I2Sseven:bI2S:rxenable\:cy_dff
	PORT MAP(d=>\I2Sseven:bI2S:rxenable\\D\,
		clk=>\I2Sseven:bI2S:op_clk\,
		q=>\I2Sseven:bI2S:rxenable\);
\I2Sseven:bI2S:rx_int_reg\:cy_dff
	PORT MAP(d=>\I2Sseven:bI2S:rx_int_out_0\,
		clk=>\I2Sseven:bI2S:op_clk\,
		q=>\I2Sseven:bI2S:rx_int_reg\);
\I2Sseven:bI2S:rx_data_in_0\:cy_dff
	PORT MAP(d=>\I2Sseven:bI2S:rx_data_in_0\\D\,
		clk=>\I2Sseven:bI2S:op_clk\,
		q=>\I2Sseven:bI2S:rx_data_in_0\);
\I2Seight:bI2S:reset\:cy_dff
	PORT MAP(d=>\I2Seight:bI2S:reset\\D\,
		clk=>\I2Seight:bI2S:op_clk\,
		q=>\I2Seight:bI2S:reset\);
\I2Seight:bI2S:channel\:cy_dff
	PORT MAP(d=>\I2Seight:bI2S:channel\\D\,
		clk=>\I2Seight:bI2S:op_clk\,
		q=>Net_725);
\I2Seight:bI2S:rx_f0_load\:cy_dff
	PORT MAP(d=>\I2Seight:bI2S:rx_f0_load\\D\,
		clk=>\I2Seight:bI2S:op_clk\,
		q=>\I2Seight:bI2S:rx_f0_load\);
\I2Seight:bI2S:rx_state_2\:cy_dff
	PORT MAP(d=>\I2Seight:bI2S:rx_state_2\\D\,
		clk=>\I2Seight:bI2S:op_clk\,
		q=>\I2Seight:bI2S:rx_state_2\);
\I2Seight:bI2S:rx_state_1\:cy_dff
	PORT MAP(d=>\I2Seight:bI2S:rx_state_1\\D\,
		clk=>\I2Seight:bI2S:op_clk\,
		q=>\I2Seight:bI2S:rx_state_1\);
\I2Seight:bI2S:rx_state_0\:cy_dff
	PORT MAP(d=>\I2Seight:bI2S:rx_state_0\\D\,
		clk=>\I2Seight:bI2S:op_clk\,
		q=>\I2Seight:bI2S:rx_state_0\);
\I2Seight:bI2S:rx_f1_load\:cy_dff
	PORT MAP(d=>zero,
		clk=>\I2Seight:bI2S:op_clk\,
		q=>\I2Seight:bI2S:rx_f1_load\);
\I2Seight:bI2S:rx_overflow_sticky\:cy_dff
	PORT MAP(d=>\I2Seight:bI2S:rx_overflow_sticky\\D\,
		clk=>\I2Seight:bI2S:op_clk\,
		q=>\I2Seight:bI2S:rx_overflow_sticky\);
\I2Seight:bI2S:rxenable\:cy_dff
	PORT MAP(d=>\I2Seight:bI2S:rxenable\\D\,
		clk=>\I2Seight:bI2S:op_clk\,
		q=>\I2Seight:bI2S:rxenable\);
\I2Seight:bI2S:rx_int_reg\:cy_dff
	PORT MAP(d=>\I2Seight:bI2S:rx_int_out_0\,
		clk=>\I2Seight:bI2S:op_clk\,
		q=>\I2Seight:bI2S:rx_int_reg\);
\I2Seight:bI2S:rx_data_in_0\:cy_dff
	PORT MAP(d=>\I2Seight:bI2S:rx_data_in_0\\D\,
		clk=>\I2Seight:bI2S:op_clk\,
		q=>\I2Seight:bI2S:rx_data_in_0\);

END R_T_L;
