@misc{amba,
	organization = {ARM Limited},
	edition = {2.0},
	TITLE = {AMBA Specification},
	howpublished = "\url{https://developer.arm.com/docs/ihi0011/a/amba-specification-rev-20}",
	YEAR = {1999},
        pages = {35-92},
	note = {Accessed: 20/02/2020}
}

@misc{amba3,
	organization = {ARM Limited},
	edition = {1.0},
	TITLE = {AMBA 3 AHBLite protocol},
        howpublished = "\url{https://developer.arm.com/docs/ihi0033/a/amba-3-ahb-lite-protocol-specification-v10}",
	YEAR = {2006},
	note = {Accessed: 21/02/2020}
}

@misc{ambacomp,
	organization = {ARM Limited},
	edition = {r3p0},
	TITLE = {AMBA Design Kit},
	howpublished = "\url{http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0243c/index.html}",
	YEAR = {2007},
	note = {Pages: Appendix A1, Accessed: 20/02/2020}
}

@misc{gapfree,
       organization = {Onespin},
       edition = {2020.1.0},
       TITLE = {GapFreeVerification Guide (ITL)},
       howpublished = {Onespin documentation},
       YEAR = {2020},
    
}

@misc{clust,
       organization = {Onespin},
       edition = {2020.1.0},
       TITLE = {GapFreeVerification Guide (ITL)},
       howpublished = {Onespin documentation},
       note = {Pages: 147 - 149},
       YEAR = {2020},
    
}

@misc{ahbsys,
     title = {AHB system generator},
     howpublished= "\url{https://opencores.org/projects/ahb\_system\_generator}",
     note = {Accessed: 2019-11-12}
}

@misc{ahbmem,
  title = {AHB3Lite Memory},
  note = {Accessed: 2020-01-15},
  howpublished = "\url{https://github.com/RoaLogic/ahb3lite\_memory}",
}


@manual{descam,
        author = {Tobias Ludwig},
        title = {Design from SystemC Abstract Models},
        date = {january 28, 2019},
        language = {English},
        version = {Version 2.0},
        organization = {Techniche Universität Kaiserslautern},
        pagetotal = {20},
        
}

@MISC{onespin,
  author = {{Onespin Solutions GmbH}},
  title = {{OneSpin 360 DV-Verify}},
  howpublished = "\url{https://www.onespin.com/products/360-dv-verify/}",
  key = {onespin},
}

@MISC{bormannbusch,
  author = {J{\"o}rg Bormann and Holger Busch},
  title = {{Verfahren zur Bestimmung der G\"ute einer Menge von Eigenschaften
	(Method for determining the quality of a set of properties)}},
  howpublished = {European Patent Application, Publication Number EP1764715},
  month = {09},
  year = {2005},
  owner = {nguyen},
  timestamp = {2008.07.16}
}

@ARTICLE{2014-UrdahlStoffel.etal,
  author = {Joakim Urdahl and Dominik Stoffel and Wolfgang Kunz},
  title = {Path Predicate Abstraction for Sound System-Level Models of {RT}-Level
	Circuit Designs},
  journal = {IEEE Transactions On Computer-Aided Design of Integrated Circuits
	and Systems (TCAD)},
  year = {2014},
  volume = {33},
  pages = {291--304},
  number = {2},
  month = {Feb.},
  file = {2014-UrdahlStoffel.etal.pdf:files/2014-UrdahlStoffel.etal.pdf:PDF},
  owner = {stoffel},
  timestamp = {2014.02.03}
}

@ARTICLE{pddref,
author={T. {Ludwig} and J. {Urdahl} and D. {Stoffel} and W. {Kunz}},
journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
title={Properties First – Correct-By-Construction RTL Design in System-Level Design Flows},
year={2019},
volume={},
number={},
pages={1-1},
keywords={Hardware;Integrated circuit modeling;Software;Prototypes;Computational modeling;Hardware design languages;RTL design;system-level design;formal verification;path predicate abstraction.},
doi={10.1109/TCAD.2019.2921319},
ISSN={1937-4151},
month={},}

@INPROCEEDINGS{ahbformal,
author={ {Nguyen Son Lam} and D. M. {Nguyen}},
booktitle={2014 IEEE Fifth International Conference on Communications and Electronics (ICCE)},
title={AHB-master controller formal compliance verification},
year={2014},
volume={},
number={},
pages={340-345},
keywords={hardware description languages;industrial property;logic design;microcontrollers;AHB-master controller formal compliance verification;verification intellectual property core;advanced microcontroller bus architecture advance high-performance bus compliance verification;interval property language;system Verilog assertion;on-chip communications standard;microcontrollers;Clocks;System-on-chip;Formal Verification;AVB;System Verilog Assertion;AHB;Interval;Model;Checking},
doi={10.1109/CCE.2014.6916727},
ISSN={null},
month={July},}
