- 👋 Hi, I’m @duyf09
- 👀 I’m interested in hardware design using Xilinx FPGA
- 🌱 I’m currently learning verilog and Zynq Soc programmming
- 💞️ I’m looking to collaborate on ...
- 📫 How to reach me ...

<!---
duyf09/duyf09 is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
