// Seed: 2773340212
module module_0 #(
    parameter id_1 = 32'd52
);
  genvar _id_1;
  wire [id_1 : id_1] id_2, id_3;
  assign module_1.id_0 = 0;
  wire id_4;
endmodule : SymbolIdentifier
module module_1 #(
    parameter id_0 = 32'd56
) (
    input tri0 _id_0
);
  logic id_2, id_3 = id_2;
  logic [7:0][id_0 : -1] id_4;
  wire [1  &  1 : 1] id_5;
  assign id_4 = 1;
  module_0 modCall_1 ();
  wire id_6;
  parameter [1 : 1] id_7 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output reg id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input logic [7:0] id_2;
  output wire id_1;
  module_0 modCall_1 ();
  always id_6 <= id_3;
  logic id_7;
  ;
  wire id_8 = id_2[-1 : 1];
endmodule
