{"sha": "2fa9ee8fe709332458ce086676c885d83c6ea7d2", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MmZhOWVlOGZlNzA5MzMyNDU4Y2UwODY2NzZjODg1ZDgzYzZlYTdkMg==", "commit": {"author": {"name": "Alexander Ivchenko", "email": "alexander.ivchenko@intel.com", "date": "2014-10-16T05:41:51Z"}, "committer": {"name": "Kirill Yukhin", "email": "kyukhin@gcc.gnu.org", "date": "2014-10-16T05:41:51Z"}, "message": "AVX-512. 76/n. Extend int 2 float conversions.\n\ngcc/\n\t* config/i386/sse.md\n\t(define_expand \"floatuns<sseintvecmodelower><mode>2\"): Extend to\n\tsupport AVX-512VL instructions.\n\nCo-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com>\nCo-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com>\nCo-Authored-By: Ilya Tocar <ilya.tocar@intel.com>\nCo-Authored-By: Ilya Verbin <ilya.verbin@intel.com>\nCo-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com>\nCo-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com>\nCo-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com>\n\nFrom-SVN: r216297", "tree": {"sha": "5bb82bbc5d524030f82a4d205ed00d43671606ab", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/5bb82bbc5d524030f82a4d205ed00d43671606ab"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/2fa9ee8fe709332458ce086676c885d83c6ea7d2", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2fa9ee8fe709332458ce086676c885d83c6ea7d2", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2fa9ee8fe709332458ce086676c885d83c6ea7d2", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2fa9ee8fe709332458ce086676c885d83c6ea7d2/comments", "author": null, "committer": null, "parents": [{"sha": "5b8300ea26b41124950fabf8f7c69624d9657334", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5b8300ea26b41124950fabf8f7c69624d9657334", "html_url": "https://github.com/Rust-GCC/gccrs/commit/5b8300ea26b41124950fabf8f7c69624d9657334"}], "stats": {"total": 21, "additions": 21, "deletions": 0}, "files": [{"sha": "349b3037d0d4871b1a9260d8a09ba52bb4afde41", "filename": "gcc/ChangeLog", "status": "modified", "additions": 13, "deletions": 0, "changes": 13, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2fa9ee8fe709332458ce086676c885d83c6ea7d2/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2fa9ee8fe709332458ce086676c885d83c6ea7d2/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=2fa9ee8fe709332458ce086676c885d83c6ea7d2", "patch": "@@ -1,3 +1,16 @@\n+2014-10-16  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n+\t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n+\t    Anna Tikhonova  <anna.tikhonova@intel.com>\n+\t    Ilya Tocar  <ilya.tocar@intel.com>\n+\t    Andrey Turetskiy  <andrey.turetskiy@intel.com>\n+\t    Ilya Verbin  <ilya.verbin@intel.com>\n+\t    Kirill Yukhin  <kirill.yukhin@intel.com>\n+\t    Michael Zolotukhin  <michael.v.zolotukhin@intel.com>\n+\n+\t* config/i386/sse.md\n+\t(define_expand \"floatuns<sseintvecmodelower><mode>2\"): Extend to\n+\tsupport AVX-512VL instructions.\n+\n 2014-10-16  DJ Delorie  <dj@redhat.com>\n \n \t* tree-core.h: Fix comment to not assume pointers are multiples of"}, {"sha": "dcb53dfa897be40921c0b75c9be9ba577b5ae0de", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2fa9ee8fe709332458ce086676c885d83c6ea7d2/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2fa9ee8fe709332458ce086676c885d83c6ea7d2/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=2fa9ee8fe709332458ce086676c885d83c6ea7d2", "patch": "@@ -4013,6 +4013,14 @@\n {\n   if (<MODE>mode == V16SFmode)\n     emit_insn (gen_ufloatv16siv16sf2 (operands[0], operands[1]));\n+  else\n+    if (TARGET_AVX512VL)\n+      {\n+\tif (<MODE>mode == V4SFmode)\n+\t  emit_insn (gen_ufloatv4siv4sf2 (operands[0], operands[1]));\n+\telse\n+\t  emit_insn (gen_ufloatv8siv8sf2 (operands[0], operands[1]));\n+      }\n   else\n     ix86_expand_vector_convert_uns_vsivsf (operands[0], operands[1]);\n "}]}