# ğŸŒ€ **Pipelining â€“ Speed Up Like a Pro CPU** ğŸš€

---

### ğŸ§¼ Pipelined Laundry Analogy ğŸ‘šğŸ‘–

- Do multiple loads **in parallel** = **Pipelining**
- â±ï¸ Total time with 4 loads:
  - **Non-pipelined**: `4 * 2 = 8 units`
  - **Pipelined**: `3.5 units`
  - \*\*Speedup = 8 / 3.5 â‰ˆ 2.3x` âš¡
- Non-stop washing:
  - **Speedup =** `2n / (0.5n + 1.5) â‰ˆ 4x` ğŸŒ€

> âœ… **Takeaway**: Pipelining = overlapping execution = major speedup ğŸ”¥

---

## ğŸ§  MIPS 5-Stage Pipeline ğŸ’¡

1. **IF** â€“ Instruction Fetch ğŸ§¾
2. **ID** â€“ Instruction Decode & Register Read ğŸ§ 
3. **EX** â€“ Execute or Address Calc ğŸ”¢
4. **MEM** â€“ Access Memory ğŸ“¦
5. **WB** â€“ Write Back to Register âœï¸

> ğŸ“¦ Each instruction goes through **all 5 stages**, one per clock cycle

---

## â²ï¸ **Pipeline vs. Single-Cycle Timing**

| Instruction | IF  | ID  | EX  | MEM | WB  | â± Total (Single-Cycle) |
| ----------- | --- | --- | --- | --- | --- | ----------------------- |
| `lw`        | 200 | 100 | 200 | 200 | 100 | **800ps** ğŸ¢            |
| `sw`        | 200 | 100 | 200 | 200 | â€”   | **700ps**               |
| `R-type`    | 200 | 100 | 200 | â€”   | 100 | **600ps**               |
| `beq`       | 200 | 100 | 200 | â€”   | â€”   | **500ps**               |

- âœ… **Pipelined Clock Time** = **200ps**
- âŒ **Single-Cycle Clock Time** = **800ps**

> ğŸ”¥ Speedup from pipelining = **ideal 4x** (if perfectly balanced)

---

## ğŸš€ Pipeline Speedup Magic

- ğŸ§  Speedup = `Time_nonpipelined / Time_pipelined`
- If all stages are equal â†’ Speedup â‰ˆ **# of stages**
- **BUT** real stages vary â¡ï¸ actual speedup is less ğŸŒ
- Pipelining boosts **throughput**, not individual instruction **latency**

---

## ğŸ¯ MIPS: Pipelining-Friendly ISA ğŸ’–

MIPS is designed to pipeline smoothly like butter ğŸ§ˆ

1. âœ… All instructions = 32-bit â¡ï¸ Easy decode ğŸ“
2. âœ… Few formats â¡ï¸ Quick decode + register read in 1 step ğŸ’¨
3. âœ… Memory only used in `lw/sw` â¡ï¸ Address in EX, Memory in MEM ğŸ“¦
4. âœ… Word-aligned operands â¡ï¸ No weird memory cases ğŸ™…â€â™€ï¸

---

## âš ï¸ Pipeline Hazards â€“ The Enemies ğŸ‘¾

### 1ï¸âƒ£ Structural Hazards ğŸ› ï¸

- **Conflict for shared resources**
- E.g. One memory for both data and instructions âŒ
- â— Solution: **Separate instruction/data memory** or **caches** ğŸ§ 

> Bubble = stall ğŸ«§

---

### 2ï¸âƒ£ Data Hazards ğŸ”—

- When an instruction needs a result **before** itâ€™s written ğŸ”

```assembly
add $s0, $t0, $t1
sub $t2, $s0, $t3  â† depends on result of add!
```

#### ğŸ”„ Solution: **Forwarding / Bypassing**

- Use the result **as soon as itâ€™s ready**, not when itâ€™s written ğŸ˜¤
- Needs extra hardware to **grab data early** ğŸ¦¾
- âš  Forward only forward in timeâ€¦ not back! (No time travel ğŸ˜…)

---

### 3ï¸âƒ£ Control Hazards ğŸ®

- Caused by **branches and jumps**
- Donâ€™t know what to do until the branch decision is made ğŸ¤·
- Can lead to **bubbles (stalls)** if not handled smartly ğŸ§ 
- Solutions: branch prediction, delay slots, or better hazard handling ğŸŒŸ

---

### â›” Load-Use Hazard â€“ Canâ€™t Always Forward

```assembly
lw $t1, 20($t0)
add $t2, $t1, $t3 â† needs $t1 value, but itâ€™s not ready!
```

- âŒ You **canâ€™t forward** data that **doesnâ€™t exist yet** ğŸ˜µâ€ğŸ’«
- Result: **Must insert a stall** ğŸš¦
