#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 20 14:23:09 2025
# Process ID: 3816
# Current directory: E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/synth_1
# Command line: vivado.exe -log hardware_accelerator_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hardware_accelerator_wrapper.tcl
# Log file: E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/synth_1/hardware_accelerator_wrapper.vds
# Journal file: E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source hardware_accelerator_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:32 . Memory (MB): peak = 357.250 ; gain = 37.953
Command: synth_design -top hardware_accelerator_wrapper -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2888 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 475.121 ; gain = 104.332
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hardware_accelerator_wrapper' [E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/imports/hdl/hardware_accelerator_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'hardware_accelerator' [E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/synth/hardware_accelerator.v:13]
INFO: [Synth 8-6157] synthesizing module 'hardware_accelerator_and_gate_0_0' [E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/synth_1/.Xil/Vivado-3816-LAPTOP-7P8LB6PD/realtime/hardware_accelerator_and_gate_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_accelerator_and_gate_0_0' (1#1) [E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/synth_1/.Xil/Vivado-3816-LAPTOP-7P8LB6PD/realtime/hardware_accelerator_and_gate_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hardware_accelerator_axi_master_0_1' [E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/synth_1/.Xil/Vivado-3816-LAPTOP-7P8LB6PD/realtime/hardware_accelerator_axi_master_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_accelerator_axi_master_0_1' (2#1) [E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/synth_1/.Xil/Vivado-3816-LAPTOP-7P8LB6PD/realtime/hardware_accelerator_axi_master_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hardware_accelerator_axi_slave_0_0' [E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/synth_1/.Xil/Vivado-3816-LAPTOP-7P8LB6PD/realtime/hardware_accelerator_axi_slave_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_accelerator_axi_slave_0_0' (3#1) [E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/synth_1/.Xil/Vivado-3816-LAPTOP-7P8LB6PD/realtime/hardware_accelerator_axi_slave_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hardware_accelerator_controller_0_0' [E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/synth_1/.Xil/Vivado-3816-LAPTOP-7P8LB6PD/realtime/hardware_accelerator_controller_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_accelerator_controller_0_0' (4#1) [E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/synth_1/.Xil/Vivado-3816-LAPTOP-7P8LB6PD/realtime/hardware_accelerator_controller_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hardware_accelerator_input_mem_0_0' [E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/synth_1/.Xil/Vivado-3816-LAPTOP-7P8LB6PD/realtime/hardware_accelerator_input_mem_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_accelerator_input_mem_0_0' (5#1) [E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/synth_1/.Xil/Vivado-3816-LAPTOP-7P8LB6PD/realtime/hardware_accelerator_input_mem_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hardware_accelerator_mux_0_0' [E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/synth_1/.Xil/Vivado-3816-LAPTOP-7P8LB6PD/realtime/hardware_accelerator_mux_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_accelerator_mux_0_0' (6#1) [E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/synth_1/.Xil/Vivado-3816-LAPTOP-7P8LB6PD/realtime/hardware_accelerator_mux_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hardware_accelerator_mux_1_0' [E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/synth_1/.Xil/Vivado-3816-LAPTOP-7P8LB6PD/realtime/hardware_accelerator_mux_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_accelerator_mux_1_0' (7#1) [E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/synth_1/.Xil/Vivado-3816-LAPTOP-7P8LB6PD/realtime/hardware_accelerator_mux_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hardware_accelerator_output_mem_0_0' [E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/synth_1/.Xil/Vivado-3816-LAPTOP-7P8LB6PD/realtime/hardware_accelerator_output_mem_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_accelerator_output_mem_0_0' (8#1) [E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/synth_1/.Xil/Vivado-3816-LAPTOP-7P8LB6PD/realtime/hardware_accelerator_output_mem_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hardware_accelerator_systolic_array_0_0' [E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/synth_1/.Xil/Vivado-3816-LAPTOP-7P8LB6PD/realtime/hardware_accelerator_systolic_array_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_accelerator_systolic_array_0_0' (9#1) [E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/synth_1/.Xil/Vivado-3816-LAPTOP-7P8LB6PD/realtime/hardware_accelerator_systolic_array_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hardware_accelerator_vir_input_mem_0_0' [E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/synth_1/.Xil/Vivado-3816-LAPTOP-7P8LB6PD/realtime/hardware_accelerator_vir_input_mem_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_accelerator_vir_input_mem_0_0' (10#1) [E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/synth_1/.Xil/Vivado-3816-LAPTOP-7P8LB6PD/realtime/hardware_accelerator_vir_input_mem_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hardware_accelerator_weight_mem_0_0' [E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/synth_1/.Xil/Vivado-3816-LAPTOP-7P8LB6PD/realtime/hardware_accelerator_weight_mem_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_accelerator_weight_mem_0_0' (11#1) [E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/synth_1/.Xil/Vivado-3816-LAPTOP-7P8LB6PD/realtime/hardware_accelerator_weight_mem_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hardware_accelerator' (12#1) [E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/synth/hardware_accelerator.v:13]
INFO: [Synth 8-6155] done synthesizing module 'hardware_accelerator_wrapper' (13#1) [E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/imports/hdl/hardware_accelerator_wrapper.v:12]
WARNING: [Synth 8-3331] design hardware_accelerator has unconnected port ACLK
WARNING: [Synth 8-3331] design hardware_accelerator has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 531.570 ; gain = 160.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 531.570 ; gain = 160.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 531.570 ; gain = 160.781
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_systolic_array_0_0/hardware_accelerator_systolic_array_0_0/hardware_accelerator_systolic_array_0_0_in_context.xdc] for cell 'hardware_accelerator_i/systolic_array_0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_systolic_array_0_0/hardware_accelerator_systolic_array_0_0/hardware_accelerator_systolic_array_0_0_in_context.xdc] for cell 'hardware_accelerator_i/systolic_array_0'
Parsing XDC File [e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_axi_slave_0_0/hardware_accelerator_axi_slave_0_0/hardware_accelerator_axi_slave_0_0_in_context.xdc] for cell 'hardware_accelerator_i/axi_slave_0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_axi_slave_0_0/hardware_accelerator_axi_slave_0_0/hardware_accelerator_axi_slave_0_0_in_context.xdc] for cell 'hardware_accelerator_i/axi_slave_0'
Parsing XDC File [e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_controller_0_0/hardware_accelerator_controller_0_0/hardware_accelerator_controller_0_0_in_context.xdc] for cell 'hardware_accelerator_i/controller_0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_controller_0_0/hardware_accelerator_controller_0_0/hardware_accelerator_controller_0_0_in_context.xdc] for cell 'hardware_accelerator_i/controller_0'
Parsing XDC File [e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_input_mem_0_0/hardware_accelerator_input_mem_0_0/hardware_accelerator_input_mem_0_0_in_context.xdc] for cell 'hardware_accelerator_i/input_mem_0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_input_mem_0_0/hardware_accelerator_input_mem_0_0/hardware_accelerator_input_mem_0_0_in_context.xdc] for cell 'hardware_accelerator_i/input_mem_0'
Parsing XDC File [e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_output_mem_0_0/hardware_accelerator_output_mem_0_0/hardware_accelerator_output_mem_0_0_in_context.xdc] for cell 'hardware_accelerator_i/output_mem_0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_output_mem_0_0/hardware_accelerator_output_mem_0_0/hardware_accelerator_output_mem_0_0_in_context.xdc] for cell 'hardware_accelerator_i/output_mem_0'
Parsing XDC File [e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_vir_input_mem_0_0/hardware_accelerator_vir_input_mem_0_0/hardware_accelerator_vir_input_mem_0_0_in_context.xdc] for cell 'hardware_accelerator_i/vir_input_mem_0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_vir_input_mem_0_0/hardware_accelerator_vir_input_mem_0_0/hardware_accelerator_vir_input_mem_0_0_in_context.xdc] for cell 'hardware_accelerator_i/vir_input_mem_0'
Parsing XDC File [e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_weight_mem_0_0/hardware_accelerator_weight_mem_0_0/hardware_accelerator_weight_mem_0_0_in_context.xdc] for cell 'hardware_accelerator_i/weight_mem_0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_weight_mem_0_0/hardware_accelerator_weight_mem_0_0/hardware_accelerator_weight_mem_0_0_in_context.xdc] for cell 'hardware_accelerator_i/weight_mem_0'
Parsing XDC File [e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_and_gate_0_0/hardware_accelerator_and_gate_0_0/hardware_accelerator_and_gate_0_0_in_context.xdc] for cell 'hardware_accelerator_i/and_gate_0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_and_gate_0_0/hardware_accelerator_and_gate_0_0/hardware_accelerator_and_gate_0_0_in_context.xdc] for cell 'hardware_accelerator_i/and_gate_0'
Parsing XDC File [e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_mux_0_0/hardware_accelerator_mux_0_0/hardware_accelerator_mux_0_0_in_context.xdc] for cell 'hardware_accelerator_i/mux_0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_mux_0_0/hardware_accelerator_mux_0_0/hardware_accelerator_mux_0_0_in_context.xdc] for cell 'hardware_accelerator_i/mux_0'
Parsing XDC File [e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_mux_1_0/hardware_accelerator_mux_1_0/hardware_accelerator_mux_1_0_in_context.xdc] for cell 'hardware_accelerator_i/mux_1'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_mux_1_0/hardware_accelerator_mux_1_0/hardware_accelerator_mux_1_0_in_context.xdc] for cell 'hardware_accelerator_i/mux_1'
Parsing XDC File [e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_axi_master_0_1/hardware_accelerator_axi_master_0_1/hardware_accelerator_axi_master_0_1_in_context.xdc] for cell 'hardware_accelerator_i/axi_master_0'
Finished Parsing XDC File [e:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.srcs/sources_1/bd/hardware_accelerator/ip/hardware_accelerator_axi_master_0_1/hardware_accelerator_axi_master_0_1/hardware_accelerator_axi_master_0_1_in_context.xdc] for cell 'hardware_accelerator_i/axi_master_0'
Parsing XDC File [E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1627.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1627.281 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1627.281 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1627.281 ; gain = 1256.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1627.281 ; gain = 1256.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for hardware_accelerator_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hardware_accelerator_i/systolic_array_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hardware_accelerator_i/axi_slave_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hardware_accelerator_i/controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hardware_accelerator_i/input_mem_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hardware_accelerator_i/output_mem_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hardware_accelerator_i/vir_input_mem_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hardware_accelerator_i/weight_mem_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hardware_accelerator_i/and_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hardware_accelerator_i/mux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hardware_accelerator_i/mux_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hardware_accelerator_i/axi_master_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1627.281 ; gain = 1256.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1627.281 ; gain = 1256.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design hardware_accelerator has unconnected port ACLK
WARNING: [Synth 8-3331] design hardware_accelerator has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1627.281 ; gain = 1256.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2038.977 ; gain = 1668.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2039.273 ; gain = 1668.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2050.609 ; gain = 1679.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 2050.609 ; gain = 1679.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 2050.609 ; gain = 1679.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 2050.609 ; gain = 1679.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 2050.609 ; gain = 1679.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 2050.609 ; gain = 1679.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 2050.609 ; gain = 1679.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------------+----------+
|      |BlackBox name                           |Instances |
+------+----------------------------------------+----------+
|1     |hardware_accelerator_and_gate_0_0       |         1|
|2     |hardware_accelerator_axi_master_0_1     |         1|
|3     |hardware_accelerator_axi_slave_0_0      |         1|
|4     |hardware_accelerator_controller_0_0     |         1|
|5     |hardware_accelerator_input_mem_0_0      |         1|
|6     |hardware_accelerator_mux_0_0            |         1|
|7     |hardware_accelerator_mux_1_0            |         1|
|8     |hardware_accelerator_output_mem_0_0     |         1|
|9     |hardware_accelerator_systolic_array_0_0 |         1|
|10    |hardware_accelerator_vir_input_mem_0_0  |         1|
|11    |hardware_accelerator_weight_mem_0_0     |         1|
+------+----------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |hardware_accelerator_and_gate_0_0       |     1|
|2     |hardware_accelerator_axi_master_0_1     |     1|
|3     |hardware_accelerator_axi_slave_0_0      |     1|
|4     |hardware_accelerator_controller_0_0     |     1|
|5     |hardware_accelerator_input_mem_0_0      |     1|
|6     |hardware_accelerator_mux_0_0            |     1|
|7     |hardware_accelerator_mux_1_0            |     1|
|8     |hardware_accelerator_output_mem_0_0     |     1|
|9     |hardware_accelerator_systolic_array_0_0 |     1|
|10    |hardware_accelerator_vir_input_mem_0_0  |     1|
|11    |hardware_accelerator_weight_mem_0_0     |     1|
|12    |IBUF                                    |   104|
|13    |OBUF                                    |   154|
+------+----------------------------------------+------+

Report Instance Areas: 
+------+-------------------------+---------------------+------+
|      |Instance                 |Module               |Cells |
+------+-------------------------+---------------------+------+
|1     |top                      |                     |  2512|
|2     |  hardware_accelerator_i |hardware_accelerator |  2254|
+------+-------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 2050.609 ; gain = 1679.820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2050.609 ; gain = 584.109
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 2050.609 ; gain = 1679.820
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2087.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 104 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 104 instances

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 2087.973 ; gain = 1730.723
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2087.973 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/vivado files/I_CHIP_2024/ip_design_codes/ip_codes.runs/synth_1/hardware_accelerator_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hardware_accelerator_wrapper_utilization_synth.rpt -pb hardware_accelerator_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 20 14:24:42 2025...
