
////////////////////////////////////////////////////////////////////////////////////////
                                       CELLO V2.1                                       
              temp_946903d048cb4b588d064f6b16f9dfed + Eco2C1G5T1.UCF.json               
////////////////////////////////////////////////////////////////////////////////////////

new_out: /home/lexo/Desktop/Practica/App/temp_outputs/temp_946903d048cb4b588d064f6b16f9dfed
verilog: temp_946903d048cb4b588d064f6b16f9dfed.v
v_loc: /home/lexo/Desktop/Practica/App/library/verilogs/temp_946903d048cb4b588d064f6b16f9dfed.v
new_in: /home/lexo/Desktop/Practica/App/library/verilogs
new_out: /home/lexo/Desktop/Practica/App/temp_outputs/temp_946903d048cb4b588d064f6b16f9dfed



////////////////////////////////////////////////////////////////////////////////////////
                                 End of Logic Synthesis                                 
////////////////////////////////////////////////////////////////////////////////////////



∫ *** DEBUG *** ∫ Ports [3] not used in any cell (gate).



∫ *** DEBUG *** ∫ Ports [3] not used in any cell (gate).

Cello object deleted...

Archivo Verilog temporal eliminado: temp_946903d048cb4b588d064f6b16f9dfed.v
Archivo Verilog temporal creado: temp_f3a68c2212834a23bb7170a81b5fda1b.v
