
*** Running vivado
    with args -log system_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: Dispatch client connection id - 34539
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/xo/ip_repo/xilinx_com_RTLKernel_DPUCZDX8G_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/abhidan/sata/tools/Vitis_2022_2/Vivado/2022.2/data/ip'.
Command: synth_design -top system_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14816
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/media/abhidan/sata/tools/Vitis_2022_2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2463.188 ; gain = 228.797 ; free physical = 16892 ; free virtual = 41242
Synthesis current peak Physical Memory [PSS] (MB): peak = 1897.144; parent = 1689.686; children = 207.458
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3447.879; parent = 2470.129; children = 977.750
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:1580]
INFO: [Synth 8-6157] synthesizing module 'system_DPUCZDX8G_1_0' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14789-abhidan-logictronix/realtime/system_DPUCZDX8G_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_DPUCZDX8G_1_0' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14789-abhidan-logictronix/realtime/system_DPUCZDX8G_1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_aruser' of module 'system_DPUCZDX8G_1_0' is unconnected for instance 'DPUCZDX8G_1' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:1883]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_awuser' of module 'system_DPUCZDX8G_1_0' is unconnected for instance 'DPUCZDX8G_1' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:1883]
WARNING: [Synth 8-7023] instance 'DPUCZDX8G_1' of module 'system_DPUCZDX8G_1_0' has 127 connections declared, but only 125 given [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:1883]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ic_zynq_ultra_ps_e_0_S_AXI_HP1_FPD_0' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2585]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_9MHE3H' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:1020]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_9MHE3H' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:1020]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ic_zynq_ultra_ps_e_0_S_AXI_HP1_FPD_0' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2585]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ic_zynq_ultra_ps_e_0_S_AXI_HP3_FPD_0' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2965]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1XSYA36' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:410]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1XSYA36' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:410]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ic_zynq_ultra_ps_e_0_S_AXI_HP3_FPD_0' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2965]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC1_FPD_0' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3345]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_3034F' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:668]
INFO: [Synth 8-6157] synthesizing module 'system_auto_us_0' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14789-abhidan-logictronix/realtime/system_auto_us_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_us_0' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14789-abhidan-logictronix/realtime/system_auto_us_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'system_auto_us_0' is unconnected for instance 'auto_us' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:947]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'system_auto_us_0' is unconnected for instance 'auto_us' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:947]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'system_auto_us_0' has 72 connections declared, but only 70 given [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:947]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_3034F' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:668]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC1_FPD_0' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3345]
INFO: [Synth 8-6157] synthesizing module 'system_axi_intc_0_0' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14789-abhidan-logictronix/realtime/system_axi_intc_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_intc_0_0' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14789-abhidan-logictronix/realtime/system_axi_intc_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'system_axi_intc_0_intr_1_interrupt_concat_0' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_axi_intc_0_intr_1_interrupt_concat_0/synth/system_axi_intc_0_intr_1_interrupt_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_intc_0_intr_1_interrupt_concat_0' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_axi_intc_0_intr_1_interrupt_concat_0/synth/system_axi_intc_0_intr_1_interrupt_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_clk_wiz_1' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14789-abhidan-logictronix/realtime/system_clk_wiz_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_clk_wiz_1' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14789-abhidan-logictronix/realtime/system_clk_wiz_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'system_clk_wiz_0_0' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14789-abhidan-logictronix/realtime/system_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_clk_wiz_0_0' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14789-abhidan-logictronix/realtime/system_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'system_irq_const_tieoff_0' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_irq_const_tieoff_0/synth/system_irq_const_tieoff_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_irq_const_tieoff_0' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_irq_const_tieoff_0/synth/system_irq_const_tieoff_0.v:53]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2307]
INFO: [Synth 8-6157] synthesizing module 'system_proc_sys_reset_0_0' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14789-abhidan-logictronix/realtime/system_proc_sys_reset_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_proc_sys_reset_0_0' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14789-abhidan-logictronix/realtime/system_proc_sys_reset_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_1' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2307]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_1' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2307]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'system_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_1' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2307]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_1' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2307]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'system_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_1' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2307]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_1' of module 'system_proc_sys_reset_0_0' has 10 connections declared, but only 5 given [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2307]
INFO: [Synth 8-6157] synthesizing module 'system_proc_sys_reset_0_1' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14789-abhidan-logictronix/realtime/system_proc_sys_reset_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_proc_sys_reset_0_1' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14789-abhidan-logictronix/realtime/system_proc_sys_reset_0_1_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_proc_sys_reset_0_1' is unconnected for instance 'proc_sys_reset_2' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2313]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_proc_sys_reset_0_1' is unconnected for instance 'proc_sys_reset_2' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2313]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'system_proc_sys_reset_0_1' is unconnected for instance 'proc_sys_reset_2' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2313]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_proc_sys_reset_0_1' is unconnected for instance 'proc_sys_reset_2' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2313]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_2' of module 'system_proc_sys_reset_0_1' has 10 connections declared, but only 6 given [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2313]
INFO: [Synth 8-6157] synthesizing module 'system_proc_sys_reset_0_2' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14789-abhidan-logictronix/realtime/system_proc_sys_reset_0_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_proc_sys_reset_0_2' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14789-abhidan-logictronix/realtime/system_proc_sys_reset_0_2_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_proc_sys_reset_0_2' is unconnected for instance 'proc_sys_reset_3' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2320]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_proc_sys_reset_0_2' is unconnected for instance 'proc_sys_reset_3' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2320]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_proc_sys_reset_0_2' is unconnected for instance 'proc_sys_reset_3' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2320]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'system_proc_sys_reset_0_2' is unconnected for instance 'proc_sys_reset_3' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2320]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_3' of module 'system_proc_sys_reset_0_2' has 10 connections declared, but only 6 given [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2320]
INFO: [Synth 8-6157] synthesizing module 'system_ps8_0_axi_periph_0' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3705]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_N6CHY9' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_N6CHY9' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1YGIC8G' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-6157] synthesizing module 'system_auto_cc_0' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14789-abhidan-logictronix/realtime/system_auto_cc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_cc_0' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14789-abhidan-logictronix/realtime/system_auto_cc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'system_m01_regslice_0' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14789-abhidan-logictronix/realtime/system_m01_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_m01_regslice_0' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14789-abhidan-logictronix/realtime/system_m01_regslice_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'system_m01_regslice_0' is unconnected for instance 'm01_regslice' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:369]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'system_m01_regslice_0' is unconnected for instance 'm01_regslice' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:369]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'system_m01_regslice_0' has 40 connections declared, but only 38 given [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:369]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1YGIC8G' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_RR89KG' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:1278]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14789-abhidan-logictronix/realtime/system_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14789-abhidan-logictronix/realtime/system_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_RR89KG' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:1278]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_0' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14789-abhidan-logictronix/realtime/system_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_0' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14789-abhidan-logictronix/realtime/system_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_ps8_0_axi_periph_0' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:3705]
INFO: [Synth 8-6157] synthesizing module 'system_rst_clk_wiz_299M_0' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14789-abhidan-logictronix/realtime/system_rst_clk_wiz_299M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_rst_clk_wiz_299M_0' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14789-abhidan-logictronix/realtime/system_rst_clk_wiz_299M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_rst_clk_wiz_299M_0' is unconnected for instance 'rst_clk_wiz_299M' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2407]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_rst_clk_wiz_299M_0' is unconnected for instance 'rst_clk_wiz_299M' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2407]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'system_rst_clk_wiz_299M_0' is unconnected for instance 'rst_clk_wiz_299M' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2407]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_rst_clk_wiz_299M_0' is unconnected for instance 'rst_clk_wiz_299M' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2407]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_299M' of module 'system_rst_clk_wiz_299M_0' has 10 connections declared, but only 6 given [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2407]
INFO: [Synth 8-6157] synthesizing module 'system_rst_clk_wiz_599M_0' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14789-abhidan-logictronix/realtime/system_rst_clk_wiz_599M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_rst_clk_wiz_599M_0' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14789-abhidan-logictronix/realtime/system_rst_clk_wiz_599M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_rst_clk_wiz_599M_0' is unconnected for instance 'rst_clk_wiz_599M' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2414]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_rst_clk_wiz_599M_0' is unconnected for instance 'rst_clk_wiz_599M' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2414]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'system_rst_clk_wiz_599M_0' is unconnected for instance 'rst_clk_wiz_599M' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2414]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_rst_clk_wiz_599M_0' is unconnected for instance 'rst_clk_wiz_599M' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2414]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_599M' of module 'system_rst_clk_wiz_599M_0' has 10 connections declared, but only 6 given [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2414]
INFO: [Synth 8-6157] synthesizing module 'system_zynq_ultra_ps_e_0_0' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14789-abhidan-logictronix/realtime/system_zynq_ultra_ps_e_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_zynq_ultra_ps_e_0_0' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-14789-abhidan-logictronix/realtime/system_zynq_ultra_ps_e_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'maxigp2_awuser' of module 'system_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2427]
WARNING: [Synth 8-7071] port 'maxigp2_aruser' of module 'system_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2427]
WARNING: [Synth 8-7071] port 'saxigp1_bid' of module 'system_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2427]
WARNING: [Synth 8-7071] port 'saxigp1_rid' of module 'system_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2427]
WARNING: [Synth 8-7071] port 'saxigp3_bid' of module 'system_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2427]
WARNING: [Synth 8-7071] port 'saxigp3_rid' of module 'system_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2427]
WARNING: [Synth 8-7071] port 'saxigp5_bid' of module 'system_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2427]
WARNING: [Synth 8-7071] port 'saxigp5_rid' of module 'system_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2427]
WARNING: [Synth 8-7071] port 'pl_clk1' of module 'system_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2427]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'system_zynq_ultra_ps_e_0_0' has 164 connections declared, but only 155 given [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:2427]
INFO: [Synth 8-6155] done synthesizing module 'system' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/synth/system.v:1580]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (0#1) [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_RR89KG is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_RR89KG is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[39] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[38] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[37] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[36] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[35] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[34] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[33] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[32] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[15] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[14] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[13] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[12] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[39] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[38] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[37] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[36] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[35] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[34] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[33] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[32] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[15] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[14] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[13] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[12] in module m01_couplers_imp_1YGIC8G is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_N6CHY9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_N6CHY9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_N6CHY9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_N6CHY9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2542.094 ; gain = 307.703 ; free physical = 16976 ; free virtual = 41328
Synthesis current peak Physical Memory [PSS] (MB): peak = 1897.144; parent = 1689.686; children = 207.458
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3519.848; parent = 2542.098; children = 977.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2559.906 ; gain = 325.516 ; free physical = 16973 ; free virtual = 41325
Synthesis current peak Physical Memory [PSS] (MB): peak = 1897.144; parent = 1689.686; children = 207.458
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3537.660; parent = 2559.910; children = 977.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2559.906 ; gain = 325.516 ; free physical = 16973 ; free virtual = 41325
Synthesis current peak Physical Memory [PSS] (MB): peak = 1897.144; parent = 1689.686; children = 207.458
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3537.660; parent = 2559.910; children = 977.750
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2559.906 ; gain = 0.000 ; free physical = 16969 ; free virtual = 41321
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'system_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'system_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0/system_clk_wiz_0_0_in_context.xdc] for cell 'system_i/clk_wiz_0'
Finished Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0/system_clk_wiz_0_0_in_context.xdc] for cell 'system_i/clk_wiz_0'
Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_in_context.xdc] for cell 'system_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_in_context.xdc] for cell 'system_i/proc_sys_reset_1'
Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_1/system_proc_sys_reset_0_1/system_proc_sys_reset_0_1_in_context.xdc] for cell 'system_i/proc_sys_reset_2'
Finished Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_1/system_proc_sys_reset_0_1/system_proc_sys_reset_0_1_in_context.xdc] for cell 'system_i/proc_sys_reset_2'
Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_2/system_proc_sys_reset_0_2/system_proc_sys_reset_0_2_in_context.xdc] for cell 'system_i/proc_sys_reset_3'
Finished Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_2/system_proc_sys_reset_0_2/system_proc_sys_reset_0_2_in_context.xdc] for cell 'system_i/proc_sys_reset_3'
Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0/system_axi_intc_0_0_in_context.xdc] for cell 'system_i/axi_intc_0'
Finished Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0/system_axi_intc_0_0_in_context.xdc] for cell 'system_i/axi_intc_0'
Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_m01_regslice_0/system_m01_regslice_0/system_m01_regslice_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_m01_regslice_0/system_m01_regslice_0/system_m01_regslice_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0/system_auto_cc_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/m01_couplers/auto_cc'
Finished Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0/system_auto_cc_0_in_context.xdc] for cell 'system_i/ps8_0_axi_periph/m01_couplers/auto_cc'
Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_DPUCZDX8G_1_0/system_DPUCZDX8G_1_0/system_DPUCZDX8G_1_0_in_context.xdc] for cell 'system_i/DPUCZDX8G_1'
Finished Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_DPUCZDX8G_1_0/system_DPUCZDX8G_1_0/system_DPUCZDX8G_1_0_in_context.xdc] for cell 'system_i/DPUCZDX8G_1'
Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0/system_auto_us_0_in_context.xdc] for cell 'system_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC1_FPD/s00_couplers/auto_us'
Finished Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0/system_auto_us_0_in_context.xdc] for cell 'system_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC1_FPD/s00_couplers/auto_us'
Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_clk_wiz_1/system_clk_wiz_1/system_clk_wiz_1_in_context.xdc] for cell 'system_i/clk_wiz'
Finished Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_clk_wiz_1/system_clk_wiz_1/system_clk_wiz_1_in_context.xdc] for cell 'system_i/clk_wiz'
Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_rst_clk_wiz_299M_0/system_rst_clk_wiz_299M_0/system_rst_clk_wiz_299M_0_in_context.xdc] for cell 'system_i/rst_clk_wiz_299M'
Finished Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_rst_clk_wiz_299M_0/system_rst_clk_wiz_299M_0/system_rst_clk_wiz_299M_0_in_context.xdc] for cell 'system_i/rst_clk_wiz_299M'
Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_rst_clk_wiz_599M_0/system_rst_clk_wiz_599M_0/system_rst_clk_wiz_599M_0_in_context.xdc] for cell 'system_i/rst_clk_wiz_599M'
Finished Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_rst_clk_wiz_599M_0/system_rst_clk_wiz_599M_0/system_rst_clk_wiz_599M_0_in_context.xdc] for cell 'system_i/rst_clk_wiz_599M'
Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2582.754 ; gain = 0.000 ; free physical = 16883 ; free virtual = 41235
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2582.754 ; gain = 0.000 ; free physical = 16883 ; free virtual = 41235
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/media/abhidan/sata/tools/Vitis_2022_2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2582.754 ; gain = 348.363 ; free physical = 16945 ; free virtual = 41297
Synthesis current peak Physical Memory [PSS] (MB): peak = 1897.144; parent = 1689.686; children = 207.458
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3560.508; parent = 2582.758; children = 977.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2582.754 ; gain = 348.363 ; free physical = 16945 ; free virtual = 41297
Synthesis current peak Physical Memory [PSS] (MB): peak = 1897.144; parent = 1689.686; children = 207.458
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3560.508; parent = 2582.758; children = 977.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for system_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/proc_sys_reset_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/proc_sys_reset_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/proc_sys_reset_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_intc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/ps8_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/ps8_0_axi_periph/m01_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/DPUCZDX8G_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC1_FPD/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HPC1_FPD. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP1_FPD. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP3_FPD. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_intc_0_intr_1_interrupt_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/irq_const_tieoff. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/rst_clk_wiz_299M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/rst_clk_wiz_599M. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2582.754 ; gain = 348.363 ; free physical = 16945 ; free virtual = 41297
Synthesis current peak Physical Memory [PSS] (MB): peak = 1897.144; parent = 1689.686; children = 207.458
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3560.508; parent = 2582.758; children = 977.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2582.754 ; gain = 348.363 ; free physical = 16945 ; free virtual = 41298
Synthesis current peak Physical Memory [PSS] (MB): peak = 1897.144; parent = 1689.686; children = 207.458
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3560.508; parent = 2582.758; children = 977.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2582.754 ; gain = 348.363 ; free physical = 16937 ; free virtual = 41295
Synthesis current peak Physical Memory [PSS] (MB): peak = 1897.144; parent = 1689.686; children = 207.458
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3560.508; parent = 2582.758; children = 977.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 3075.559 ; gain = 841.168 ; free physical = 16361 ; free virtual = 40719
Synthesis current peak Physical Memory [PSS] (MB): peak = 2460.354; parent = 2253.268; children = 207.458
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4053.312; parent = 3075.562; children = 977.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 3075.559 ; gain = 841.168 ; free physical = 16361 ; free virtual = 40719
Synthesis current peak Physical Memory [PSS] (MB): peak = 2460.469; parent = 2253.384; children = 207.458
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4053.312; parent = 3075.562; children = 977.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 3095.598 ; gain = 861.207 ; free physical = 16356 ; free virtual = 40714
Synthesis current peak Physical Memory [PSS] (MB): peak = 2462.430; parent = 2255.345; children = 207.458
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4073.352; parent = 3095.602; children = 977.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3101.535 ; gain = 867.145 ; free physical = 16355 ; free virtual = 40713
Synthesis current peak Physical Memory [PSS] (MB): peak = 2462.777; parent = 2255.692; children = 207.458
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4079.289; parent = 3101.539; children = 977.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 3101.535 ; gain = 867.145 ; free physical = 16355 ; free virtual = 40713
Synthesis current peak Physical Memory [PSS] (MB): peak = 2462.777; parent = 2255.692; children = 207.458
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4079.289; parent = 3101.539; children = 977.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 3101.535 ; gain = 867.145 ; free physical = 16354 ; free virtual = 40713
Synthesis current peak Physical Memory [PSS] (MB): peak = 2462.984; parent = 2255.899; children = 207.458
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4079.289; parent = 3101.539; children = 977.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 3101.535 ; gain = 867.145 ; free physical = 16354 ; free virtual = 40713
Synthesis current peak Physical Memory [PSS] (MB): peak = 2462.984; parent = 2255.899; children = 207.458
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4079.289; parent = 3101.539; children = 977.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 3101.535 ; gain = 867.145 ; free physical = 16354 ; free virtual = 40712
Synthesis current peak Physical Memory [PSS] (MB): peak = 2462.984; parent = 2255.899; children = 207.458
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4079.289; parent = 3101.539; children = 977.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 3101.535 ; gain = 867.145 ; free physical = 16358 ; free virtual = 40716
Synthesis current peak Physical Memory [PSS] (MB): peak = 2463.031; parent = 2255.946; children = 207.458
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4079.289; parent = 3101.539; children = 977.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |system_auto_us_0           |         1|
|2     |system_xbar_0              |         1|
|3     |system_auto_cc_0           |         1|
|4     |system_m01_regslice_0      |         1|
|5     |system_auto_pc_0           |         1|
|6     |system_DPUCZDX8G_1_0       |         1|
|7     |system_axi_intc_0_0        |         1|
|8     |system_clk_wiz_1           |         1|
|9     |system_clk_wiz_0_0         |         1|
|10    |system_proc_sys_reset_0_0  |         1|
|11    |system_proc_sys_reset_0_1  |         1|
|12    |system_proc_sys_reset_0_2  |         1|
|13    |system_rst_clk_wiz_299M_0  |         1|
|14    |system_rst_clk_wiz_599M_0  |         1|
|15    |system_zynq_ultra_ps_e_0_0 |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |system_DPUCZDX8G_1       |     1|
|2     |system_auto_cc           |     1|
|3     |system_auto_pc           |     1|
|4     |system_auto_us           |     1|
|5     |system_axi_intc_0        |     1|
|6     |system_clk_wiz_0         |     1|
|7     |system_clk_wiz           |     1|
|8     |system_m01_regslice      |     1|
|9     |system_proc_sys_reset_0  |     3|
|12    |system_rst_clk_wiz_299M  |     1|
|13    |system_rst_clk_wiz_599M  |     1|
|14    |system_xbar              |     1|
|15    |system_zynq_ultra_ps_e_0 |     1|
+------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 3101.535 ; gain = 867.145 ; free physical = 16358 ; free virtual = 40716
Synthesis current peak Physical Memory [PSS] (MB): peak = 2463.047; parent = 2255.962; children = 207.458
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4079.289; parent = 3101.539; children = 977.750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 3101.535 ; gain = 844.297 ; free physical = 16403 ; free virtual = 40761
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 3101.543 ; gain = 867.145 ; free physical = 16402 ; free virtual = 40760
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.543 ; gain = 0.000 ; free physical = 16511 ; free virtual = 40869
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3137.191 ; gain = 0.000 ; free physical = 16435 ; free virtual = 40793
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e5705eb6
INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 147 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3143.129 ; gain = 1822.910 ; free physical = 16634 ; free virtual = 40992
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/prj/prj.runs/synth_1/system_wrapper.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Oct 23 19:12:38 2024...
