INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/JFSR00/Vivado/Project_15/Project_15.srcs/sim_1/new/EDGE_DETECTOR_00_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EDGE_DETECTOR_00_tb
