Model {
  Name			  "MOTHERofALL3"
  Version		  7.7
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.23"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  slprops.hdlmdlprops {
    $PropName		    "HDLParams"
    $ObjectID		    1
    Array {
      Type		      "Cell"
      Dimension		      2
      Cell		      "HDLSubsystem"
      Cell		      "tuesday"
      PropName		      "mdlProps"
    }
  }
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  Created		  "Tue Aug 28 01:54:29 2012"
  Creator		  "chico"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "elacpr"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Mon Sep 10 04:23:54 2012"
  RTWModifiedTimeStamp	  269139329
  ModelVersionFormat	  "1.%<AutoIncrement:23>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  Object {
    $PropName		    "DataLoggingOverride"
    $ObjectID		    2
    $ClassName		    "Simulink.SimulationData.ModelLoggingInfo"
    model_		    "MOTHERofALL3"
    overrideMode_	    [0.0]
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      "MOTHERofALL3"
      PropName		      "logAsSpecifiedByModels_"
    }
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      []
      PropName		      "logAsSpecifiedByModelsSSIDs_"
    }
  }
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      3
      Version		      "1.11.0"
      Array {
	Type			"Handle"
	Dimension		9
	Simulink.SolverCC {
	  $ObjectID		  4
	  Version		  "1.11.0"
	  StartTime		  "0"
	  StopTime		  "2"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  ConcurrentTasks	  off
	  Solver		  "VariableStepDiscrete"
	  SolverName		  "VariableStepDiscrete"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  5
	  Version		  "1.11.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "ModelDataLogs"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  6
	  Version		  "1.11.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  AccelParallelForEachSubsystem	on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  7
	  Version		  "1.11.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  8
	  Version		  "1.11.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  9
	  Version		  "1.11.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  10
	  Version		  "1.11.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  11
	  Version		  "1.11.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "GenerateSLWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateSLWebview	  off
	  GenerateCodeMetricsReport off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      12
	      Version		      "1.11.0"
	      Array {
		Type			"Cell"
		Dimension		21
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      13
	      Version		      "1.11.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      FunctionExecutionProfile off
	      CodeExecutionProfiling  off
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	hdlcoderui.hdlcc {
	  $ObjectID		  14
	  Version		  "1.11.0"
	  Description		  "HDL Coder custom configuration component"
	  Name			  "HDL Coder"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition     [ 253, 70, 1179, 700 ] 
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    3
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      BusCreator
      Inputs		      "4"
      DisplayOption	      "none"
      OutDataTypeStr	      "Inherit: auto"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      BusSelector
      OutputAsBus	      off
    }
    Block {
      BlockType		      Clock
      DisplayTime	      off
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      IconShape		      "rectangular"
      AllPortsSameDT	      on
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Lookup
      InputValues	      "[-4:5]"
      Table		      " rand(1,10)-0.5"
      LookUpMeth	      "Interpolation-Extrapolation"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
      LUTDesignTableMode      "Redesign Table"
      LUTDesignDataSource     "Block Dialog"
      LUTDesignFunctionName   "sqrt(x)"
      LUTDesignUseExistingBP  on
      LUTDesignRelError	      "0.01"
      LUTDesignAbsError	      "1e-6"
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      ToFile
      Filename		      "untitled.mat"
      MatrixName	      "ans"
      SaveFormat	      "Array"
      Decimation	      "1"
      SampleTime	      "-1"
    }
  }
  System {
    Name		    "MOTHERofALL3"
    Location		    [1282, 74, 2558, 1003]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "A4"
    PaperUnits		    "centimeters"
    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "64"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "148"
    Block {
      BlockType		      Reference
      Name		      "1"
      SID		      "85"
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [1245, 711, 1315, 739]
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
      LibraryVersion	      "1.1955"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib/Elements/Series RLC Branch"
      SourceType	      "Series RLC Branch"
      PhysicalDomain	      "powersysdomain"
      SubClassName	      "unknown"
      LeftPortType	      "p1"
      RightPortType	      "p1"
      LConnTagsString	      "__new0"
      RConnTagsString	      "__new0"
      BranchType	      "L"
      Resistance	      "1"
      Inductance	      "1"
      SetiL0		      off
      InitialCurrent	      "0"
      Capacitance	      "1e-6"
      Setx0		      off
      InitialVoltage	      "0"
      Measurements	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "2"
      SID		      "86"
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [1235, 731, 1305, 759]
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
      LibraryVersion	      "1.1955"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib/Elements/Series RLC Branch"
      SourceType	      "Series RLC Branch"
      PhysicalDomain	      "powersysdomain"
      SubClassName	      "unknown"
      LeftPortType	      "p1"
      RightPortType	      "p1"
      LConnTagsString	      "__new0"
      RConnTagsString	      "__new0"
      BranchType	      "L"
      Resistance	      "1"
      Inductance	      "1"
      SetiL0		      off
      InitialCurrent	      "0"
      Capacitance	      "1e-6"
      Setx0		      off
      InitialVoltage	      "0"
      Measurements	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "3"
      SID		      "87"
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [1230, 751, 1300, 779]
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
      LibraryVersion	      "1.1955"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib/Elements/Series RLC Branch"
      SourceType	      "Series RLC Branch"
      PhysicalDomain	      "powersysdomain"
      SubClassName	      "unknown"
      LeftPortType	      "p1"
      RightPortType	      "p1"
      LConnTagsString	      "__new0"
      RConnTagsString	      "__new0"
      BranchType	      "L"
      Resistance	      "1"
      Inductance	      "1"
      SetiL0		      off
      InitialCurrent	      "0"
      Capacitance	      "1e-6"
      Setx0		      off
      InitialVoltage	      "0"
      Measurements	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "3-Phase\nDynamic Load"
      SID		      "9"
      Ports		      [1, 1, 0, 0, 0, 3]
      Position		      [1010, 337, 1070, 408]
      BackgroundColor	      "lightBlue"
      NamePlacement	      "alternate"
      LibraryVersion	      "1.1955"
      SourceBlock	      "powerlib/Elements/Three-Phase\nDynamic Load"
      SourceType	      "Three-Phase Dynamic Load"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      NominalVoltage	      "[ 400 60 ]"
      ActiveReactivePowers    "[50 25]"
      PositiveSequence	      "[0.292838 -10.4312]"
      ExternalControl	      on
      NpNq		      "[1  1]"
      TimeConstants	      "[0  0  0  0]"
      MinimumVoltage	      "0.7"
      LoadFlowParameters      "[4 50 0 0 25]"
    }
    Block {
      BlockType		      Reference
      Name		      "3-Phase Breaker"
      SID		      "88"
      Ports		      [1, 0, 0, 0, 0, 3, 3]
      Position		      [1125, 711, 1180, 774]
      LibraryVersion	      "1.1955"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib/Elements/Three-Phase Breaker"
      SourceType	      "Three-Phase Breaker"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      InitialState	      "open"
      SwitchA		      on
      SwitchB		      on
      SwitchC		      on
      SwitchTimes	      "[4/60  10/60]"
      External		      on
      BreakerResistance	      "0.001"
      SnubberResistance	      "1e6"
      SnubberCapacitance      "inf"
      Measurements	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "3-Phase Breaker1"
      SID		      "89"
      Ports		      [1, 0, 0, 0, 0, 3, 3]
      Position		      [1040, 976, 1095, 1039]
      LibraryVersion	      "1.1955"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib/Elements/Three-Phase Breaker"
      SourceType	      "Three-Phase Breaker"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      InitialState	      "open"
      SwitchA		      on
      SwitchB		      on
      SwitchC		      on
      SwitchTimes	      "[4/60  10/60]"
      External		      on
      BreakerResistance	      "0.001"
      SnubberResistance	      "1e6"
      SnubberCapacitance      "inf"
      Measurements	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "Battery"
      SID		      "90"
      Ports		      [0, 1, 0, 0, 0, 2]
      Position		      [1900, 762, 1975, 833]
      ForegroundColor	      "blue"
      NamePlacement	      "alternate"
      LibraryVersion	      "1.958"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "electricdrivelib/Extra Sources/Battery"
      SourceType	      "Battery"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      BatType		      "Lead-Acid"
      ShowDetailedParameters  off
      NomV		      "240"
      NomQ		      "10"
      SOC		      "80"
      PresetModel	      off
      MaxQ		      "1.6154"
      FullV		      "1.4136"
      Dis_rate		      "0.3"
      R			      "0.008"
      Normal_OP		      "1.4423"
      expZone		      "[1.3017         0.3]"
      Dis_Char		      off
      current		      "[1.5 3]"
      Units		      "Ampere-hour"
      Batt_Tr		      "30"
    }
    Block {
      BlockType		      BusCreator
      Name		      "Bus\nCreator"
      SID		      "141"
      Ports		      [2, 1]
      Position		      [885, 886, 890, 924]
      ShowName		      off
      Inputs		      "2"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      BusSelector
      Name		      "Bus\nSelector"
      SID		      "67"
      Ports		      [1, 3]
      Position		      [1110, 343, 1115, 407]
      ShowName		      off
      OutputSignals	      "Positive-sequence voltage V (pu),Active power P (W),Reactive power Q (var)"
      Port {
	PortNumber		1
	Name			"<Positive-sequence voltage V (pu)>"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      Port {
	PortNumber		2
	Name			"<Active power P (W)>"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      Port {
	PortNumber		3
	Name			"<Reactive power Q (var)>"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      BusSelector
      Name		      "Bus\nSelector2"
      SID		      "91"
      Ports		      [1, 1]
      Position		      [1635, 806, 1640, 844]
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
      OutputSignals	      "SOC (%)"
      Port {
	PortNumber		1
	Name			"<SOC (%)>"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Clock
      Name		      "Clock"
      SID		      "12"
      Position		      [1145, 215, 1165, 235]
      BlockMirror	      on
      NamePlacement	      "alternate"
      Decimation	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "Compare"
      SID		      "92"
      Ports		      [1, 1]
      Position		      [755, 880, 790, 910]
      NamePlacement	      "alternate"
      LibraryVersion	      "1.236"
      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
      SourceType	      "Compare To Constant"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      relop		      ">="
      const		      "265"
      LogicOutDataTypeMode    "uint8"
      ZeroCross		      on
    }
    Block {
      BlockType		      Reference
      Name		      "Compare\nTo Constant"
      SID		      "93"
      Ports		      [1, 1]
      Position		      [1545, 810, 1575, 840]
      BlockMirror	      on
      NamePlacement	      "alternate"
      LibraryVersion	      "1.236"
      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
      SourceType	      "Compare To Constant"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      relop		      ">="
      const		      "25"
      LogicOutDataTypeMode    "uint8"
      ZeroCross		      on
    }
    Block {
      BlockType		      Reference
      Name		      "Compare1"
      SID		      "94"
      Ports		      [1, 1]
      Position		      [755, 939, 790, 971]
      NamePlacement	      "alternate"
      LibraryVersion	      "1.236"
      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
      SourceType	      "Compare To Constant"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      relop		      "<="
      const		      "260"
      LogicOutDataTypeMode    "uint8"
      ZeroCross		      on
    }
    Block {
      BlockType		      Reference
      Name		      "Compare3"
      SID		      "95"
      Ports		      [1, 1]
      Position		      [730, 1000, 765, 1030]
      NamePlacement	      "alternate"
      LibraryVersion	      "1.236"
      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
      SourceType	      "Compare To Constant"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      relop		      "<"
      const		      "265"
      LogicOutDataTypeMode    "uint8"
      ZeroCross		      on
    }
    Block {
      BlockType		      Reference
      Name		      "Compare4"
      SID		      "96"
      Ports		      [1, 1]
      Position		      [730, 1054, 765, 1086]
      NamePlacement	      "alternate"
      LibraryVersion	      "1.236"
      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
      SourceType	      "Compare To Constant"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      relop		      ">"
      const		      "265"
      LogicOutDataTypeMode    "uint8"
      ZeroCross		      on
    }
    Block {
      BlockType		      Reference
      Name		      "Discrete 3-phase\nPositive-Sequence\nFundamental Value"
      SID		      "147"
      Ports		      [1, 2]
      Position		      [955, 25, 1030, 85]
      LibraryVersion	      "1.638"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib_extras/Discrete\nMeasurements/Discrete 3-phase\nPositive-Sequence\nFundamental Value"
      SourceType	      "Discrete 3-phase Positive-sequence fundamental value"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      Freq		      "60"
      Par_Init		      "[0 0]"
      Ts		      "50e-6"
    }
    Block {
      BlockType		      Reference
      Name		      "Discrete 3-phase\nSequence Analyzer"
      SID		      "37"
      Ports		      [1, 2]
      Position		      [700, 495, 775, 555]
      BlockMirror	      on
      NamePlacement	      "alternate"
      LibraryVersion	      "1.638"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib_extras/Discrete\nMeasurements/Discrete 3-phase\nSequence Analyzer"
      SourceType	      "Discrete 3-Phase Sequence Analyzer"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      Freq		      "60"
      n			      "1"
      seq		      "Positive"
      Par_Init		      "[0 0]"
      Ts		      "50e-6"
    }
    Block {
      BlockType		      Reference
      Name		      "Discrete 3-phase\nSequence Analyzer1"
      SID		      "39"
      Ports		      [1, 2]
      Position		      [535, 540, 610, 600]
      BlockMirror	      on
      NamePlacement	      "alternate"
      LibraryVersion	      "1.638"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib_extras/Discrete\nMeasurements/Discrete 3-phase\nSequence Analyzer"
      SourceType	      "Discrete 3-Phase Sequence Analyzer"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      Freq		      "60"
      n			      "1"
      seq		      "Positive"
      Par_Init		      "[0 0]"
      Ts		      "50e-6"
    }
    Block {
      BlockType		      Reference
      Name		      "Discrete 3-phase\nTotal Power"
      SID		      "38"
      Ports		      [2, 2]
      Position		      [745, 660, 820, 720]
      BlockMirror	      on
      NamePlacement	      "alternate"
      LibraryVersion	      "1.638"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib_extras/Discrete\nMeasurements/Discrete 3-phase\nTotal Power"
      SourceType	      "Discrete 3-phase Total Power "
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      Freq		      "60"
      Par_Vinit		      "[0 0]"
      Par_Iinit		      "[0 0]"
      Ts		      "50e-6"
    }
    Block {
      BlockType		      Reference
      Name		      "Discrete 3-phase \nPositive-Sequence \nActive & Reactive Power"
      SID		      "34"
      Ports		      [2, 2]
      Position		      [770, 125, 870, 205]
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
      LibraryVersion	      "1.638"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib_extras/Discrete\nMeasurements/Discrete 3-phase \nPositive-Sequence \nActive & Reacti"
      "ve Power"
      SourceType	      "Discrete 3-phase Positive-Sequence Active & Reactive Power "
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      Freq		      "60"
      Par_Vinit		      "[0 0]"
      Par_Iinit		      "[0 0]"
      Ts		      "50e-6"
    }
    Block {
      BlockType		      Reference
      Name		      "Discrete 3-phase \nPositive-Sequence \nActive & Reactive Power1"
      SID		      "78"
      Ports		      [2, 2]
      Position		      [310, 35, 410, 115]
      LibraryVersion	      "1.638"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib_extras/Discrete\nMeasurements/Discrete 3-phase \nPositive-Sequence \nActive & Reacti"
      "ve Power"
      SourceType	      "Discrete 3-phase Positive-Sequence Active & Reactive Power "
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      Freq		      "60"
      Par_Vinit		      "[0 0]"
      Par_Iinit		      "[0 0]"
      Ts		      "50e-6"
    }
    Block {
      BlockType		      From
      Name		      "From"
      SID		      "81"
      Position		      [505, 941, 545, 969]
      BackgroundColor	      "magenta"
      GotoTag		      "A"
      Port {
	PortNumber		1
	PropagatedSignals	"signal1"
	ShowPropagatedSignals	"on"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Goto
      Name		      "Goto"
      SID		      "80"
      Position		      [1185, 25, 1225, 55]
      BackgroundColor	      "magenta"
      GotoTag		      "A"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Reference
      Name		      "Ideal Switch"
      SID		      "113"
      Ports		      [1, 1, 0, 0, 0, 1, 1]
      Position		      [1585, 725, 1640, 765]
      LibraryVersion	      "1.1955"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib/Power\nElectronics/Ideal Switch"
      SourceType	      "Ideal Switch"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      Ron		      "0.001"
      Lon		      "0"
      IC		      "0"
      Rs		      "1e5"
      Cs		      "inf"
      Measurements	      on
    }
    Block {
      BlockType		      Logic
      Name		      "Logical\nOperator"
      SID		      "114"
      Ports		      [2, 1]
      Position		      [810, 1007, 840, 1038]
      NamePlacement	      "alternate"
      AllPortsSameDT	      off
      OutDataTypeStr	      "boolean"
    }
    Block {
      BlockType		      Mux
      Name		      "Mux"
      SID		      "13"
      Ports		      [2, 1]
      Position		      [951, 320, 989, 325]
      BlockRotation	      270
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
      Inputs		      "2"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Mux
      Name		      "Mux2"
      SID		      "42"
      Ports		      [2, 1]
      Position		      [480, 501, 485, 539]
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
      Inputs		      "2"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Lookup
      Name		      "P"
      SID		      "14"
      Position		      [1010, 153, 1075, 217]
      BlockMirror	      on
      NamePlacement	      "alternate"
      InputValues	      "ts"
      Table		      "Ptotal"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Reference
      Name		      "PWM Generator"
      SID		      "124"
      Ports		      [0, 1]
      Position		      [1340, 621, 1450, 669]
      BlockMirror	      on
      NamePlacement	      "alternate"
      LibraryVersion	      "1.638"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib_extras/Control \nBlocks/PWM Generator"
      SourceType	      "PWM Generator"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      GeneratorMode	      "3-arm  bridge (6 pulses)"
      Fc		      "1080"
      Internal		      on
      mIndex		      "0.4"
      Freq		      "50"
      Phase		      "0"
    }
    Block {
      BlockType		      Lookup
      Name		      "Q"
      SID		      "15"
      Position		      [1010, 233, 1075, 297]
      BlockMirror	      on
      NamePlacement	      "alternate"
      InputValues	      "ts"
      Table		      "Qtotal"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Reference
      Name		      "Rectifier"
      SID		      "142"
      Ports		      [0, 0, 0, 0, 0, 3, 2]
      Position		      [1465, 978, 1515, 1052]
      DropShadow	      on
      NamePlacement	      "alternate"
      AttributesFormatString  "\\n"
      LibraryVersion	      "1.1955"
      SourceBlock	      "powerlib/Power\nElectronics/Universal Bridge"
      SourceType	      "Universal Bridge"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      Arms		      "3"
      SnubberResistance	      "100"
      SnubberCapacitance      "0.1e-6"
      Device		      "Diodes"
      Ron		      "1e-3"
      Lon		      "0"
      ForwardVoltages	      "[  0.8  0.8  ]"
      ForwardVoltage	      ".8"
      GTOparameters	      "[ 10e-6 , 20e-6 ]"
      IGBTparameters	      "[ 1e-6 , 2e-6 ]"
      Measurements	      "Device currents"
      Measurements_2	      "None"
      converterType	      "Rectifier"
    }
    Block {
      BlockType		      Reference
      Name		      "Series RLC Branch"
      SID		      "130"
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [1761, 1035, 1789, 1105]
      BlockRotation	      270
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
      LibraryVersion	      "1.1955"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib/Elements/Series RLC Branch"
      SourceType	      "Series RLC Branch"
      PhysicalDomain	      "powersysdomain"
      SubClassName	      "unknown"
      LeftPortType	      "p1"
      RightPortType	      "p1"
      LConnTagsString	      "__new0"
      RConnTagsString	      "__new0"
      BranchType	      "C"
      Resistance	      "5"
      Inductance	      "1e-3"
      SetiL0		      off
      InitialCurrent	      "0"
      Capacitance	      "470e-6"
      Setx0		      off
      InitialVoltage	      "0"
      Measurements	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "Series RLC Branch2"
      SID		      "131"
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [1310, 976, 1380, 1004]
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
      LibraryVersion	      "1.1955"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib/Elements/Series RLC Branch"
      SourceType	      "Series RLC Branch"
      PhysicalDomain	      "powersysdomain"
      SubClassName	      "unknown"
      LeftPortType	      "p1"
      RightPortType	      "p1"
      LConnTagsString	      "__new0"
      RConnTagsString	      "__new0"
      BranchType	      "RL"
      Resistance	      "0.5"
      Inductance	      "1e-3"
      SetiL0		      off
      InitialCurrent	      "0"
      Capacitance	      "200e-6"
      Setx0		      off
      InitialVoltage	      "0"
      Measurements	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "Series RLC Branch3"
      SID		      "132"
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [1310, 996, 1380, 1024]
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
      LibraryVersion	      "1.1955"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib/Elements/Series RLC Branch"
      SourceType	      "Series RLC Branch"
      PhysicalDomain	      "powersysdomain"
      SubClassName	      "unknown"
      LeftPortType	      "p1"
      RightPortType	      "p1"
      LConnTagsString	      "__new0"
      RConnTagsString	      "__new0"
      BranchType	      "RL"
      Resistance	      "0.5"
      Inductance	      "1e-3"
      SetiL0		      off
      InitialCurrent	      "0"
      Capacitance	      "200e-6"
      Setx0		      off
      InitialVoltage	      "0"
      Measurements	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "Series RLC Branch4"
      SID		      "133"
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [1310, 1021, 1380, 1049]
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
      LibraryVersion	      "1.1955"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib/Elements/Series RLC Branch"
      SourceType	      "Series RLC Branch"
      PhysicalDomain	      "powersysdomain"
      SubClassName	      "unknown"
      LeftPortType	      "p1"
      RightPortType	      "p1"
      LConnTagsString	      "__new0"
      RConnTagsString	      "__new0"
      BranchType	      "RL"
      Resistance	      "0.5"
      Inductance	      "1e-3"
      SetiL0		      off
      InitialCurrent	      "0"
      Capacitance	      "200e-6"
      Setx0		      off
      InitialVoltage	      "0"
      Measurements	      "None"
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator1"
      SID		      "79"
      Position		      [625, 695, 645, 715]
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator2"
      SID		      "47"
      Position		      [495, 575, 515, 595]
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator3"
      SID		      "48"
      Position		      [660, 530, 680, 550]
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator4"
      SID		      "148"
      Position		      [1070, 65, 1090, 85]
      ShowName		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Three-Phase\nPI Section Line"
      SID		      "3"
      Ports		      [0, 0, 0, 0, 0, 3, 3]
      Position		      [365, 173, 445, 227]
      AttributesFormatString  "\\n"
      LibraryVersion	      "1.1955"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib/Elements/Three-Phase\nPI Section Line"
      SourceType	      "Three-Phase PI Section Line"
      PhysicalDomain	      "powersysdomain"
      SubClassName	      "unknown"
      LeftPortType	      "p1"
      RightPortType	      "p1"
      LConnTagsString	      "a|b|c"
      RConnTagsString	      "A|B|C"
      Frequency		      "60"
      Resistances	      "[ 0.01273 0.3864] "
      Inductances	      "[ 0.9337e-3  4.1264e-3] "
      Capacitances	      "[12.74e-9 7.751e-9]"
      Length		      "10"
    }
    Block {
      BlockType		      Reference
      Name		      "Three-Phase\nSeries RLC Load"
      SID		      "4"
      Ports		      [0, 0, 0, 0, 0, 3]
      Position		      [565, 172, 630, 228]
      NamePlacement	      "alternate"
      ShowName		      off
      AttributesFormatString  "\\n"
      LibraryVersion	      "1.1955"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib/Elements/Three-Phase\nSeries RLC Load"
      SourceType	      "Three-Phase Series RLC Load"
      PhysicalDomain	      "powersysdomain"
      SubClassName	      "unknown"
      LeftPortType	      "p1"
      RightPortType	      "p1"
      LConnTagsString	      "A|B|C"
      Configuration	      "Y (grounded)"
      NominalVoltage	      "13800"
      NominalFrequency	      "60"
      ActivePower	      "10e6"
      InductivePower	      "1000"
      CapacitivePower	      "0"
      Measurements	      "None"
      LoadType		      "constant Z"
    }
    Block {
      BlockType		      Reference
      Name		      "Three-Phase\nTransformer\n(Two Windings)"
      SID		      "28"
      Ports		      [0, 0, 0, 0, 0, 3, 3]
      Position		      [575, 316, 650, 414]
      LibraryVersion	      "1.1955"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib/Elements/Three-Phase\nTransformer\n(Two Windings)"
      SourceType	      "Three-Phase Transformer (Two Windings)"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      Winding1Connection      "Yg"
      UNITS		      "SI"
      NominalPower	      "[ 25e3 , 60 ]"
      Winding1		      "[13800 27.648 0.220022]"
      Winding2Connection      "Yg"
      Winding2		      "[240 0.00384 0]"
      SetSaturation	      off
      Rm		      "1.3824e5"
      Lm		      "366"
      Saturation	      "[0 0;6.6653e-005 1910.3;0.027772 2419.7]"
      Hysteresis	      off
      DataFile		      "'hysteresis'"
      SetInitialFlux	      off
      InitialFluxes	      "[1273.5 -1273.5 1114.3]"
      Measurements	      "None"
      MoreParameters	      off
      BreakLoop		      off
      DataType		      on
      TransfoNumber	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "Three-Phase\nV-I Measurement"
      SID		      "2"
      Ports		      [0, 2, 0, 0, 0, 3, 3]
      Position		      [205, 142, 255, 218]
      LibraryVersion	      "1.1955"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib/Measurements/Three-Phase\nV-I Measurement"
      SourceType	      "Three-Phase VI Measurement"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      VoltageMeasurement      "phase-to-ground"
      SetLabelV		      off
      LabelV		      "Vabc"
      Vpu		      off
      VpuLL		      off
      CurrentMeasurement      "yes"
      SetLabelI		      off
      LabelI		      "Iabc"
      Ipu		      off
      Pbase		      "100e6"
      Vbase		      "500e3"
      OutputType	      "Complex"
      PhasorSimulation	      off
      PSBequivalent	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Three-Phase\nV-I Measurement1"
      SID		      "7"
      Ports		      [0, 2, 0, 0, 0, 3, 3]
      Position		      [750, 322, 805, 408]
      ShowName		      off
      LibraryVersion	      "1.1955"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib/Measurements/Three-Phase\nV-I Measurement"
      SourceType	      "Three-Phase VI Measurement"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      VoltageMeasurement      "phase-to-phase"
      SetLabelV		      off
      LabelV		      "Vabc"
      Vpu		      off
      VpuLL		      off
      CurrentMeasurement      "yes"
      SetLabelI		      off
      LabelI		      "Iabc"
      Ipu		      off
      Pbase		      "100e6"
      Vbase		      "240"
      OutputType	      "Complex"
      PhasorSimulation	      off
      PSBequivalent	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Three-Phase Source"
      SID		      "1"
      Ports		      [0, 0, 0, 0, 0, 0, 3]
      Position		      [40, 142, 135, 218]
      LibraryVersion	      "1.1955"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib/Electrical\nSources/Three-Phase Source"
      SourceType	      "Three-Phase Source"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      Voltage		      "13800"
      PhaseAngle	      "0"
      Frequency		      "60"
      InternalConnection      "Yg"
      SpecifyImpedance	      off
      Resistance	      "0.001"
      Inductance	      "0.000001"
      ShortCircuitLevel	      "100e6"
      BaseVoltage	      "25e3"
      XRratio		      "7"
      BusType		      "swing"
      Pref		      "0"
      Qref		      "0"
      Qmin		      "-inf"
      Qmax		      "inf"
    }
    Block {
      BlockType		      ToFile
      Name		      "To File"
      SID		      "49"
      Position		      [460, 40, 520, 70]
      BackgroundColor	      "green"
      Filename		      "v1.mat"
      MatrixName	      "v1"
      Decimation	      "200"
    }
    Block {
      BlockType		      ToFile
      Name		      "To File1"
      SID		      "50"
      Position		      [460, 90, 520, 120]
      BackgroundColor	      "green"
      Filename		      "i1.mat"
      MatrixName	      "i1"
      Decimation	      "200"
    }
    Block {
      BlockType		      ToFile
      Name		      "To File11"
      SID		      "60"
      Position		      [1185, 255, 1245, 285]
      BackgroundColor	      "green"
      Filename		      "vload1.mat"
      MatrixName	      "vl1"
      Decimation	      "20000"
    }
    Block {
      BlockType		      ToFile
      Name		      "To File13"
      SID		      "69"
      Position		      [1285, 310, 1345, 340]
      BackgroundColor	      "green"
      Filename		      "qload1.mat"
      MatrixName	      "ql1"
      Decimation	      "20000"
    }
    Block {
      BlockType		      ToFile
      Name		      "To File2"
      SID		      "68"
      Position		      [1270, 260, 1330, 290]
      BackgroundColor	      "green"
      Filename		      "pload1.mat"
      MatrixName	      "pl1"
      Decimation	      "20000"
    }
    Block {
      BlockType		      ToFile
      Name		      "To File3"
      SID		      "52"
      Position		      [650, 130, 710, 160]
      BlockMirror	      on
      BackgroundColor	      "green"
      NamePlacement	      "alternate"
      Filename		      "magVI.mat"
      MatrixName	      "vi"
      Decimation	      "20000"
    }
    Block {
      BlockType		      ToFile
      Name		      "To File4"
      SID		      "53"
      Position		      [655, 180, 715, 210]
      BlockMirror	      on
      BackgroundColor	      "green"
      NamePlacement	      "alternate"
      Filename		      "magPQ.mat"
      MatrixName	      "pq"
      Decimation	      "20000"
    }
    Block {
      BlockType		      ToFile
      Name		      "To File7"
      SID		      "56"
      Position		      [380, 505, 440, 535]
      BlockMirror	      on
      BackgroundColor	      "green"
      NamePlacement	      "alternate"
      Filename		      "viseq.mat"
      MatrixName	      "viseq"
      Decimation	      "20000"
    }
    Block {
      BlockType		      ToFile
      Name		      "To File9"
      SID		      "58"
      Position		      [580, 645, 640, 675]
      BlockMirror	      on
      BackgroundColor	      "green"
      NamePlacement	      "alternate"
      Filename		      "pinst.mat"
      MatrixName	      "pinst"
      Decimation	      "200"
    }
    Block {
      BlockType		      Reference
      Name		      "Universal Bridge"
      SID		      "135"
      Ports		      [1, 0, 0, 0, 0, 3, 2]
      Position		      [1360, 697, 1415, 773]
      LibraryVersion	      "1.1955"
      FontName		      "Verdana"
      FontSize		      11
      SourceBlock	      "powerlib/Power\nElectronics/Universal Bridge"
      SourceType	      "Universal Bridge"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      Arms		      "3"
      SnubberResistance	      "1e5"
      SnubberCapacitance      "inf"
      Device		      "IGBT / Diodes"
      Ron		      "1e-3"
      Lon		      "0"
      ForwardVoltages	      "[  0  0  ]"
      ForwardVoltage	      "0"
      GTOparameters	      "[ 10e-6 , 20e-6 ]"
      IGBTparameters	      "[ 1e-6 , 2e-6 ]"
      Measurements	      "None"
      Measurements_2	      "None"
      converterType	      "Rectifier"
    }
    Block {
      BlockType		      Reference
      Name		      "powergui"
      SID		      "27"
      Ports		      []
      Position		      [30, 20, 126, 60]
      Priority		      "1"
      LibraryVersion	      "1.1955"
      UserDataPersistent      on
      UserData		      "DataTag0"
      FontName		      "Verdana"
      SourceBlock	      "powerlib/powergui"
      SourceType	      "PSB option menu block"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      SimulationMode	      "Discrete"
      SampleTime	      "50e-4"
      frequency		      "60"
      SPID		      off
      DisableSnubberDevices   off
      DisableRonSwitches      off
      DisableVfSwitches	      off
      SwTol		      "0"
      Interpol		      off
      DisplayEquations	      off
      FunctionMessages	      off
      frequencyindice	      "60"
      Pbase		      "100e6"
      ErrMax		      "1e-4"
      Iterations	      "50"
      UnitsV		      "kV"
      UnitsW		      "MW"
      echomessages	      off
      HookPort		      off
      EnableUseOfTLC	      off
      x0status		      "blocks"
      RestoreLinks	      "warning"
      ResistiveCurrentMeasurement off
      Ylog		      off
      Xlog		      on
      ShowGrid		      off
      save		      off
      variable		      "ZData"
      ZoomFFT		      off
      StartTime		      "0.0"
      cycles		      "1"
      DisplayStyle	      "1"
      FreqAxis		      off
      MaxFrequency	      "1000"
      frequencyindicesteady   "1"
      display		      off
      methode		      off
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Three-Phase\nV-I Measurement"
      SrcPort		      LConn3
      DstBlock		      "Three-Phase Source"
      DstPort		      RConn3
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Three-Phase\nV-I Measurement"
      SrcPort		      LConn2
      DstBlock		      "Three-Phase Source"
      DstPort		      RConn2
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Three-Phase\nV-I Measurement"
      SrcPort		      LConn1
      DstBlock		      "Three-Phase Source"
      DstPort		      RConn1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Three-Phase\nV-I Measurement"
      SrcPort		      RConn1
      DstBlock		      "Three-Phase\nPI Section Line"
      DstPort		      LConn1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Three-Phase\nV-I Measurement"
      SrcPort		      RConn2
      Points		      [80, 0]
      DstBlock		      "Three-Phase\nPI Section Line"
      DstPort		      LConn2
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Three-Phase\nV-I Measurement"
      SrcPort		      RConn3
      Points		      [80, 0]
      DstBlock		      "Three-Phase\nPI Section Line"
      DstPort		      LConn3
    }
    Line {
      LineType		      "Connection"
      Points		      [545, 180; 0, 155; 15, 0]
      DstBlock		      "Three-Phase\nTransformer\n(Two Windings)"
      DstPort		      LConn1
      Branch {
	ConnectType		"SRC_DEST"
	SrcBlock		"Three-Phase\nPI Section Line"
	SrcPort			RConn1
	Points			[85, 0]
      }
      Branch {
	ConnectType		"SRC_SRC"
	DstBlock		"Three-Phase\nSeries RLC Load"
	DstPort			LConn1
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Three-Phase\nSeries RLC Load"
      SrcPort		      LConn2
      Points		      [-20, 0]
      Branch {
	ConnectType		"DEST_SRC"
	DstBlock		"Three-Phase\nPI Section Line"
	DstPort			RConn2
      }
      Branch {
	ConnectType		"DEST_SRC"
	Points			[0, 165]
	DstBlock		"Three-Phase\nTransformer\n(Two Windings)"
	DstPort			LConn2
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Three-Phase\nSeries RLC Load"
      SrcPort		      LConn3
      Points		      [-40, 0]
      Branch {
	ConnectType		"DEST_SRC"
	DstBlock		"Three-Phase\nPI Section Line"
	DstPort			RConn3
      }
      Branch {
	ConnectType		"DEST_SRC"
	Points			[0, 175]
	DstBlock		"Three-Phase\nTransformer\n(Two Windings)"
	DstPort			LConn3
      }
    }
    Line {
      SrcBlock		      "P"
      SrcPort		      1
      Points		      [-45, 0]
      DstBlock		      "Mux"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Q"
      SrcPort		      1
      Points		      [0, 40]
      DstBlock		      "Mux"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Clock"
      SrcPort		      1
      Points		      [-35, 0]
      Branch {
	Points			[0, 40]
	DstBlock		"Q"
	DstPort			1
      }
      Branch {
	Points			[0, -40]
	DstBlock		"P"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Mux"
      SrcPort		      1
      Points		      [0, 20]
      DstBlock		      "3-Phase\nDynamic Load"
      DstPort		      1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Three-Phase\nTransformer\n(Two Windings)"
      SrcPort		      RConn3
      DstBlock		      "Three-Phase\nV-I Measurement1"
      DstPort		      LConn3
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Three-Phase\nTransformer\n(Two Windings)"
      SrcPort		      RConn2
      DstBlock		      "Three-Phase\nV-I Measurement1"
      DstPort		      LConn2
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Three-Phase\nTransformer\n(Two Windings)"
      SrcPort		      RConn1
      DstBlock		      "Three-Phase\nV-I Measurement1"
      DstPort		      LConn1
    }
    Line {
      SrcBlock		      "Three-Phase\nV-I Measurement1"
      SrcPort		      1
      Points		      [40, 0]
      Branch {
	Points			[0, 190]
	Branch {
	  Points		  [0, 150]
	  DstBlock		  "Discrete 3-phase\nTotal Power"
	  DstPort		  1
	}
	Branch {
	  DstBlock		  "Discrete 3-phase\nSequence Analyzer"
	  DstPort		  1
	}
      }
      Branch {
	Points			[60, 0; 0, -190]
	Branch {
	  DstBlock		  "Discrete 3-phase \nPositive-Sequence \nActive & Reactive Power"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, -90]
	  DstBlock		  "Discrete 3-phase\nPositive-Sequence\nFundamental Value"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "Three-Phase\nV-I Measurement1"
      SrcPort		      2
      Points		      [60, 0]
      Branch {
	Points			[0, 220]
	Branch {
	  Points		  [0, 135]
	  DstBlock		  "Discrete 3-phase\nTotal Power"
	  DstPort		  2
	}
	Branch {
	  DstBlock		  "Discrete 3-phase\nSequence Analyzer1"
	  DstPort		  1
	}
      }
      Branch {
	Points			[30, 0; 0, -165]
	DstBlock		"Discrete 3-phase \nPositive-Sequence \nActive & Reactive Power"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "Discrete 3-phase \nPositive-Sequence \nActive & Reactive Power"
      SrcPort		      2
      Points		      [-35, 0]
      DstBlock		      "To File4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Discrete 3-phase\nSequence Analyzer"
      SrcPort		      1
      DstBlock		      "Mux2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Discrete 3-phase\nSequence Analyzer1"
      SrcPort		      1
      Points		      [-30, 0]
      DstBlock		      "Mux2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Mux2"
      SrcPort		      1
      DstBlock		      "To File7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Discrete 3-phase\nTotal Power"
      SrcPort		      1
      Points		      [-85, 0]
      DstBlock		      "To File9"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Discrete 3-phase\nTotal Power"
      SrcPort		      2
      DstBlock		      "Terminator1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Discrete 3-phase\nSequence Analyzer1"
      SrcPort		      2
      DstBlock		      "Terminator2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Discrete 3-phase\nSequence Analyzer"
      SrcPort		      2
      DstBlock		      "Terminator3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "3-Phase\nDynamic Load"
      SrcPort		      1
      DstBlock		      "Bus\nSelector"
      DstPort		      1
    }
    Line {
      Name		      "<Positive-sequence voltage V (pu)>"
      Labels		      [0, 0; 0, 0]
      SrcBlock		      "Bus\nSelector"
      SrcPort		      1
      Points		      [50, 0]
      DstBlock		      "To File11"
      DstPort		      1
    }
    Line {
      Name		      "<Active power P (W)>"
      Labels		      [0, 0; 0, 0]
      SrcBlock		      "Bus\nSelector"
      SrcPort		      2
      Points		      [135, 0]
      DstBlock		      "To File2"
      DstPort		      1
    }
    Line {
      Name		      "<Reactive power Q (var)>"
      Labels		      [0, 0; 0, 0]
      SrcBlock		      "Bus\nSelector"
      SrcPort		      3
      Points		      [150, 0]
      DstBlock		      "To File13"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Three-Phase\nV-I Measurement"
      SrcPort		      1
      Points		      [15, 0; 0, -95]
      DstBlock		      "Discrete 3-phase \nPositive-Sequence \nActive & Reactive Power1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Three-Phase\nV-I Measurement"
      SrcPort		      2
      Points		      [30, 0; 0, -70]
      DstBlock		      "Discrete 3-phase \nPositive-Sequence \nActive & Reactive Power1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Discrete 3-phase \nPositive-Sequence \nActive & Reactive Power1"
      SrcPort		      1
      DstBlock		      "To File"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Discrete 3-phase \nPositive-Sequence \nActive & Reactive Power1"
      SrcPort		      2
      Points		      [30, 0]
      DstBlock		      "To File1"
      DstPort		      1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Series RLC Branch2"
      SrcPort		      RConn1
      DstBlock		      "3-Phase Breaker1"
      DstPort		      RConn1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Series RLC Branch3"
      SrcPort		      RConn1
      DstBlock		      "3-Phase Breaker1"
      DstPort		      RConn2
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Series RLC Branch4"
      SrcPort		      RConn1
      Points		      [-185, 0]
      DstBlock		      "3-Phase Breaker1"
      DstPort		      RConn3
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "3-Phase Breaker1"
      SrcPort		      LConn1
      Points		      [-65, 0; 5, -265]
      Branch {
	ConnectType		"DEST_SRC"
	DstBlock		"3-Phase Breaker"
	DstPort			LConn1
      }
      Branch {
	ConnectType		"DEST_SRC"
	Points			[0, -370]
	Branch {
	  ConnectType		  "DEST_DEST"
	  SrcBlock		  "Three-Phase\nV-I Measurement1"
	  SrcPort		  RConn1
	  Points		  [145, 0]
	}
	Branch {
	  ConnectType		  "DEST_SRC"
	  DstBlock		  "3-Phase\nDynamic Load"
	  DstPort		  LConn1
	}
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Rectifier"
      SrcPort		      RConn1
      Points		      [240, 0]
      Branch {
	ConnectType		"DEST_SRC"
	Points			[-5, -285; 85, 0]
	Branch {
	  ConnectType		  "DEST_DEST"
	  SrcBlock		  "Battery"
	  SrcPort		  LConn1
	  Points		  [0, -65; -35, 0]
	}
	Branch {
	  ConnectType		  "DEST_SRC"
	  DstBlock		  "Universal Bridge"
	  DstPort		  RConn1
	}
      }
      Branch {
	ConnectType		"DEST_SRC"
	Points			[5, 0]
	DstBlock		"Series RLC Branch"
	DstPort			LConn1
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Rectifier"
      SrcPort		      RConn2
      Points		      [40, 0; 0, 130; 205, 0]
      Branch {
	ConnectType		"DEST_SRC"
	Points			[115, 0; 0, -320]
	Branch {
	  ConnectType		  "DEST_DEST"
	  SrcBlock		  "Battery"
	  SrcPort		  LConn2
	  Points		  [5, 0; 0, 30]
	}
	Branch {
	  ConnectType		  "DEST_SRC"
	  Points		  [0, -30; -160, 0; 0, -60]
	  DstBlock		  "Ideal Switch"
	  DstPort		  RConn1
	}
      }
      Branch {
	ConnectType		"DEST_DEST"
	SrcBlock		"Series RLC Branch"
	SrcPort			RConn1
	Points			[0, 45]
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Universal Bridge"
      SrcPort		      LConn1
      DstBlock		      "1"
      DstPort		      LConn1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Universal Bridge"
      SrcPort		      LConn2
      DstBlock		      "2"
      DstPort		      LConn1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Universal Bridge"
      SrcPort		      LConn3
      DstBlock		      "3"
      DstPort		      LConn1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Ideal Switch"
      SrcPort		      LConn1
      DstBlock		      "Universal Bridge"
      DstPort		      RConn2
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "2"
      SrcPort		      RConn1
      DstBlock		      "3-Phase Breaker"
      DstPort		      RConn2
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "3"
      SrcPort		      RConn1
      DstBlock		      "3-Phase Breaker"
      DstPort		      RConn3
    }
    Line {
      SrcBlock		      "Compare3"
      SrcPort		      1
      DstBlock		      "Logical\nOperator"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Compare4"
      SrcPort		      1
      Points		      [20, 0; 0, -40]
      DstBlock		      "Logical\nOperator"
      DstPort		      2
    }
    Line {
      SrcBlock		      "PWM Generator"
      SrcPort		      1
      Points		      [0, 60]
      DstBlock		      "Universal Bridge"
      DstPort		      1
    }
    Line {
      Name		      "<SOC (%)>"
      Labels		      [0, 0]
      SrcBlock		      "Bus\nSelector2"
      SrcPort		      1
      DstBlock		      "Compare\nTo Constant"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Compare\nTo Constant"
      SrcPort		      1
      Points		      [0, -90]
      DstBlock		      "Ideal Switch"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Compare1"
      SrcPort		      1
      Points		      [275, 0; 0, -235]
      DstBlock		      "3-Phase Breaker"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Compare"
      SrcPort		      1
      DstBlock		      "Bus\nCreator"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Logical\nOperator"
      SrcPort		      1
      Points		      [25, 0]
      DstBlock		      "Bus\nCreator"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Bus\nCreator"
      SrcPort		      1
      Points		      [130, 0]
      DstBlock		      "3-Phase Breaker1"
      DstPort		      1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Series RLC Branch2"
      SrcPort		      LConn1
      DstBlock		      "Rectifier"
      DstPort		      LConn1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Series RLC Branch3"
      SrcPort		      LConn1
      Points		      [55, 0]
      DstBlock		      "Rectifier"
      DstPort		      LConn2
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "Series RLC Branch4"
      SrcPort		      LConn1
      Points		      [55, 0]
      DstBlock		      "Rectifier"
      DstPort		      LConn3
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "3-Phase Breaker1"
      SrcPort		      LConn3
      Points		      [-100, 0; 0, -265]
      Branch {
	ConnectType		"DEST_SRC"
	DstBlock		"3-Phase Breaker"
	DstPort			LConn3
      }
      Branch {
	ConnectType		"DEST_SRC"
	Points			[0, -370; 5, 0]
	Branch {
	  ConnectType		  "DEST_DEST"
	  SrcBlock		  "Three-Phase\nV-I Measurement1"
	  SrcPort		  RConn3
	  Points		  [110, 0]
	}
	Branch {
	  ConnectType		  "DEST_SRC"
	  DstBlock		  "3-Phase\nDynamic Load"
	  DstPort		  LConn3
	}
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "3-Phase Breaker1"
      SrcPort		      LConn2
      Points		      [-80, 0; 0, -265]
      Branch {
	ConnectType		"DEST_SRC"
	DstBlock		"3-Phase Breaker"
	DstPort			LConn2
      }
      Branch {
	ConnectType		"DEST_SRC"
	Points			[0, -370; 5, 0]
	Branch {
	  ConnectType		  "DEST_DEST"
	  SrcBlock		  "Three-Phase\nV-I Measurement1"
	  SrcPort		  RConn2
	  Points		  [130, 0]
	}
	Branch {
	  ConnectType		  "DEST_SRC"
	  DstBlock		  "3-Phase\nDynamic Load"
	  DstPort		  LConn2
	}
      }
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "1"
      SrcPort		      RConn1
      DstBlock		      "3-Phase Breaker"
      DstPort		      RConn1
    }
    Line {
      SrcBlock		      "Battery"
      SrcPort		      1
      Points		      [0, 40; -325, 0]
      DstBlock		      "Bus\nSelector2"
      DstPort		      1
    }
    Line {
      Labels		      [0, 0]
      SrcBlock		      "From"
      SrcPort		      1
      Points		      [150, 0]
      Branch {
	Points			[0, -60]
	DstBlock		"Compare"
	DstPort			1
      }
      Branch {
	DstBlock		"Compare1"
	DstPort			1
      }
      Branch {
	Points			[0, 60; 10, 0]
	Branch {
	  DstBlock		  "Compare3"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 55]
	  DstBlock		  "Compare4"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "Discrete 3-phase \nPositive-Sequence \nActive & Reactive Power"
      SrcPort		      1
      DstBlock		      "To File3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Discrete 3-phase\nPositive-Sequence\nFundamental Value"
      SrcPort		      2
      Points		      [10, 0; 0, 5]
      DstBlock		      "Terminator4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Discrete 3-phase\nPositive-Sequence\nFundamental Value"
      SrcPort		      1
      DstBlock		      "Goto"
      DstPort		      1
    }
    Annotation {
      Name		      "Source Impedence"
      Position		      [1343, 969]
    }
    Annotation {
      Name		      "INVERTER"
      Position		      [1609, 651]
    }
  }
}
MatData {
  NumRecords		  1
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    : ,   8    (     @         %    \"     $    !     0         %  0 #     $   \"0    <&]W9"
    "7)G=6D     <W1E861Y<W1A=&4 :6YI='-T871E<P  ;&]A9&9L;W<     ;&]A9&9L;W=N97< ;'1I=FEE=P      >FUE=&5R        9F9T=&]"
    "O;       <F5P;W)T        :'ES=&5R97-I<P  ;&EN97!A<F%M    5',             #@   #     &    \"     8         !0    @ "
    "              $         \"0         .    ,     8    (    !@         %    \"                0         )          X "
    "   P    !@    @    &          4    (               !          D         #@   #     &    \"     8         !0    @  "
    "             $         \"0         .    ,     8    (    !@         %    \"                0         )          X  "
    "  P    !@    @    &          4    (               !          D         #@   #     &    \"     8         !0    @   "
    "            $         \"0         .    ,     8    (    !@         %    \"                0         )          X   "
    " P    !@    @    &          4    (               !          D         #@   #     &    \"     8         !0    @    "
    "           $         \"0         .    ,     8    (    !@         %    \"                0         )          X    "
    "P    !@    @    &          4    (               !          D         "
  }
}
