$comment
	File created using the following command:
		vcd file processador.msim.vcd -direction
$end
$date
	Tue Feb  9 20:31:39 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module disk_controller_vlg_vec_tst $end
$var reg 7 ! address_in_sector [6:0] $end
$var reg 1 " clk $end
$var reg 1 # read $end
$var reg 5 $ sector [4:0] $end
$var reg 3 % track [2:0] $end
$var reg 1 & write $end
$var reg 32 ' write_value [31:0] $end
$var wire 1 ( read_done $end
$var wire 1 ) read_value [31] $end
$var wire 1 * read_value [30] $end
$var wire 1 + read_value [29] $end
$var wire 1 , read_value [28] $end
$var wire 1 - read_value [27] $end
$var wire 1 . read_value [26] $end
$var wire 1 / read_value [25] $end
$var wire 1 0 read_value [24] $end
$var wire 1 1 read_value [23] $end
$var wire 1 2 read_value [22] $end
$var wire 1 3 read_value [21] $end
$var wire 1 4 read_value [20] $end
$var wire 1 5 read_value [19] $end
$var wire 1 6 read_value [18] $end
$var wire 1 7 read_value [17] $end
$var wire 1 8 read_value [16] $end
$var wire 1 9 read_value [15] $end
$var wire 1 : read_value [14] $end
$var wire 1 ; read_value [13] $end
$var wire 1 < read_value [12] $end
$var wire 1 = read_value [11] $end
$var wire 1 > read_value [10] $end
$var wire 1 ? read_value [9] $end
$var wire 1 @ read_value [8] $end
$var wire 1 A read_value [7] $end
$var wire 1 B read_value [6] $end
$var wire 1 C read_value [5] $end
$var wire 1 D read_value [4] $end
$var wire 1 E read_value [3] $end
$var wire 1 F read_value [2] $end
$var wire 1 G read_value [1] $end
$var wire 1 H read_value [0] $end
$var wire 1 I write_done $end

$scope module i1 $end
$var wire 1 J gnd $end
$var wire 1 K vcc $end
$var wire 1 L unknown $end
$var tri1 1 M devclrn $end
$var tri1 1 N devpor $end
$var tri1 1 O devoe $end
$var wire 1 P track[0]~input_o $end
$var wire 1 Q track[1]~input_o $end
$var wire 1 R track[2]~input_o $end
$var wire 1 S sector[0]~input_o $end
$var wire 1 T sector[1]~input_o $end
$var wire 1 U sector[2]~input_o $end
$var wire 1 V sector[3]~input_o $end
$var wire 1 W sector[4]~input_o $end
$var wire 1 X address_in_sector[4]~input_o $end
$var wire 1 Y address_in_sector[5]~input_o $end
$var wire 1 Z address_in_sector[6]~input_o $end
$var wire 1 [ read_value[0]~output_o $end
$var wire 1 \ read_value[1]~output_o $end
$var wire 1 ] read_value[2]~output_o $end
$var wire 1 ^ read_value[3]~output_o $end
$var wire 1 _ read_value[4]~output_o $end
$var wire 1 ` read_value[5]~output_o $end
$var wire 1 a read_value[6]~output_o $end
$var wire 1 b read_value[7]~output_o $end
$var wire 1 c read_value[8]~output_o $end
$var wire 1 d read_value[9]~output_o $end
$var wire 1 e read_value[10]~output_o $end
$var wire 1 f read_value[11]~output_o $end
$var wire 1 g read_value[12]~output_o $end
$var wire 1 h read_value[13]~output_o $end
$var wire 1 i read_value[14]~output_o $end
$var wire 1 j read_value[15]~output_o $end
$var wire 1 k read_value[16]~output_o $end
$var wire 1 l read_value[17]~output_o $end
$var wire 1 m read_value[18]~output_o $end
$var wire 1 n read_value[19]~output_o $end
$var wire 1 o read_value[20]~output_o $end
$var wire 1 p read_value[21]~output_o $end
$var wire 1 q read_value[22]~output_o $end
$var wire 1 r read_value[23]~output_o $end
$var wire 1 s read_value[24]~output_o $end
$var wire 1 t read_value[25]~output_o $end
$var wire 1 u read_value[26]~output_o $end
$var wire 1 v read_value[27]~output_o $end
$var wire 1 w read_value[28]~output_o $end
$var wire 1 x read_value[29]~output_o $end
$var wire 1 y read_value[30]~output_o $end
$var wire 1 z read_value[31]~output_o $end
$var wire 1 { read_done~output_o $end
$var wire 1 | write_done~output_o $end
$var wire 1 } write~input_o $end
$var wire 1 ~ clk~input_o $end
$var wire 1 !! clk~inputclkctrl_outclk $end
$var wire 1 "! read~input_o $end
$var wire 1 #! write_value[0]~input_o $end
$var wire 1 $! address_in_sector[0]~input_o $end
$var wire 1 %! address_in_sector[1]~input_o $end
$var wire 1 &! address_in_sector[2]~input_o $end
$var wire 1 '! address_in_sector[3]~input_o $end
$var wire 1 (! write_value[1]~input_o $end
$var wire 1 )! write_value[2]~input_o $end
$var wire 1 *! write_value[3]~input_o $end
$var wire 1 +! write_value[4]~input_o $end
$var wire 1 ,! write_value[5]~input_o $end
$var wire 1 -! write_value[6]~input_o $end
$var wire 1 .! write_value[7]~input_o $end
$var wire 1 /! write_value[8]~input_o $end
$var wire 1 0! write_value[9]~input_o $end
$var wire 1 1! write_value[10]~input_o $end
$var wire 1 2! write_value[11]~input_o $end
$var wire 1 3! write_value[12]~input_o $end
$var wire 1 4! write_value[13]~input_o $end
$var wire 1 5! write_value[14]~input_o $end
$var wire 1 6! write_value[15]~input_o $end
$var wire 1 7! write_value[16]~input_o $end
$var wire 1 8! write_value[17]~input_o $end
$var wire 1 9! write_value[18]~input_o $end
$var wire 1 :! write_value[19]~input_o $end
$var wire 1 ;! write_value[20]~input_o $end
$var wire 1 <! write_value[21]~input_o $end
$var wire 1 =! write_value[22]~input_o $end
$var wire 1 >! write_value[23]~input_o $end
$var wire 1 ?! write_value[24]~input_o $end
$var wire 1 @! write_value[25]~input_o $end
$var wire 1 A! write_value[26]~input_o $end
$var wire 1 B! write_value[27]~input_o $end
$var wire 1 C! write_value[28]~input_o $end
$var wire 1 D! write_value[29]~input_o $end
$var wire 1 E! write_value[30]~input_o $end
$var wire 1 F! write_value[31]~input_o $end
$var wire 1 G! values_rtl_0|auto_generated|ram_block1a0~portbdataout $end
$var wire 1 H! values_rtl_0|auto_generated|ram_block1a1 $end
$var wire 1 I! values_rtl_0|auto_generated|ram_block1a2 $end
$var wire 1 J! values_rtl_0|auto_generated|ram_block1a3 $end
$var wire 1 K! values_rtl_0|auto_generated|ram_block1a4 $end
$var wire 1 L! values_rtl_0|auto_generated|ram_block1a5 $end
$var wire 1 M! values_rtl_0|auto_generated|ram_block1a6 $end
$var wire 1 N! values_rtl_0|auto_generated|ram_block1a7 $end
$var wire 1 O! values_rtl_0|auto_generated|ram_block1a8 $end
$var wire 1 P! values_rtl_0|auto_generated|ram_block1a9 $end
$var wire 1 Q! values_rtl_0|auto_generated|ram_block1a10 $end
$var wire 1 R! values_rtl_0|auto_generated|ram_block1a11 $end
$var wire 1 S! values_rtl_0|auto_generated|ram_block1a12 $end
$var wire 1 T! values_rtl_0|auto_generated|ram_block1a13 $end
$var wire 1 U! values_rtl_0|auto_generated|ram_block1a14 $end
$var wire 1 V! values_rtl_0|auto_generated|ram_block1a15 $end
$var wire 1 W! values_rtl_0|auto_generated|ram_block1a16 $end
$var wire 1 X! values_rtl_0|auto_generated|ram_block1a17 $end
$var wire 1 Y! values_rtl_0|auto_generated|ram_block1a18 $end
$var wire 1 Z! values_rtl_0|auto_generated|ram_block1a19 $end
$var wire 1 [! values_rtl_0|auto_generated|ram_block1a20 $end
$var wire 1 \! values_rtl_0|auto_generated|ram_block1a21 $end
$var wire 1 ]! values_rtl_0|auto_generated|ram_block1a22 $end
$var wire 1 ^! values_rtl_0|auto_generated|ram_block1a23 $end
$var wire 1 _! values_rtl_0|auto_generated|ram_block1a24 $end
$var wire 1 `! values_rtl_0|auto_generated|ram_block1a25 $end
$var wire 1 a! values_rtl_0|auto_generated|ram_block1a26 $end
$var wire 1 b! values_rtl_0|auto_generated|ram_block1a27 $end
$var wire 1 c! values_rtl_0|auto_generated|ram_block1a28 $end
$var wire 1 d! values_rtl_0|auto_generated|ram_block1a29 $end
$var wire 1 e! values_rtl_0|auto_generated|ram_block1a30 $end
$var wire 1 f! values_rtl_0|auto_generated|ram_block1a31 $end
$var wire 1 g! read_done~reg0feeder_combout $end
$var wire 1 h! read_done~reg0_q $end
$var wire 1 i! write_done~reg0_q $end
$var wire 1 j! values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35] $end
$var wire 1 k! values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34] $end
$var wire 1 l! values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33] $end
$var wire 1 m! values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32] $end
$var wire 1 n! values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31] $end
$var wire 1 o! values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30] $end
$var wire 1 p! values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29] $end
$var wire 1 q! values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28] $end
$var wire 1 r! values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27] $end
$var wire 1 s! values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26] $end
$var wire 1 t! values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25] $end
$var wire 1 u! values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24] $end
$var wire 1 v! values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23] $end
$var wire 1 w! values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22] $end
$var wire 1 x! values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21] $end
$var wire 1 y! values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20] $end
$var wire 1 z! values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19] $end
$var wire 1 {! values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18] $end
$var wire 1 |! values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17] $end
$var wire 1 }! values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16] $end
$var wire 1 ~! values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15] $end
$var wire 1 !" values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14] $end
$var wire 1 "" values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13] $end
$var wire 1 #" values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12] $end
$var wire 1 $" values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11] $end
$var wire 1 %" values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10] $end
$var wire 1 &" values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9] $end
$var wire 1 '" values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8] $end
$var wire 1 (" values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7] $end
$var wire 1 )" values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6] $end
$var wire 1 *" values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5] $end
$var wire 1 +" values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4] $end
$var wire 1 ," values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3] $end
$var wire 1 -" values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2] $end
$var wire 1 ." values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1] $end
$var wire 1 /" values_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
0#
b0 $
b0 %
0&
b0 '
0(
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0I
0J
1K
xL
1M
1N
1O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
$end
#20000
1&
b1000 '
b1010 '
1}
1(!
1*!
#45000
1"
1~
1!!
1i!
1|
1I
#90000
0"
0~
0!!
#130000
0&
b10 '
b0 '
0}
0(!
0*!
#135000
1"
1~
1!!
0i!
0|
0I
#180000
0"
0~
0!!
#200000
1#
1"!
1g!
#225000
1"
1~
1!!
#270000
0"
0~
0!!
1h!
1{
1(
#270001
1."
1,"
1H!
1J!
1^
1\
1G
1E
#300000
0#
0"!
0g!
#315000
1"
1~
1!!
#350000
b1 %
1P
#360000
0"
0~
0!!
0h!
0{
0(
#380000
b10000 '
b10100 '
1&
1)!
1+!
1}
#405000
1"
1~
1!!
1i!
1|
1I
#450000
0"
0~
0!!
#480000
b100 '
b0 '
0&
0)!
0+!
0}
#495000
1"
1~
1!!
0i!
0|
0I
#540000
0"
0~
0!!
#570000
1#
1"!
1g!
#585000
1"
1~
1!!
#630000
0"
0~
0!!
1h!
1{
1(
#630001
0."
1-"
0,"
1+"
0H!
1I!
0J!
1K!
1_
0^
1]
0\
0G
1F
0E
1D
#660000
0#
0"!
0g!
#675000
1"
1~
1!!
#720000
0"
0~
0!!
0h!
0{
0(
#765000
1"
1~
1!!
#810000
0"
0~
0!!
#855000
1"
1~
1!!
#900000
0"
0~
0!!
#945000
1"
1~
1!!
#990000
0"
0~
0!!
#1000000
