#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Sep  1 09:47:15 2023
# Process ID: 7896
# Current directory: D:/program/verilog/vga-driver-master
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17172 D:\program\verilog\vga-driver-master\vga-driver.xpr
# Log file: D:/program/verilog/vga-driver-master/vivado.log
# Journal file: D:/program/verilog/vga-driver-master\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/program/verilog/vga-driver-master/vga-driver.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'D:/program/verilog/vga-driver-master/vga-driver.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/program/verilog/vga-driver-master/vga-driver.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Vivado/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz' is locked:
* IP definition 'Clocking Wizard (5.4)' for IP 'clk_wiz' (customized with software release 2017.2) has a newer major version in the IP Catalog. * IP definition 'Clocking Wizard (5.4)' for IP 'clk_wiz' (customized with software release 2017.2) has a different revision in the IP Catalog.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 796.699 ; gain = 141.383
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep  1 09:49:00 2023] Launched synth_1...
Run output will be captured here: D:/program/verilog/vga-driver-master/vga-driver.runs/synth_1/runme.log
[Fri Sep  1 09:49:00 2023] Launched impl_1...
Run output will be captured here: D:/program/verilog/vga-driver-master/vga-driver.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep  1 10:04:15 2023] Launched synth_1...
Run output will be captured here: D:/program/verilog/vga-driver-master/vga-driver.runs/synth_1/runme.log
[Fri Sep  1 10:04:15 2023] Launched impl_1...
Run output will be captured here: D:/program/verilog/vga-driver-master/vga-driver.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep  1 10:10:56 2023] Launched synth_1...
Run output will be captured here: D:/program/verilog/vga-driver-master/vga-driver.runs/synth_1/runme.log
[Fri Sep  1 10:10:56 2023] Launched impl_1...
Run output will be captured here: D:/program/verilog/vga-driver-master/vga-driver.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep  1 10:15:19 2023] Launched synth_1...
Run output will be captured here: D:/program/verilog/vga-driver-master/vga-driver.runs/synth_1/runme.log
[Fri Sep  1 10:15:19 2023] Launched impl_1...
Run output will be captured here: D:/program/verilog/vga-driver-master/vga-driver.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/program/verilog/vga-driver-master/vga-driver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep  1 10:19:26 2023] Launched synth_1...
Run output will be captured here: D:/program/verilog/vga-driver-master/vga-driver.runs/synth_1/runme.log
[Fri Sep  1 10:19:26 2023] Launched impl_1...
Run output will be captured here: D:/program/verilog/vga-driver-master/vga-driver.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 874.477 ; gain = 8.406
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/program/verilog/vga-driver-master/vga-driver.runs/impl_1/vga_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/program/verilog/vga-driver-master/vga-driver.runs/impl_1/vga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/program/verilog/vga-driver-master/vga-driver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep  1 10:25:44 2023] Launched synth_1...
Run output will be captured here: D:/program/verilog/vga-driver-master/vga-driver.runs/synth_1/runme.log
[Fri Sep  1 10:25:44 2023] Launched impl_1...
Run output will be captured here: D:/program/verilog/vga-driver-master/vga-driver.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep  1 10:36:07 2023] Launched synth_1...
Run output will be captured here: D:/program/verilog/vga-driver-master/vga-driver.runs/synth_1/runme.log
[Fri Sep  1 10:36:07 2023] Launched impl_1...
Run output will be captured here: D:/program/verilog/vga-driver-master/vga-driver.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/program/verilog/vga-driver-master/vga-driver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep  1 10:48:17 2023] Launched synth_1...
Run output will be captured here: D:/program/verilog/vga-driver-master/vga-driver.runs/synth_1/runme.log
[Fri Sep  1 10:48:17 2023] Launched impl_1...
Run output will be captured here: D:/program/verilog/vga-driver-master/vga-driver.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Xilinx/1234-tulA.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/program/verilog/vga-driver-master/vga-driver.runs/impl_1/vga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/program/verilog/vga-driver-master/vga-driver.runs/impl_1/vga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep  1 10:51:11 2023] Launched impl_1...
Run output will be captured here: D:/program/verilog/vga-driver-master/vga-driver.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/program/verilog/vga-driver-master/vga-driver.runs/impl_1/vga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/program/verilog/vga-driver-master/vga-driver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep  1 11:00:22 2023] Launched synth_1...
Run output will be captured here: D:/program/verilog/vga-driver-master/vga-driver.runs/synth_1/runme.log
[Fri Sep  1 11:00:22 2023] Launched impl_1...
Run output will be captured here: D:/program/verilog/vga-driver-master/vga-driver.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/program/verilog/vga-driver-master/vga-driver.runs/impl_1/vga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/program/verilog/vga-driver-master/vga-driver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep  1 11:22:13 2023] Launched synth_1...
Run output will be captured here: D:/program/verilog/vga-driver-master/vga-driver.runs/synth_1/runme.log
[Fri Sep  1 11:22:13 2023] Launched impl_1...
Run output will be captured here: D:/program/verilog/vga-driver-master/vga-driver.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/program/verilog/vga-driver-master/vga-driver.runs/impl_1/vga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/program/verilog/vga-driver-master/vga-driver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep  1 11:27:30 2023] Launched synth_1...
Run output will be captured here: D:/program/verilog/vga-driver-master/vga-driver.runs/synth_1/runme.log
[Fri Sep  1 11:27:30 2023] Launched impl_1...
Run output will be captured here: D:/program/verilog/vga-driver-master/vga-driver.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/program/verilog/vga-driver-master/vga-driver.runs/impl_1/vga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/program/verilog/vga-driver-master/vga-driver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep  1 11:32:10 2023] Launched synth_1...
Run output will be captured here: D:/program/verilog/vga-driver-master/vga-driver.runs/synth_1/runme.log
[Fri Sep  1 11:32:10 2023] Launched impl_1...
Run output will be captured here: D:/program/verilog/vga-driver-master/vga-driver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/program/verilog/vga-driver-master/vga-driver.runs/impl_1/vga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/program/verilog/vga-driver-master/vga-driver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep  1 11:36:40 2023] Launched synth_1...
Run output will be captured here: D:/program/verilog/vga-driver-master/vga-driver.runs/synth_1/runme.log
[Fri Sep  1 11:36:40 2023] Launched impl_1...
Run output will be captured here: D:/program/verilog/vga-driver-master/vga-driver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/program/verilog/vga-driver-master/vga-driver.runs/impl_1/vga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/program/verilog/vga-driver-master/vga-driver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep  1 11:39:40 2023] Launched synth_1...
Run output will be captured here: D:/program/verilog/vga-driver-master/vga-driver.runs/synth_1/runme.log
[Fri Sep  1 11:39:40 2023] Launched impl_1...
Run output will be captured here: D:/program/verilog/vga-driver-master/vga-driver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/program/verilog/vga-driver-master/vga-driver.runs/impl_1/vga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/program/verilog/vga-driver-master/vga-driver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep  1 11:48:26 2023] Launched synth_1...
Run output will be captured here: D:/program/verilog/vga-driver-master/vga-driver.runs/synth_1/runme.log
[Fri Sep  1 11:48:26 2023] Launched impl_1...
Run output will be captured here: D:/program/verilog/vga-driver-master/vga-driver.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/program/verilog/vga-driver-master/vga-driver.runs/impl_1/vga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
