<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ioapic_internal.h source code [codebrowser/include/hw/i386/ioapic_internal.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="IOAPICCommonClass,IOAPICCommonState "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'codebrowser/include/hw/i386/ioapic_internal.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>codebrowser</a>/<a href='../..'>include</a>/<a href='..'>hw</a>/<a href='./'>i386</a>/<a href='ioapic_internal.h.html'>ioapic_internal.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> *  IOAPIC emulation logic - internal interfaces</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> *  Copyright (c) 2004-2005 Fabrice Bellard</i></td></tr>
<tr><th id="5">5</th><td><i> *  Copyright (c) 2009      Xiantao Zhang, Intel</i></td></tr>
<tr><th id="6">6</th><td><i> *  Copyright (c) 2011 Jan Kiszka, Siemens AG</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * This library is free software; you can redistribute it and/or</i></td></tr>
<tr><th id="9">9</th><td><i> * modify it under the terms of the GNU Lesser General Public</i></td></tr>
<tr><th id="10">10</th><td><i> * License as published by the Free Software Foundation; either</i></td></tr>
<tr><th id="11">11</th><td><i> * version 2 of the License, or (at your option) any later version.</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * This library is distributed in the hope that it will be useful,</i></td></tr>
<tr><th id="14">14</th><td><i> * but WITHOUT ANY WARRANTY; without even the implied warranty of</i></td></tr>
<tr><th id="15">15</th><td><i> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</i></td></tr>
<tr><th id="16">16</th><td><i> * Lesser General Public License for more details.</i></td></tr>
<tr><th id="17">17</th><td><i> *</i></td></tr>
<tr><th id="18">18</th><td><i> * You should have received a copy of the GNU Lesser General Public</i></td></tr>
<tr><th id="19">19</th><td><i> * License along with this library; if not, see &lt;<a href="http://www.gnu.org/licenses/">http://www.gnu.org/licenses/</a>&gt;.</i></td></tr>
<tr><th id="20">20</th><td><i> */</i></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#<span data-ppcond="22">ifndef</span> <span class="macro" data-ref="_M/QEMU_IOAPIC_INTERNAL_H">QEMU_IOAPIC_INTERNAL_H</span></u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/QEMU_IOAPIC_INTERNAL_H" data-ref="_M/QEMU_IOAPIC_INTERNAL_H">QEMU_IOAPIC_INTERNAL_H</dfn></u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../hw.h.html">"hw/hw.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../exec/memory.h.html">"exec/memory.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../sysbus.h.html">"hw/sysbus.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../qemu/notify.h.html">"qemu/notify.h"</a></u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/MAX_IOAPICS" data-ref="_M/MAX_IOAPICS">MAX_IOAPICS</dfn>                     1</u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_LVT_DEST_SHIFT" data-ref="_M/IOAPIC_LVT_DEST_SHIFT">IOAPIC_LVT_DEST_SHIFT</dfn>           56</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_LVT_DEST_IDX_SHIFT" data-ref="_M/IOAPIC_LVT_DEST_IDX_SHIFT">IOAPIC_LVT_DEST_IDX_SHIFT</dfn>       48</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_LVT_MASKED_SHIFT" data-ref="_M/IOAPIC_LVT_MASKED_SHIFT">IOAPIC_LVT_MASKED_SHIFT</dfn>         16</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_LVT_TRIGGER_MODE_SHIFT" data-ref="_M/IOAPIC_LVT_TRIGGER_MODE_SHIFT">IOAPIC_LVT_TRIGGER_MODE_SHIFT</dfn>   15</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_LVT_REMOTE_IRR_SHIFT" data-ref="_M/IOAPIC_LVT_REMOTE_IRR_SHIFT">IOAPIC_LVT_REMOTE_IRR_SHIFT</dfn>     14</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_LVT_POLARITY_SHIFT" data-ref="_M/IOAPIC_LVT_POLARITY_SHIFT">IOAPIC_LVT_POLARITY_SHIFT</dfn>       13</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_LVT_DELIV_STATUS_SHIFT" data-ref="_M/IOAPIC_LVT_DELIV_STATUS_SHIFT">IOAPIC_LVT_DELIV_STATUS_SHIFT</dfn>   12</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_LVT_DEST_MODE_SHIFT" data-ref="_M/IOAPIC_LVT_DEST_MODE_SHIFT">IOAPIC_LVT_DEST_MODE_SHIFT</dfn>      11</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_LVT_DELIV_MODE_SHIFT" data-ref="_M/IOAPIC_LVT_DELIV_MODE_SHIFT">IOAPIC_LVT_DELIV_MODE_SHIFT</dfn>     8</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_LVT_MASKED" data-ref="_M/IOAPIC_LVT_MASKED">IOAPIC_LVT_MASKED</dfn>               (1 &lt;&lt; IOAPIC_LVT_MASKED_SHIFT)</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_LVT_TRIGGER_MODE" data-ref="_M/IOAPIC_LVT_TRIGGER_MODE">IOAPIC_LVT_TRIGGER_MODE</dfn>         (1 &lt;&lt; IOAPIC_LVT_TRIGGER_MODE_SHIFT)</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_LVT_REMOTE_IRR" data-ref="_M/IOAPIC_LVT_REMOTE_IRR">IOAPIC_LVT_REMOTE_IRR</dfn>           (1 &lt;&lt; IOAPIC_LVT_REMOTE_IRR_SHIFT)</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_LVT_POLARITY" data-ref="_M/IOAPIC_LVT_POLARITY">IOAPIC_LVT_POLARITY</dfn>             (1 &lt;&lt; IOAPIC_LVT_POLARITY_SHIFT)</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_LVT_DELIV_STATUS" data-ref="_M/IOAPIC_LVT_DELIV_STATUS">IOAPIC_LVT_DELIV_STATUS</dfn>         (1 &lt;&lt; IOAPIC_LVT_DELIV_STATUS_SHIFT)</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_LVT_DEST_MODE" data-ref="_M/IOAPIC_LVT_DEST_MODE">IOAPIC_LVT_DEST_MODE</dfn>            (1 &lt;&lt; IOAPIC_LVT_DEST_MODE_SHIFT)</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_LVT_DELIV_MODE" data-ref="_M/IOAPIC_LVT_DELIV_MODE">IOAPIC_LVT_DELIV_MODE</dfn>           (7 &lt;&lt; IOAPIC_LVT_DELIV_MODE_SHIFT)</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><i>/* Bits that are read-only for IOAPIC entry */</i></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_RO_BITS" data-ref="_M/IOAPIC_RO_BITS">IOAPIC_RO_BITS</dfn>                  (IOAPIC_LVT_REMOTE_IRR | \</u></td></tr>
<tr><th id="52">52</th><td><u>                                         IOAPIC_LVT_DELIV_STATUS)</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_RW_BITS" data-ref="_M/IOAPIC_RW_BITS">IOAPIC_RW_BITS</dfn>                  (~(uint64_t)IOAPIC_RO_BITS)</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_TRIGGER_EDGE" data-ref="_M/IOAPIC_TRIGGER_EDGE">IOAPIC_TRIGGER_EDGE</dfn>             0</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_TRIGGER_LEVEL" data-ref="_M/IOAPIC_TRIGGER_LEVEL">IOAPIC_TRIGGER_LEVEL</dfn>            1</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><i>/*io{apic,sapic} delivery mode*/</i></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_DM_FIXED" data-ref="_M/IOAPIC_DM_FIXED">IOAPIC_DM_FIXED</dfn>                 0x0</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_DM_LOWEST_PRIORITY" data-ref="_M/IOAPIC_DM_LOWEST_PRIORITY">IOAPIC_DM_LOWEST_PRIORITY</dfn>       0x1</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_DM_PMI" data-ref="_M/IOAPIC_DM_PMI">IOAPIC_DM_PMI</dfn>                   0x2</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_DM_NMI" data-ref="_M/IOAPIC_DM_NMI">IOAPIC_DM_NMI</dfn>                   0x4</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_DM_INIT" data-ref="_M/IOAPIC_DM_INIT">IOAPIC_DM_INIT</dfn>                  0x5</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_DM_SIPI" data-ref="_M/IOAPIC_DM_SIPI">IOAPIC_DM_SIPI</dfn>                  0x6</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_DM_EXTINT" data-ref="_M/IOAPIC_DM_EXTINT">IOAPIC_DM_EXTINT</dfn>                0x7</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_DM_MASK" data-ref="_M/IOAPIC_DM_MASK">IOAPIC_DM_MASK</dfn>                  0x7</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_VECTOR_MASK" data-ref="_M/IOAPIC_VECTOR_MASK">IOAPIC_VECTOR_MASK</dfn>              0xff</u></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_IOREGSEL" data-ref="_M/IOAPIC_IOREGSEL">IOAPIC_IOREGSEL</dfn>                 0x00</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_IOWIN" data-ref="_M/IOAPIC_IOWIN">IOAPIC_IOWIN</dfn>                    0x10</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_EOI" data-ref="_M/IOAPIC_EOI">IOAPIC_EOI</dfn>                      0x40</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_REG_ID" data-ref="_M/IOAPIC_REG_ID">IOAPIC_REG_ID</dfn>                   0x00</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_REG_VER" data-ref="_M/IOAPIC_REG_VER">IOAPIC_REG_VER</dfn>                  0x01</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_REG_ARB" data-ref="_M/IOAPIC_REG_ARB">IOAPIC_REG_ARB</dfn>                  0x02</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_REG_REDTBL_BASE" data-ref="_M/IOAPIC_REG_REDTBL_BASE">IOAPIC_REG_REDTBL_BASE</dfn>          0x10</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_ID" data-ref="_M/IOAPIC_ID">IOAPIC_ID</dfn>                       0x00</u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_ID_SHIFT" data-ref="_M/IOAPIC_ID_SHIFT">IOAPIC_ID_SHIFT</dfn>                 24</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_ID_MASK" data-ref="_M/IOAPIC_ID_MASK">IOAPIC_ID_MASK</dfn>                  0xf</u></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_VER_ENTRIES_SHIFT" data-ref="_M/IOAPIC_VER_ENTRIES_SHIFT">IOAPIC_VER_ENTRIES_SHIFT</dfn>        16</u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><b>typedef</b> <b>struct</b> <a class="type" href="#IOAPICCommonState" title='IOAPICCommonState' data-ref="IOAPICCommonState">IOAPICCommonState</a> <dfn class="typedef" id="IOAPICCommonState" title='IOAPICCommonState' data-type='struct IOAPICCommonState' data-ref="IOAPICCommonState">IOAPICCommonState</dfn>;</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/TYPE_IOAPIC_COMMON" data-ref="_M/TYPE_IOAPIC_COMMON">TYPE_IOAPIC_COMMON</dfn> "ioapic-common"</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_COMMON" data-ref="_M/IOAPIC_COMMON">IOAPIC_COMMON</dfn>(obj) \</u></td></tr>
<tr><th id="89">89</th><td><u>     OBJECT_CHECK(IOAPICCommonState, (obj), TYPE_IOAPIC_COMMON)</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_COMMON_CLASS" data-ref="_M/IOAPIC_COMMON_CLASS">IOAPIC_COMMON_CLASS</dfn>(klass) \</u></td></tr>
<tr><th id="91">91</th><td><u>     OBJECT_CLASS_CHECK(IOAPICCommonClass, (klass), TYPE_IOAPIC_COMMON)</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_COMMON_GET_CLASS" data-ref="_M/IOAPIC_COMMON_GET_CLASS">IOAPIC_COMMON_GET_CLASS</dfn>(obj) \</u></td></tr>
<tr><th id="93">93</th><td><u>     OBJECT_GET_CLASS(IOAPICCommonClass, (obj), TYPE_IOAPIC_COMMON)</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="IOAPICCommonClass" title='IOAPICCommonClass' data-ref="IOAPICCommonClass"><a class="type" href="#IOAPICCommonClass" title='IOAPICCommonClass' data-ref="IOAPICCommonClass">IOAPICCommonClass</a></dfn> {</td></tr>
<tr><th id="96">96</th><td>    <a class="typedef" href="../sysbus.h.html#SysBusDeviceClass" title='SysBusDeviceClass' data-type='struct SysBusDeviceClass' data-ref="SysBusDeviceClass">SysBusDeviceClass</a> <dfn class="decl" id="IOAPICCommonClass::parent_class" title='IOAPICCommonClass::parent_class' data-ref="IOAPICCommonClass::parent_class">parent_class</dfn>;</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>    <a class="typedef" href="../qdev-core.h.html#DeviceRealize" title='DeviceRealize' data-type='void (*)(DeviceState *, Error **)' data-ref="DeviceRealize">DeviceRealize</a> <dfn class="decl" id="IOAPICCommonClass::realize" title='IOAPICCommonClass::realize' data-ref="IOAPICCommonClass::realize">realize</dfn>;</td></tr>
<tr><th id="99">99</th><td>    <em>void</em> (*<dfn class="decl" id="IOAPICCommonClass::pre_save" title='IOAPICCommonClass::pre_save' data-ref="IOAPICCommonClass::pre_save">pre_save</dfn>)(<a class="typedef" href="#IOAPICCommonState" title='IOAPICCommonState' data-type='struct IOAPICCommonState' data-ref="IOAPICCommonState">IOAPICCommonState</a> *<dfn class="local col1 decl" id="1s" title='s' data-type='IOAPICCommonState *' data-ref="1s">s</dfn>);</td></tr>
<tr><th id="100">100</th><td>    <em>void</em> (*<dfn class="decl" id="IOAPICCommonClass::post_load" title='IOAPICCommonClass::post_load' data-ref="IOAPICCommonClass::post_load">post_load</dfn>)(<a class="typedef" href="#IOAPICCommonState" title='IOAPICCommonState' data-type='struct IOAPICCommonState' data-ref="IOAPICCommonState">IOAPICCommonState</a> *<dfn class="local col2 decl" id="2s" title='s' data-type='IOAPICCommonState *' data-ref="2s">s</dfn>);</td></tr>
<tr><th id="101">101</th><td>} <dfn class="typedef" id="IOAPICCommonClass" title='IOAPICCommonClass' data-type='struct IOAPICCommonClass' data-ref="IOAPICCommonClass">IOAPICCommonClass</dfn>;</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><b>struct</b> <dfn class="type def" id="IOAPICCommonState" title='IOAPICCommonState' data-ref="IOAPICCommonState">IOAPICCommonState</dfn> {</td></tr>
<tr><th id="104">104</th><td>    <a class="typedef" href="../sysbus.h.html#SysBusDevice" title='SysBusDevice' data-type='struct SysBusDevice' data-ref="SysBusDevice">SysBusDevice</a> <dfn class="decl" id="IOAPICCommonState::busdev" title='IOAPICCommonState::busdev' data-ref="IOAPICCommonState::busdev">busdev</dfn>;</td></tr>
<tr><th id="105">105</th><td>    <a class="typedef" href="../../qemu/typedefs.h.html#MemoryRegion" title='MemoryRegion' data-type='struct MemoryRegion' data-ref="MemoryRegion">MemoryRegion</a> <dfn class="decl" id="IOAPICCommonState::io_memory" title='IOAPICCommonState::io_memory' data-ref="IOAPICCommonState::io_memory">io_memory</dfn>;</td></tr>
<tr><th id="106">106</th><td>    <a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="IOAPICCommonState::id" title='IOAPICCommonState::id' data-ref="IOAPICCommonState::id">id</dfn>;</td></tr>
<tr><th id="107">107</th><td>    <a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="IOAPICCommonState::ioregsel" title='IOAPICCommonState::ioregsel' data-ref="IOAPICCommonState::ioregsel">ioregsel</dfn>;</td></tr>
<tr><th id="108">108</th><td>    <a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="IOAPICCommonState::irr" title='IOAPICCommonState::irr' data-ref="IOAPICCommonState::irr">irr</dfn>;</td></tr>
<tr><th id="109">109</th><td>    <a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="IOAPICCommonState::ioredtbl" title='IOAPICCommonState::ioredtbl' data-ref="IOAPICCommonState::ioredtbl">ioredtbl</dfn>[<a class="macro" href="ioapic.h.html#23" title="24" data-ref="_M/IOAPIC_NUM_PINS">IOAPIC_NUM_PINS</a>];</td></tr>
<tr><th id="110">110</th><td>    <a class="typedef" href="../../qemu/notify.h.html#Notifier" title='Notifier' data-type='struct Notifier' data-ref="Notifier">Notifier</a> <dfn class="decl" id="IOAPICCommonState::machine_done" title='IOAPICCommonState::machine_done' data-ref="IOAPICCommonState::machine_done">machine_done</dfn>;</td></tr>
<tr><th id="111">111</th><td>    <a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="IOAPICCommonState::version" title='IOAPICCommonState::version' data-ref="IOAPICCommonState::version">version</dfn>;</td></tr>
<tr><th id="112">112</th><td>};</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><em>void</em> <dfn class="decl" id="ioapic_reset_common" title='ioapic_reset_common' data-ref="ioapic_reset_common">ioapic_reset_common</dfn>(<a class="typedef" href="../../qemu/typedefs.h.html#DeviceState" title='DeviceState' data-type='struct DeviceState' data-ref="DeviceState">DeviceState</a> *<dfn class="local col3 decl" id="3dev" title='dev' data-type='DeviceState *' data-ref="3dev">dev</dfn>);</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><em>void</em> <dfn class="decl" id="ioapic_print_redtbl" title='ioapic_print_redtbl' data-ref="ioapic_print_redtbl">ioapic_print_redtbl</dfn>(<a class="typedef" href="../../qemu/typedefs.h.html#Monitor" title='Monitor' data-type='struct Monitor' data-ref="Monitor">Monitor</a> *<dfn class="local col4 decl" id="4mon" title='mon' data-type='Monitor *' data-ref="4mon">mon</dfn>, <a class="typedef" href="#IOAPICCommonState" title='IOAPICCommonState' data-type='struct IOAPICCommonState' data-ref="IOAPICCommonState">IOAPICCommonState</a> *<dfn class="local col5 decl" id="5s" title='s' data-type='IOAPICCommonState *' data-ref="5s">s</dfn>);</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><u>#<span data-ppcond="22">endif</span> /* QEMU_IOAPIC_INTERNAL_H */</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../hw/i386/kvm/ioapic.c.html'>codebrowser/hw/i386/kvm/ioapic.c</a><br/>Generated on <em>2017-Aug-28</em> from project codebrowser revision <em>v2.10.0-rc0-7-g6be37cc</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
