

================================================================
== Vitis HLS Report for 'eventsToImage'
================================================================
* Date:           Mon Sep  6 14:13:50 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        EventsToImage
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.720 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    92775|    92775|  0.928 ms|  0.928 ms|  92776|  92776|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_17_1  |    16384|    16384|         1|          1|          1|  16384|       yes|
        |- VITIS_LOOP_29_2  |    60000|    60000|         4|          3|          1|  20000|       yes|
        |- VITIS_LOOP_74_3  |    16385|    16385|         3|          1|          1|  16384|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 3, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 3, D = 4, States = { 4 5 6 7 }
  Pipeline-2 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 8 5 
5 --> 6 
6 --> 7 
7 --> 4 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 13 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_V_data_V, i4 %input_V_keep_V, i4 %input_V_strb_V, i2 %input_V_user_V, i1 %input_V_last_V, i5 %input_V_id_V, i6 %input_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_V_data_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_V_keep_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_V_strb_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %input_V_user_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_V_last_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %input_V_id_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_V_dest_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_V_data_V, i4 %output_V_keep_V, i4 %output_V_strb_V, i2 %output_V_user_V, i1 %output_V_last_V, i5 %output_V_id_V, i6 %output_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_V_data_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_V_keep_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_V_strb_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %output_V_user_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_V_last_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %output_V_id_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %output_V_dest_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num_events"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_events, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_events, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%num_events_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %num_events"   --->   Operation 34 'read' 'num_events_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%br_ln17 = br void" [EventsToImage/eventsToImage.cpp:17]   --->   Operation 35 'br' 'br_ln17' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.57>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%i = phi i15 %add_ln17, void %.split4, i15 0, void" [EventsToImage/eventsToImage.cpp:17]   --->   Operation 36 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.94ns)   --->   "%add_ln17 = add i15 %i, i15 1" [EventsToImage/eventsToImage.cpp:17]   --->   Operation 37 'add' 'add_ln17' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (2.31ns)   --->   "%icmp_ln17 = icmp_eq  i15 %i, i15 16384" [EventsToImage/eventsToImage.cpp:17]   --->   Operation 38 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %.split4, void %.preheader11.preheader" [EventsToImage/eventsToImage.cpp:17]   --->   Operation 40 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i15 %i" [EventsToImage/eventsToImage.cpp:17]   --->   Operation 41 'zext' 'zext_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [EventsToImage/eventsToImage.cpp:17]   --->   Operation 42 'specpipeline' 'specpipeline_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [EventsToImage/eventsToImage.cpp:17]   --->   Operation 43 'specloopname' 'specloopname_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%img_addr = getelementptr i8 %img, i64 0, i64 %zext_ln17" [EventsToImage/eventsToImage.cpp:21]   --->   Operation 44 'getelementptr' 'img_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (3.25ns)   --->   "%store_ln21 = store i8 127, i14 %img_addr" [EventsToImage/eventsToImage.cpp:21]   --->   Operation 45 'store' 'store_ln21' <Predicate = (!icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 47 [1/1] (1.58ns)   --->   "%br_ln29 = br void %.preheader11" [EventsToImage/eventsToImage.cpp:29]   --->   Operation 47 'br' 'br_ln29' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 2.47>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%i_1 = phi i15 %add_ln29, void %._crit_edge1, i15 0, void %.preheader11.preheader" [EventsToImage/eventsToImage.cpp:29]   --->   Operation 48 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.94ns)   --->   "%add_ln29 = add i15 %i_1, i15 1" [EventsToImage/eventsToImage.cpp:29]   --->   Operation 49 'add' 'add_ln29' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (2.31ns)   --->   "%icmp_ln29 = icmp_eq  i15 %i_1, i15 20000" [EventsToImage/eventsToImage.cpp:29]   --->   Operation 50 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20000, i64 20000, i64 20000"   --->   Operation 51 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %.split2, void %.preheader.preheader" [EventsToImage/eventsToImage.cpp:29]   --->   Operation 52 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i15 %i_1" [EventsToImage/eventsToImage.cpp:29]   --->   Operation 53 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%empty_14 = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %input_V_data_V, i4 %input_V_keep_V, i4 %input_V_strb_V, i2 %input_V_user_V, i1 %input_V_last_V, i5 %input_V_id_V, i6 %input_V_dest_V"   --->   Operation 54 'read' 'empty_14' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%x_data = extractvalue i54 %empty_14"   --->   Operation 55 'extractvalue' 'x_data' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %i_1, i32 14" [EventsToImage/eventsToImage.cpp:41]   --->   Operation 56 'bitselect' 'tmp' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %tmp, void, void %.split2._crit_edge" [EventsToImage/eventsToImage.cpp:41]   --->   Operation 57 'br' 'br_ln41' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln878 = icmp_ult  i32 %zext_ln29_1, i32 %num_events_read"   --->   Operation 58 'icmp' 'icmp_ln878' <Predicate = (!icmp_ln29)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln878, void %._crit_edge, void" [EventsToImage/eventsToImage.cpp:53]   --->   Operation 59 'br' 'br_ln53' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = trunc i32 %x_data" [EventsToImage/eventsToImage.cpp:54]   --->   Operation 60 'trunc' 'trunc_ln54_1' <Predicate = (!icmp_ln29 & icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (2.31ns)   --->   "%icmp_ln58 = icmp_eq  i15 %i_1, i15 19999" [EventsToImage/eventsToImage.cpp:58]   --->   Operation 61 'icmp' 'icmp_ln58' <Predicate = (!icmp_ln29)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %._crit_edge1, void" [EventsToImage/eventsToImage.cpp:58]   --->   Operation 62 'br' 'br_ln58' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader11"   --->   Operation 63 'br' 'br_ln0' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.81>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%empty_15 = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %input_V_data_V, i4 %input_V_keep_V, i4 %input_V_strb_V, i2 %input_V_user_V, i1 %input_V_last_V, i5 %input_V_id_V, i6 %input_V_dest_V"   --->   Operation 64 'read' 'empty_15' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%y_data = extractvalue i54 %empty_15"   --->   Operation 65 'extractvalue' 'y_data' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i32 %y_data" [EventsToImage/eventsToImage.cpp:54]   --->   Operation 66 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln29 & icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %trunc_ln54, i7 0" [EventsToImage/eventsToImage.cpp:54]   --->   Operation 67 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln29 & icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.81ns)   --->   "%add_ln54 = add i14 %trunc_ln54_1, i14 %shl_ln" [EventsToImage/eventsToImage.cpp:54]   --->   Operation 68 'add' 'add_ln54' <Predicate = (!icmp_ln29 & icmp_ln878)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.72>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i15 %i_1" [EventsToImage/eventsToImage.cpp:29]   --->   Operation 69 'zext' 'zext_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 70 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9"   --->   Operation 71 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%empty_16 = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %input_V_data_V, i4 %input_V_keep_V, i4 %input_V_strb_V, i2 %input_V_user_V, i1 %input_V_last_V, i5 %input_V_id_V, i6 %input_V_dest_V"   --->   Operation 72 'read' 'empty_16' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%p_data = extractvalue i54 %empty_16"   --->   Operation 73 'extractvalue' 'p_data' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%p_keep = extractvalue i54 %empty_16"   --->   Operation 74 'extractvalue' 'p_keep' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%p_strb = extractvalue i54 %empty_16"   --->   Operation 75 'extractvalue' 'p_strb' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%p_user = extractvalue i54 %empty_16"   --->   Operation 76 'extractvalue' 'p_user' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%p_last = extractvalue i54 %empty_16"   --->   Operation 77 'extractvalue' 'p_last' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%p_id = extractvalue i54 %empty_16"   --->   Operation 78 'extractvalue' 'p_id' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%p_dest = extractvalue i54 %empty_16"   --->   Operation 79 'extractvalue' 'p_dest' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%aux_keep_V_addr = getelementptr i4 %aux_keep_V, i64 0, i64 %zext_ln29" [EventsToImage/eventsToImage.cpp:43]   --->   Operation 80 'getelementptr' 'aux_keep_V_addr' <Predicate = (!icmp_ln29 & !tmp)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (3.25ns)   --->   "%store_ln43 = store i4 %p_keep, i14 %aux_keep_V_addr" [EventsToImage/eventsToImage.cpp:43]   --->   Operation 81 'store' 'store_ln43' <Predicate = (!icmp_ln29 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 16384> <RAM>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%aux_strb_V_addr = getelementptr i4 %aux_strb_V, i64 0, i64 %zext_ln29" [EventsToImage/eventsToImage.cpp:44]   --->   Operation 82 'getelementptr' 'aux_strb_V_addr' <Predicate = (!icmp_ln29 & !tmp)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (3.25ns)   --->   "%store_ln44 = store i4 %p_strb, i14 %aux_strb_V_addr" [EventsToImage/eventsToImage.cpp:44]   --->   Operation 83 'store' 'store_ln44' <Predicate = (!icmp_ln29 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 16384> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%aux_user_V_addr = getelementptr i2 %aux_user_V, i64 0, i64 %zext_ln29" [EventsToImage/eventsToImage.cpp:45]   --->   Operation 84 'getelementptr' 'aux_user_V_addr' <Predicate = (!icmp_ln29 & !tmp)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (3.25ns)   --->   "%store_ln45 = store i2 %p_user, i14 %aux_user_V_addr" [EventsToImage/eventsToImage.cpp:45]   --->   Operation 85 'store' 'store_ln45' <Predicate = (!icmp_ln29 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16384> <RAM>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%aux_last_V_addr = getelementptr i1 %aux_last_V, i64 0, i64 %zext_ln29" [EventsToImage/eventsToImage.cpp:46]   --->   Operation 86 'getelementptr' 'aux_last_V_addr' <Predicate = (!icmp_ln29 & !tmp)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (3.25ns)   --->   "%store_ln46 = store i1 %p_last, i14 %aux_last_V_addr" [EventsToImage/eventsToImage.cpp:46]   --->   Operation 87 'store' 'store_ln46' <Predicate = (!icmp_ln29 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16384> <RAM>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%aux_id_V_addr = getelementptr i5 %aux_id_V, i64 0, i64 %zext_ln29" [EventsToImage/eventsToImage.cpp:47]   --->   Operation 88 'getelementptr' 'aux_id_V_addr' <Predicate = (!icmp_ln29 & !tmp)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (3.25ns)   --->   "%store_ln47 = store i5 %p_id, i14 %aux_id_V_addr" [EventsToImage/eventsToImage.cpp:47]   --->   Operation 89 'store' 'store_ln47' <Predicate = (!icmp_ln29 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 16384> <RAM>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%aux_dest_V_addr = getelementptr i6 %aux_dest_V, i64 0, i64 %zext_ln29" [EventsToImage/eventsToImage.cpp:48]   --->   Operation 90 'getelementptr' 'aux_dest_V_addr' <Predicate = (!icmp_ln29 & !tmp)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (3.25ns)   --->   "%store_ln48 = store i6 %p_dest, i14 %aux_dest_V_addr" [EventsToImage/eventsToImage.cpp:48]   --->   Operation 91 'store' 'store_ln48' <Predicate = (!icmp_ln29 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 16384> <RAM>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln49 = br void %.split2._crit_edge" [EventsToImage/eventsToImage.cpp:49]   --->   Operation 92 'br' 'br_ln49' <Predicate = (!icmp_ln29 & !tmp)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (2.47ns)   --->   "%icmp_ln54 = icmp_ne  i32 %p_data, i32 0" [EventsToImage/eventsToImage.cpp:54]   --->   Operation 93 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln29 & icmp_ln878)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.99ns)   --->   "%select_ln534 = select i1 %icmp_ln54, i8 255, i8 0"   --->   Operation 94 'select' 'select_ln534' <Predicate = (!icmp_ln29 & icmp_ln878)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i14 %add_ln54" [EventsToImage/eventsToImage.cpp:54]   --->   Operation 95 'zext' 'zext_ln54' <Predicate = (!icmp_ln29 & icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%img_addr_2 = getelementptr i8 %img, i64 0, i64 %zext_ln54" [EventsToImage/eventsToImage.cpp:54]   --->   Operation 96 'getelementptr' 'img_addr_2' <Predicate = (!icmp_ln29 & icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (3.25ns)   --->   "%store_ln54 = store i8 %select_ln534, i14 %img_addr_2" [EventsToImage/eventsToImage.cpp:54]   --->   Operation 97 'store' 'store_ln54' <Predicate = (!icmp_ln29 & icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln54 = br void %._crit_edge" [EventsToImage/eventsToImage.cpp:54]   --->   Operation 98 'br' 'br_ln54' <Predicate = (!icmp_ln29 & icmp_ln878)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 99 [1/1] (3.25ns)   --->   "%store_ln59 = store i4 %p_keep, i4 16383" [EventsToImage/eventsToImage.cpp:59]   --->   Operation 99 'store' 'store_ln59' <Predicate = (icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 16384> <RAM>
ST_7 : Operation 100 [1/1] (3.25ns)   --->   "%store_ln60 = store i4 %p_strb, i4 16383" [EventsToImage/eventsToImage.cpp:60]   --->   Operation 100 'store' 'store_ln60' <Predicate = (icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 16384> <RAM>
ST_7 : Operation 101 [1/1] (3.25ns)   --->   "%store_ln61 = store i2 %p_user, i2 16383" [EventsToImage/eventsToImage.cpp:61]   --->   Operation 101 'store' 'store_ln61' <Predicate = (icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16384> <RAM>
ST_7 : Operation 102 [1/1] (3.25ns)   --->   "%store_ln62 = store i1 %p_last, i1 16383" [EventsToImage/eventsToImage.cpp:62]   --->   Operation 102 'store' 'store_ln62' <Predicate = (icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16384> <RAM>
ST_7 : Operation 103 [1/1] (3.25ns)   --->   "%store_ln63 = store i5 %p_id, i5 16383" [EventsToImage/eventsToImage.cpp:63]   --->   Operation 103 'store' 'store_ln63' <Predicate = (icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 16384> <RAM>
ST_7 : Operation 104 [1/1] (3.25ns)   --->   "%store_ln64 = store i6 %p_dest, i6 16383" [EventsToImage/eventsToImage.cpp:64]   --->   Operation 104 'store' 'store_ln64' <Predicate = (icmp_ln58)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 16384> <RAM>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln65 = br void %._crit_edge1" [EventsToImage/eventsToImage.cpp:65]   --->   Operation 105 'br' 'br_ln65' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.58>
ST_8 : Operation 106 [1/1] (1.58ns)   --->   "%br_ln74 = br void %.preheader" [EventsToImage/eventsToImage.cpp:74]   --->   Operation 106 'br' 'br_ln74' <Predicate = true> <Delay = 1.58>

State 9 <SV = 5> <Delay = 3.25>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%i_2 = phi i15 %add_ln74, void %.split, i15 0, void %.preheader.preheader" [EventsToImage/eventsToImage.cpp:74]   --->   Operation 107 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (1.94ns)   --->   "%add_ln74 = add i15 %i_2, i15 1" [EventsToImage/eventsToImage.cpp:74]   --->   Operation 108 'add' 'add_ln74' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (2.31ns)   --->   "%icmp_ln74 = icmp_eq  i15 %i_2, i15 16384" [EventsToImage/eventsToImage.cpp:74]   --->   Operation 109 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%empty_17 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 110 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %.split, void" [EventsToImage/eventsToImage.cpp:74]   --->   Operation 111 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i15 %i_2" [EventsToImage/eventsToImage.cpp:74]   --->   Operation 112 'zext' 'zext_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%img_addr_1 = getelementptr i8 %img, i64 0, i64 %zext_ln74" [EventsToImage/eventsToImage.cpp:80]   --->   Operation 113 'getelementptr' 'img_addr_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 114 [2/2] (3.25ns)   --->   "%valOut_data_V = load i14 %img_addr_1" [EventsToImage/eventsToImage.cpp:80]   --->   Operation 114 'load' 'valOut_data_V' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%aux_keep_V_addr_1 = getelementptr i4 %aux_keep_V, i64 0, i64 %zext_ln74" [EventsToImage/eventsToImage.cpp:82]   --->   Operation 115 'getelementptr' 'aux_keep_V_addr_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 116 [2/2] (3.25ns)   --->   "%valOut_keep_V = load i14 %aux_keep_V_addr_1" [EventsToImage/eventsToImage.cpp:82]   --->   Operation 116 'load' 'valOut_keep_V' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 16384> <RAM>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%aux_strb_V_addr_1 = getelementptr i4 %aux_strb_V, i64 0, i64 %zext_ln74" [EventsToImage/eventsToImage.cpp:83]   --->   Operation 117 'getelementptr' 'aux_strb_V_addr_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 118 [2/2] (3.25ns)   --->   "%valOut_strb_V = load i14 %aux_strb_V_addr_1" [EventsToImage/eventsToImage.cpp:83]   --->   Operation 118 'load' 'valOut_strb_V' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 16384> <RAM>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%aux_user_V_addr_1 = getelementptr i2 %aux_user_V, i64 0, i64 %zext_ln74" [EventsToImage/eventsToImage.cpp:84]   --->   Operation 119 'getelementptr' 'aux_user_V_addr_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 120 [2/2] (3.25ns)   --->   "%valOut_user_V = load i14 %aux_user_V_addr_1" [EventsToImage/eventsToImage.cpp:84]   --->   Operation 120 'load' 'valOut_user_V' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16384> <RAM>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%aux_last_V_addr_1 = getelementptr i1 %aux_last_V, i64 0, i64 %zext_ln74" [EventsToImage/eventsToImage.cpp:85]   --->   Operation 121 'getelementptr' 'aux_last_V_addr_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 122 [2/2] (3.25ns)   --->   "%valOut_last_V = load i14 %aux_last_V_addr_1" [EventsToImage/eventsToImage.cpp:85]   --->   Operation 122 'load' 'valOut_last_V' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16384> <RAM>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%aux_id_V_addr_1 = getelementptr i5 %aux_id_V, i64 0, i64 %zext_ln74" [EventsToImage/eventsToImage.cpp:86]   --->   Operation 123 'getelementptr' 'aux_id_V_addr_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 124 [2/2] (3.25ns)   --->   "%valOut_id_V = load i14 %aux_id_V_addr_1" [EventsToImage/eventsToImage.cpp:86]   --->   Operation 124 'load' 'valOut_id_V' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 16384> <RAM>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%aux_dest_V_addr_1 = getelementptr i6 %aux_dest_V, i64 0, i64 %zext_ln74" [EventsToImage/eventsToImage.cpp:87]   --->   Operation 125 'getelementptr' 'aux_dest_V_addr_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 126 [2/2] (3.25ns)   --->   "%valOut_dest_V = load i14 %aux_dest_V_addr_1" [EventsToImage/eventsToImage.cpp:87]   --->   Operation 126 'load' 'valOut_dest_V' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 16384> <RAM>

State 10 <SV = 6> <Delay = 3.25>
ST_10 : Operation 127 [1/2] (3.25ns)   --->   "%valOut_data_V = load i14 %img_addr_1" [EventsToImage/eventsToImage.cpp:80]   --->   Operation 127 'load' 'valOut_data_V' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i8 %valOut_data_V" [EventsToImage/eventsToImage.cpp:78]   --->   Operation 128 'zext' 'zext_ln78' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_10 : Operation 129 [1/2] (3.25ns)   --->   "%valOut_keep_V = load i14 %aux_keep_V_addr_1" [EventsToImage/eventsToImage.cpp:82]   --->   Operation 129 'load' 'valOut_keep_V' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 16384> <RAM>
ST_10 : Operation 130 [1/2] (3.25ns)   --->   "%valOut_strb_V = load i14 %aux_strb_V_addr_1" [EventsToImage/eventsToImage.cpp:83]   --->   Operation 130 'load' 'valOut_strb_V' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 16384> <RAM>
ST_10 : Operation 131 [1/2] (3.25ns)   --->   "%valOut_user_V = load i14 %aux_user_V_addr_1" [EventsToImage/eventsToImage.cpp:84]   --->   Operation 131 'load' 'valOut_user_V' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 16384> <RAM>
ST_10 : Operation 132 [1/2] (3.25ns)   --->   "%valOut_last_V = load i14 %aux_last_V_addr_1" [EventsToImage/eventsToImage.cpp:85]   --->   Operation 132 'load' 'valOut_last_V' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16384> <RAM>
ST_10 : Operation 133 [1/2] (3.25ns)   --->   "%valOut_id_V = load i14 %aux_id_V_addr_1" [EventsToImage/eventsToImage.cpp:86]   --->   Operation 133 'load' 'valOut_id_V' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 16384> <RAM>
ST_10 : Operation 134 [1/2] (3.25ns)   --->   "%valOut_dest_V = load i14 %aux_dest_V_addr_1" [EventsToImage/eventsToImage.cpp:87]   --->   Operation 134 'load' 'valOut_dest_V' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 16384> <RAM>
ST_10 : Operation 135 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %output_V_data_V, i4 %output_V_keep_V, i4 %output_V_strb_V, i2 %output_V_user_V, i1 %output_V_last_V, i5 %output_V_id_V, i6 %output_V_dest_V, i32 %zext_ln78, i4 %valOut_keep_V, i4 %valOut_strb_V, i2 %valOut_user_V, i1 %valOut_last_V, i5 %valOut_id_V, i6 %valOut_dest_V"   --->   Operation 135 'write' 'write_ln304' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%specpipeline_ln74 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [EventsToImage/eventsToImage.cpp:74]   --->   Operation 136 'specpipeline' 'specpipeline_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [EventsToImage/eventsToImage.cpp:74]   --->   Operation 137 'specloopname' 'specloopname_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 138 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %output_V_data_V, i4 %output_V_keep_V, i4 %output_V_strb_V, i2 %output_V_user_V, i1 %output_V_last_V, i5 %output_V_id_V, i6 %output_V_dest_V, i32 %zext_ln78, i4 %valOut_keep_V, i4 %valOut_strb_V, i2 %valOut_user_V, i1 %valOut_last_V, i5 %valOut_id_V, i6 %valOut_dest_V"   --->   Operation 138 'write' 'write_ln304' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 139 'br' 'br_ln0' <Predicate = (!icmp_ln74)> <Delay = 0.00>

State 12 <SV = 6> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%ret_ln211 = ret" [EventsToImage/eventsToImage.cpp:211]   --->   Operation 140 'ret' 'ret_ln211' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ input_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ num_events]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ aux_keep_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ aux_strb_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ aux_user_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ aux_last_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ aux_id_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ aux_dest_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000]
num_events_read   (read             ) [ 0011111100000]
br_ln17           (br               ) [ 0110000000000]
i                 (phi              ) [ 0010000000000]
add_ln17          (add              ) [ 0110000000000]
icmp_ln17         (icmp             ) [ 0010000000000]
empty             (speclooptripcount) [ 0000000000000]
br_ln17           (br               ) [ 0000000000000]
zext_ln17         (zext             ) [ 0000000000000]
specpipeline_ln17 (specpipeline     ) [ 0000000000000]
specloopname_ln17 (specloopname     ) [ 0000000000000]
img_addr          (getelementptr    ) [ 0000000000000]
store_ln21        (store            ) [ 0000000000000]
br_ln0            (br               ) [ 0110000000000]
br_ln29           (br               ) [ 0001111100000]
i_1               (phi              ) [ 0000111100000]
add_ln29          (add              ) [ 0001111100000]
icmp_ln29         (icmp             ) [ 0000111100000]
empty_13          (speclooptripcount) [ 0000000000000]
br_ln29           (br               ) [ 0000000000000]
zext_ln29_1       (zext             ) [ 0000000000000]
empty_14          (read             ) [ 0000000000000]
x_data            (extractvalue     ) [ 0000000000000]
tmp               (bitselect        ) [ 0000011000000]
br_ln41           (br               ) [ 0000000000000]
icmp_ln878        (icmp             ) [ 0000111100000]
br_ln53           (br               ) [ 0000000000000]
trunc_ln54_1      (trunc            ) [ 0000010000000]
icmp_ln58         (icmp             ) [ 0000111100000]
br_ln58           (br               ) [ 0000000000000]
br_ln0            (br               ) [ 0001111100000]
empty_15          (read             ) [ 0000000000000]
y_data            (extractvalue     ) [ 0000000000000]
trunc_ln54        (trunc            ) [ 0000000000000]
shl_ln            (bitconcatenate   ) [ 0000000000000]
add_ln54          (add              ) [ 0000001000000]
zext_ln29         (zext             ) [ 0000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000]
specloopname_ln0  (specloopname     ) [ 0000000000000]
empty_16          (read             ) [ 0000000000000]
p_data            (extractvalue     ) [ 0000000000000]
p_keep            (extractvalue     ) [ 0000100100000]
p_strb            (extractvalue     ) [ 0000100100000]
p_user            (extractvalue     ) [ 0000100100000]
p_last            (extractvalue     ) [ 0000100100000]
p_id              (extractvalue     ) [ 0000100100000]
p_dest            (extractvalue     ) [ 0000100100000]
aux_keep_V_addr   (getelementptr    ) [ 0000000000000]
store_ln43        (store            ) [ 0000000000000]
aux_strb_V_addr   (getelementptr    ) [ 0000000000000]
store_ln44        (store            ) [ 0000000000000]
aux_user_V_addr   (getelementptr    ) [ 0000000000000]
store_ln45        (store            ) [ 0000000000000]
aux_last_V_addr   (getelementptr    ) [ 0000000000000]
store_ln46        (store            ) [ 0000000000000]
aux_id_V_addr     (getelementptr    ) [ 0000000000000]
store_ln47        (store            ) [ 0000000000000]
aux_dest_V_addr   (getelementptr    ) [ 0000000000000]
store_ln48        (store            ) [ 0000000000000]
br_ln49           (br               ) [ 0000000000000]
icmp_ln54         (icmp             ) [ 0000000000000]
select_ln534      (select           ) [ 0000000000000]
zext_ln54         (zext             ) [ 0000000000000]
img_addr_2        (getelementptr    ) [ 0000000000000]
store_ln54        (store            ) [ 0000000000000]
br_ln54           (br               ) [ 0000000000000]
store_ln59        (store            ) [ 0000000000000]
store_ln60        (store            ) [ 0000000000000]
store_ln61        (store            ) [ 0000000000000]
store_ln62        (store            ) [ 0000000000000]
store_ln63        (store            ) [ 0000000000000]
store_ln64        (store            ) [ 0000000000000]
br_ln65           (br               ) [ 0000000000000]
br_ln74           (br               ) [ 0000000011110]
i_2               (phi              ) [ 0000000001000]
add_ln74          (add              ) [ 0000000011110]
icmp_ln74         (icmp             ) [ 0000000001110]
empty_17          (speclooptripcount) [ 0000000000000]
br_ln74           (br               ) [ 0000000000000]
zext_ln74         (zext             ) [ 0000000000000]
img_addr_1        (getelementptr    ) [ 0000000001100]
aux_keep_V_addr_1 (getelementptr    ) [ 0000000001100]
aux_strb_V_addr_1 (getelementptr    ) [ 0000000001100]
aux_user_V_addr_1 (getelementptr    ) [ 0000000001100]
aux_last_V_addr_1 (getelementptr    ) [ 0000000001100]
aux_id_V_addr_1   (getelementptr    ) [ 0000000001100]
aux_dest_V_addr_1 (getelementptr    ) [ 0000000001100]
valOut_data_V     (load             ) [ 0000000000000]
zext_ln78         (zext             ) [ 0000000001010]
valOut_keep_V     (load             ) [ 0000000001010]
valOut_strb_V     (load             ) [ 0000000001010]
valOut_user_V     (load             ) [ 0000000001010]
valOut_last_V     (load             ) [ 0000000001010]
valOut_id_V       (load             ) [ 0000000001010]
valOut_dest_V     (load             ) [ 0000000001010]
specpipeline_ln74 (specpipeline     ) [ 0000000000000]
specloopname_ln74 (specloopname     ) [ 0000000000000]
write_ln304       (write            ) [ 0000000000000]
br_ln0            (br               ) [ 0000000011110]
ret_ln211         (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="num_events">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_events"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="img">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="aux_keep_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aux_keep_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="aux_strb_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aux_strb_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="aux_user_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aux_user_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="aux_last_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aux_last_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="aux_id_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aux_id_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="aux_dest_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aux_dest_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="num_events_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_events_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="54" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="0" index="3" bw="4" slack="0"/>
<pin id="145" dir="0" index="4" bw="2" slack="0"/>
<pin id="146" dir="0" index="5" bw="1" slack="0"/>
<pin id="147" dir="0" index="6" bw="5" slack="0"/>
<pin id="148" dir="0" index="7" bw="6" slack="0"/>
<pin id="149" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_14/4 empty_15/5 empty_16/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="0" index="3" bw="4" slack="0"/>
<pin id="163" dir="0" index="4" bw="2" slack="0"/>
<pin id="164" dir="0" index="5" bw="1" slack="0"/>
<pin id="165" dir="0" index="6" bw="5" slack="0"/>
<pin id="166" dir="0" index="7" bw="6" slack="0"/>
<pin id="167" dir="0" index="8" bw="8" slack="0"/>
<pin id="168" dir="0" index="9" bw="4" slack="0"/>
<pin id="169" dir="0" index="10" bw="4" slack="0"/>
<pin id="170" dir="0" index="11" bw="2" slack="0"/>
<pin id="171" dir="0" index="12" bw="1" slack="0"/>
<pin id="172" dir="0" index="13" bw="5" slack="0"/>
<pin id="173" dir="0" index="14" bw="6" slack="0"/>
<pin id="174" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/10 "/>
</bind>
</comp>

<comp id="183" class="1004" name="img_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="15" slack="0"/>
<pin id="187" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_addr/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="14" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln21/2 store_ln54/6 valOut_data_V/9 "/>
</bind>
</comp>

<comp id="197" class="1004" name="aux_keep_V_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="15" slack="0"/>
<pin id="201" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_keep_V_addr/6 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="14" slack="0"/>
<pin id="206" dir="0" index="1" bw="4" slack="0"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln43/6 store_ln59/7 valOut_keep_V/9 "/>
</bind>
</comp>

<comp id="210" class="1004" name="aux_strb_V_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="15" slack="0"/>
<pin id="214" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_strb_V_addr/6 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="14" slack="0"/>
<pin id="219" dir="0" index="1" bw="4" slack="0"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln44/6 store_ln60/7 valOut_strb_V/9 "/>
</bind>
</comp>

<comp id="223" class="1004" name="aux_user_V_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="15" slack="0"/>
<pin id="227" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_user_V_addr/6 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="14" slack="0"/>
<pin id="232" dir="0" index="1" bw="2" slack="0"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln45/6 store_ln61/7 valOut_user_V/9 "/>
</bind>
</comp>

<comp id="236" class="1004" name="aux_last_V_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="15" slack="0"/>
<pin id="240" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_last_V_addr/6 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="14" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln46/6 store_ln62/7 valOut_last_V/9 "/>
</bind>
</comp>

<comp id="249" class="1004" name="aux_id_V_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="15" slack="0"/>
<pin id="253" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_id_V_addr/6 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="14" slack="0"/>
<pin id="258" dir="0" index="1" bw="5" slack="0"/>
<pin id="259" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln47/6 store_ln63/7 valOut_id_V/9 "/>
</bind>
</comp>

<comp id="262" class="1004" name="aux_dest_V_addr_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="15" slack="0"/>
<pin id="266" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_dest_V_addr/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="14" slack="0"/>
<pin id="271" dir="0" index="1" bw="6" slack="0"/>
<pin id="272" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln48/6 store_ln64/7 valOut_dest_V/9 "/>
</bind>
</comp>

<comp id="275" class="1004" name="img_addr_2_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="14" slack="0"/>
<pin id="279" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_addr_2/6 "/>
</bind>
</comp>

<comp id="289" class="1004" name="img_addr_1_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="15" slack="0"/>
<pin id="293" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_addr_1/9 "/>
</bind>
</comp>

<comp id="297" class="1004" name="aux_keep_V_addr_1_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="15" slack="0"/>
<pin id="301" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_keep_V_addr_1/9 "/>
</bind>
</comp>

<comp id="306" class="1004" name="aux_strb_V_addr_1_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="15" slack="0"/>
<pin id="310" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_strb_V_addr_1/9 "/>
</bind>
</comp>

<comp id="315" class="1004" name="aux_user_V_addr_1_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="2" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="15" slack="0"/>
<pin id="319" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_user_V_addr_1/9 "/>
</bind>
</comp>

<comp id="324" class="1004" name="aux_last_V_addr_1_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="15" slack="0"/>
<pin id="328" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_last_V_addr_1/9 "/>
</bind>
</comp>

<comp id="333" class="1004" name="aux_id_V_addr_1_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="15" slack="0"/>
<pin id="337" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_id_V_addr_1/9 "/>
</bind>
</comp>

<comp id="342" class="1004" name="aux_dest_V_addr_1_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="15" slack="0"/>
<pin id="346" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_dest_V_addr_1/9 "/>
</bind>
</comp>

<comp id="351" class="1005" name="i_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="15" slack="1"/>
<pin id="353" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="i_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="15" slack="0"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="1" slack="1"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="362" class="1005" name="i_1_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="15" slack="1"/>
<pin id="364" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="i_1_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="15" slack="0"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="1" slack="1"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="374" class="1005" name="i_2_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="15" slack="1"/>
<pin id="376" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="378" class="1004" name="i_2_phi_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="15" slack="0"/>
<pin id="380" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="1" slack="1"/>
<pin id="382" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/9 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="54" slack="0"/>
<pin id="387" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="x_data/4 y_data/5 p_data/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln17_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="15" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln17_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="15" slack="0"/>
<pin id="397" dir="0" index="1" bw="15" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln17_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="15" slack="0"/>
<pin id="403" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln29_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="15" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="icmp_ln29_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="15" slack="0"/>
<pin id="414" dir="0" index="1" bw="15" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln29_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="15" slack="0"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="15" slack="0"/>
<pin id="425" dir="0" index="2" bw="5" slack="0"/>
<pin id="426" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="icmp_ln878_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="15" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="3"/>
<pin id="433" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="trunc_ln54_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_1/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="icmp_ln58_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="15" slack="0"/>
<pin id="441" dir="0" index="1" bw="15" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="trunc_ln54_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="shl_ln_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="14" slack="0"/>
<pin id="451" dir="0" index="1" bw="7" slack="0"/>
<pin id="452" dir="0" index="2" bw="1" slack="0"/>
<pin id="453" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln54_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="14" slack="1"/>
<pin id="459" dir="0" index="1" bw="14" slack="0"/>
<pin id="460" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln29_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="15" slack="2"/>
<pin id="464" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="p_keep_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="54" slack="0"/>
<pin id="474" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_keep/6 "/>
</bind>
</comp>

<comp id="477" class="1004" name="p_strb_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="54" slack="0"/>
<pin id="479" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_strb/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="p_user_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="54" slack="0"/>
<pin id="484" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_user/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="p_last_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="54" slack="0"/>
<pin id="489" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_last/6 "/>
</bind>
</comp>

<comp id="492" class="1004" name="p_id_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="54" slack="0"/>
<pin id="494" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_id/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="p_dest_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="54" slack="0"/>
<pin id="499" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_dest/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="icmp_ln54_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/6 "/>
</bind>
</comp>

<comp id="508" class="1004" name="select_ln534_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="0" index="2" bw="1" slack="0"/>
<pin id="512" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln534/6 "/>
</bind>
</comp>

<comp id="517" class="1004" name="zext_ln54_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="14" slack="1"/>
<pin id="519" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/6 "/>
</bind>
</comp>

<comp id="521" class="1004" name="add_ln74_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="15" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/9 "/>
</bind>
</comp>

<comp id="527" class="1004" name="icmp_ln74_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="15" slack="0"/>
<pin id="529" dir="0" index="1" bw="15" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/9 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln74_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="15" slack="0"/>
<pin id="535" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/9 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln78_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="0"/>
<pin id="546" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/10 "/>
</bind>
</comp>

<comp id="549" class="1005" name="num_events_read_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="3"/>
<pin id="551" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="num_events_read "/>
</bind>
</comp>

<comp id="554" class="1005" name="add_ln17_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="15" slack="0"/>
<pin id="556" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

<comp id="562" class="1005" name="add_ln29_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="15" slack="0"/>
<pin id="564" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="567" class="1005" name="icmp_ln29_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="571" class="1005" name="tmp_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="2"/>
<pin id="573" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="575" class="1005" name="icmp_ln878_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="1"/>
<pin id="577" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878 "/>
</bind>
</comp>

<comp id="579" class="1005" name="trunc_ln54_1_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="14" slack="1"/>
<pin id="581" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln54_1 "/>
</bind>
</comp>

<comp id="584" class="1005" name="icmp_ln58_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="3"/>
<pin id="586" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln58 "/>
</bind>
</comp>

<comp id="588" class="1005" name="add_ln54_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="14" slack="1"/>
<pin id="590" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

<comp id="593" class="1005" name="p_keep_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="4" slack="1"/>
<pin id="595" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_keep "/>
</bind>
</comp>

<comp id="598" class="1005" name="p_strb_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="4" slack="1"/>
<pin id="600" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_strb "/>
</bind>
</comp>

<comp id="603" class="1005" name="p_user_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="2" slack="1"/>
<pin id="605" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_user "/>
</bind>
</comp>

<comp id="608" class="1005" name="p_last_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="1"/>
<pin id="610" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_last "/>
</bind>
</comp>

<comp id="613" class="1005" name="p_id_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="5" slack="1"/>
<pin id="615" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_id "/>
</bind>
</comp>

<comp id="618" class="1005" name="p_dest_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="6" slack="1"/>
<pin id="620" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_dest "/>
</bind>
</comp>

<comp id="623" class="1005" name="add_ln74_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="15" slack="0"/>
<pin id="625" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln74 "/>
</bind>
</comp>

<comp id="628" class="1005" name="icmp_ln74_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="1"/>
<pin id="630" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln74 "/>
</bind>
</comp>

<comp id="632" class="1005" name="img_addr_1_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="14" slack="1"/>
<pin id="634" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="img_addr_1 "/>
</bind>
</comp>

<comp id="637" class="1005" name="aux_keep_V_addr_1_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="14" slack="1"/>
<pin id="639" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="aux_keep_V_addr_1 "/>
</bind>
</comp>

<comp id="642" class="1005" name="aux_strb_V_addr_1_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="14" slack="1"/>
<pin id="644" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="aux_strb_V_addr_1 "/>
</bind>
</comp>

<comp id="647" class="1005" name="aux_user_V_addr_1_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="14" slack="1"/>
<pin id="649" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="aux_user_V_addr_1 "/>
</bind>
</comp>

<comp id="652" class="1005" name="aux_last_V_addr_1_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="14" slack="1"/>
<pin id="654" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="aux_last_V_addr_1 "/>
</bind>
</comp>

<comp id="657" class="1005" name="aux_id_V_addr_1_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="14" slack="1"/>
<pin id="659" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="aux_id_V_addr_1 "/>
</bind>
</comp>

<comp id="662" class="1005" name="aux_dest_V_addr_1_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="14" slack="1"/>
<pin id="664" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="aux_dest_V_addr_1 "/>
</bind>
</comp>

<comp id="667" class="1005" name="zext_ln78_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="1"/>
<pin id="669" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln78 "/>
</bind>
</comp>

<comp id="672" class="1005" name="valOut_keep_V_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="4" slack="1"/>
<pin id="674" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="valOut_keep_V "/>
</bind>
</comp>

<comp id="677" class="1005" name="valOut_strb_V_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="4" slack="1"/>
<pin id="679" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="valOut_strb_V "/>
</bind>
</comp>

<comp id="682" class="1005" name="valOut_user_V_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="2" slack="1"/>
<pin id="684" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="valOut_user_V "/>
</bind>
</comp>

<comp id="687" class="1005" name="valOut_last_V_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="1"/>
<pin id="689" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="valOut_last_V "/>
</bind>
</comp>

<comp id="692" class="1005" name="valOut_id_V_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="5" slack="1"/>
<pin id="694" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="valOut_id_V "/>
</bind>
</comp>

<comp id="697" class="1005" name="valOut_dest_V_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="6" slack="1"/>
<pin id="699" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="valOut_dest_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="138"><net_src comp="72" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="150"><net_src comp="100" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="140" pin=4"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="140" pin=5"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="140" pin=6"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="140" pin=7"/></net>

<net id="175"><net_src comp="130" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="177"><net_src comp="16" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="178"><net_src comp="18" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="158" pin=4"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="158" pin=5"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="158" pin=6"/></net>

<net id="182"><net_src comp="26" pin="0"/><net_sink comp="158" pin=7"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="92" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="94" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="196"><net_src comp="183" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="202"><net_src comp="32" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="92" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="197" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="92" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="210" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="92" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="223" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="38" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="92" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="236" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="254"><net_src comp="40" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="92" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="249" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="267"><net_src comp="42" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="92" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="262" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="280"><net_src comp="30" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="92" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="275" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="283"><net_src comp="118" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="284"><net_src comp="120" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="285"><net_src comp="122" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="286"><net_src comp="124" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="287"><net_src comp="126" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="288"><net_src comp="128" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="294"><net_src comp="30" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="92" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="289" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="302"><net_src comp="32" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="92" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="204" pin="3"/><net_sink comp="158" pin=9"/></net>

<net id="305"><net_src comp="297" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="311"><net_src comp="34" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="92" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="217" pin="3"/><net_sink comp="158" pin=10"/></net>

<net id="314"><net_src comp="306" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="320"><net_src comp="36" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="92" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="230" pin="3"/><net_sink comp="158" pin=11"/></net>

<net id="323"><net_src comp="315" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="329"><net_src comp="38" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="92" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="243" pin="3"/><net_sink comp="158" pin=12"/></net>

<net id="332"><net_src comp="324" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="338"><net_src comp="40" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="92" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="256" pin="3"/><net_sink comp="158" pin=13"/></net>

<net id="341"><net_src comp="333" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="347"><net_src comp="42" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="92" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="269" pin="3"/><net_sink comp="158" pin=14"/></net>

<net id="350"><net_src comp="342" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="354"><net_src comp="74" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="365"><net_src comp="74" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="373"><net_src comp="366" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="377"><net_src comp="74" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="384"><net_src comp="374" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="388"><net_src comp="140" pin="8"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="355" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="76" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="355" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="78" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="355" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="410"><net_src comp="366" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="76" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="366" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="96" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="366" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="102" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="366" pin="4"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="104" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="434"><net_src comp="418" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="385" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="366" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="106" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="385" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="108" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="445" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="110" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="461"><net_src comp="449" pin="3"/><net_sink comp="457" pin=1"/></net>

<net id="465"><net_src comp="362" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="468"><net_src comp="462" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="469"><net_src comp="462" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="470"><net_src comp="462" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="471"><net_src comp="462" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="475"><net_src comp="140" pin="8"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="480"><net_src comp="140" pin="8"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="485"><net_src comp="140" pin="8"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="490"><net_src comp="140" pin="8"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="495"><net_src comp="140" pin="8"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="500"><net_src comp="140" pin="8"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="506"><net_src comp="385" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="50" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="513"><net_src comp="502" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="114" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="116" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="516"><net_src comp="508" pin="3"/><net_sink comp="190" pin=1"/></net>

<net id="520"><net_src comp="517" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="525"><net_src comp="378" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="76" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="378" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="78" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="378" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="539"><net_src comp="533" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="540"><net_src comp="533" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="541"><net_src comp="533" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="542"><net_src comp="533" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="543"><net_src comp="533" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="547"><net_src comp="190" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="158" pin=8"/></net>

<net id="552"><net_src comp="134" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="557"><net_src comp="389" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="565"><net_src comp="406" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="570"><net_src comp="412" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="422" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="430" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="435" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="587"><net_src comp="439" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="457" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="596"><net_src comp="472" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="601"><net_src comp="477" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="606"><net_src comp="482" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="611"><net_src comp="487" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="616"><net_src comp="492" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="621"><net_src comp="497" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="626"><net_src comp="521" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="631"><net_src comp="527" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="289" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="640"><net_src comp="297" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="645"><net_src comp="306" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="650"><net_src comp="315" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="655"><net_src comp="324" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="660"><net_src comp="333" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="665"><net_src comp="342" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="670"><net_src comp="544" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="158" pin=8"/></net>

<net id="675"><net_src comp="204" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="158" pin=9"/></net>

<net id="680"><net_src comp="217" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="158" pin=10"/></net>

<net id="685"><net_src comp="230" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="158" pin=11"/></net>

<net id="690"><net_src comp="243" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="158" pin=12"/></net>

<net id="695"><net_src comp="256" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="158" pin=13"/></net>

<net id="700"><net_src comp="269" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="158" pin=14"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V_data_V | {11 }
	Port: output_V_keep_V | {11 }
	Port: output_V_strb_V | {11 }
	Port: output_V_user_V | {11 }
	Port: output_V_last_V | {11 }
	Port: output_V_id_V | {11 }
	Port: output_V_dest_V | {11 }
	Port: img | {2 6 }
	Port: aux_keep_V | {6 7 }
	Port: aux_strb_V | {6 7 }
	Port: aux_user_V | {6 7 }
	Port: aux_last_V | {6 7 }
	Port: aux_id_V | {6 7 }
	Port: aux_dest_V | {6 7 }
 - Input state : 
	Port: eventsToImage : input_V_data_V | {4 5 6 }
	Port: eventsToImage : input_V_keep_V | {4 5 6 }
	Port: eventsToImage : input_V_strb_V | {4 5 6 }
	Port: eventsToImage : input_V_user_V | {4 5 6 }
	Port: eventsToImage : input_V_last_V | {4 5 6 }
	Port: eventsToImage : input_V_id_V | {4 5 6 }
	Port: eventsToImage : input_V_dest_V | {4 5 6 }
	Port: eventsToImage : num_events | {1 }
	Port: eventsToImage : img | {9 10 }
	Port: eventsToImage : aux_keep_V | {9 10 }
	Port: eventsToImage : aux_strb_V | {9 10 }
	Port: eventsToImage : aux_user_V | {9 10 }
	Port: eventsToImage : aux_last_V | {9 10 }
	Port: eventsToImage : aux_id_V | {9 10 }
	Port: eventsToImage : aux_dest_V | {9 10 }
  - Chain level:
	State 1
	State 2
		add_ln17 : 1
		icmp_ln17 : 1
		br_ln17 : 2
		zext_ln17 : 1
		img_addr : 2
		store_ln21 : 3
	State 3
	State 4
		add_ln29 : 1
		icmp_ln29 : 1
		br_ln29 : 2
		zext_ln29_1 : 1
		tmp : 1
		br_ln41 : 2
		icmp_ln878 : 2
		br_ln53 : 3
		trunc_ln54_1 : 1
		icmp_ln58 : 1
		br_ln58 : 2
	State 5
		trunc_ln54 : 1
		shl_ln : 2
		add_ln54 : 3
	State 6
		aux_keep_V_addr : 1
		store_ln43 : 1
		aux_strb_V_addr : 1
		store_ln44 : 1
		aux_user_V_addr : 1
		store_ln45 : 1
		aux_last_V_addr : 1
		store_ln46 : 1
		aux_id_V_addr : 1
		store_ln47 : 1
		aux_dest_V_addr : 1
		store_ln48 : 1
		icmp_ln54 : 1
		select_ln534 : 2
		img_addr_2 : 1
		store_ln54 : 3
	State 7
	State 8
	State 9
		add_ln74 : 1
		icmp_ln74 : 1
		br_ln74 : 2
		zext_ln74 : 1
		img_addr_1 : 2
		valOut_data_V : 3
		aux_keep_V_addr_1 : 2
		valOut_keep_V : 3
		aux_strb_V_addr_1 : 2
		valOut_strb_V : 3
		aux_user_V_addr_1 : 2
		valOut_user_V : 3
		aux_last_V_addr_1 : 2
		valOut_last_V : 3
		aux_id_V_addr_1 : 2
		valOut_id_V : 3
		aux_dest_V_addr_1 : 2
		valOut_dest_V : 3
	State 10
		zext_ln78 : 1
		write_ln304 : 2
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       icmp_ln17_fu_395      |    0    |    12   |
|          |       icmp_ln29_fu_412      |    0    |    12   |
|   icmp   |      icmp_ln878_fu_430      |    0    |    18   |
|          |       icmp_ln58_fu_439      |    0    |    12   |
|          |       icmp_ln54_fu_502      |    0    |    18   |
|          |       icmp_ln74_fu_527      |    0    |    12   |
|----------|-----------------------------|---------|---------|
|          |       add_ln17_fu_389       |    0    |    20   |
|    add   |       add_ln29_fu_406       |    0    |    20   |
|          |       add_ln54_fu_457       |    0    |    17   |
|          |       add_ln74_fu_521       |    0    |    20   |
|----------|-----------------------------|---------|---------|
|  select  |     select_ln534_fu_508     |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   | num_events_read_read_fu_134 |    0    |    0    |
|          |       grp_read_fu_140       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |       grp_write_fu_158      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          grp_fu_385         |    0    |    0    |
|          |        p_keep_fu_472        |    0    |    0    |
|          |        p_strb_fu_477        |    0    |    0    |
|extractvalue|        p_user_fu_482        |    0    |    0    |
|          |        p_last_fu_487        |    0    |    0    |
|          |         p_id_fu_492         |    0    |    0    |
|          |        p_dest_fu_497        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       zext_ln17_fu_401      |    0    |    0    |
|          |      zext_ln29_1_fu_418     |    0    |    0    |
|   zext   |       zext_ln29_fu_462      |    0    |    0    |
|          |       zext_ln54_fu_517      |    0    |    0    |
|          |       zext_ln74_fu_533      |    0    |    0    |
|          |       zext_ln78_fu_544      |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|          tmp_fu_422         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |     trunc_ln54_1_fu_435     |    0    |    0    |
|          |      trunc_ln54_fu_445      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|        shl_ln_fu_449        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   163   |
|----------|-----------------------------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|aux_dest_V|    6   |    0   |    0   |
| aux_id_V |    5   |    0   |    0   |
|aux_keep_V|    4   |    0   |    0   |
|aux_last_V|    1   |    0   |    0   |
|aux_strb_V|    4   |    0   |    0   |
|aux_user_V|    2   |    0   |    0   |
|    img   |    8   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |   30   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln17_reg_554    |   15   |
|     add_ln29_reg_562    |   15   |
|     add_ln54_reg_588    |   14   |
|     add_ln74_reg_623    |   15   |
|aux_dest_V_addr_1_reg_662|   14   |
| aux_id_V_addr_1_reg_657 |   14   |
|aux_keep_V_addr_1_reg_637|   14   |
|aux_last_V_addr_1_reg_652|   14   |
|aux_strb_V_addr_1_reg_642|   14   |
|aux_user_V_addr_1_reg_647|   14   |
|       i_1_reg_362       |   15   |
|       i_2_reg_374       |   15   |
|        i_reg_351        |   15   |
|    icmp_ln29_reg_567    |    1   |
|    icmp_ln58_reg_584    |    1   |
|    icmp_ln74_reg_628    |    1   |
|    icmp_ln878_reg_575   |    1   |
|    img_addr_1_reg_632   |   14   |
| num_events_read_reg_549 |   32   |
|      p_dest_reg_618     |    6   |
|       p_id_reg_613      |    5   |
|      p_keep_reg_593     |    4   |
|      p_last_reg_608     |    1   |
|      p_strb_reg_598     |    4   |
|      p_user_reg_603     |    2   |
|       tmp_reg_571       |    1   |
|   trunc_ln54_1_reg_579  |   14   |
|  valOut_dest_V_reg_697  |    6   |
|   valOut_id_V_reg_692   |    5   |
|  valOut_keep_V_reg_672  |    4   |
|  valOut_last_V_reg_687  |    1   |
|  valOut_strb_V_reg_677  |    4   |
|  valOut_user_V_reg_682  |    2   |
|    zext_ln78_reg_667    |   32   |
+-------------------------+--------+
|          Total          |   329  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_158 |  p8  |   2  |   8  |   16   ||    9    |
|  grp_write_fu_158 |  p9  |   2  |   4  |    8   ||    9    |
|  grp_write_fu_158 |  p10 |   2  |   4  |    8   ||    9    |
|  grp_write_fu_158 |  p11 |   2  |   2  |    4   ||    9    |
|  grp_write_fu_158 |  p12 |   2  |   1  |    2   ||    9    |
|  grp_write_fu_158 |  p13 |   2  |   5  |   10   ||    9    |
|  grp_write_fu_158 |  p14 |   2  |   6  |   12   ||    9    |
| grp_access_fu_190 |  p0  |   4  |  14  |   56   ||    20   |
| grp_access_fu_190 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_204 |  p0  |   4  |  14  |   56   ||    20   |
| grp_access_fu_204 |  p1  |   2  |   4  |    8   ||    9    |
| grp_access_fu_217 |  p0  |   4  |  14  |   56   ||    20   |
| grp_access_fu_217 |  p1  |   2  |   4  |    8   ||    9    |
| grp_access_fu_230 |  p0  |   4  |  14  |   56   ||    20   |
| grp_access_fu_230 |  p1  |   2  |   2  |    4   ||    9    |
| grp_access_fu_243 |  p0  |   4  |  14  |   56   ||    20   |
| grp_access_fu_243 |  p1  |   2  |   1  |    2   ||    9    |
| grp_access_fu_256 |  p0  |   4  |  14  |   56   ||    20   |
| grp_access_fu_256 |  p1  |   2  |   5  |   10   ||    9    |
| grp_access_fu_269 |  p0  |   4  |  14  |   56   ||    20   |
| grp_access_fu_269 |  p1  |   2  |   6  |   12   ||    9    |
|    i_1_reg_362    |  p0  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   542  || 36.6062 ||   275   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   163  |
|   Memory  |   30   |    -   |    0   |    0   |
|Multiplexer|    -   |   36   |    -   |   275  |
|  Register |    -   |    -   |   329  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   30   |   36   |   329  |   438  |
+-----------+--------+--------+--------+--------+
