
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.075894                       # Number of seconds simulated
sim_ticks                                 75894265500                       # Number of ticks simulated
final_tick                                75894265500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 289240                       # Simulator instruction rate (inst/s)
host_op_rate                                   335343                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              110687017                       # Simulator tick rate (ticks/s)
host_mem_usage                                 684260                       # Number of bytes of host memory used
host_seconds                                   685.67                       # Real time elapsed on the host
sim_insts                                   198322090                       # Number of instructions simulated
sim_ops                                     229933415                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  75894265500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          269376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          348480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher       848768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1466624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       269376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        269376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         8768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            8768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             4209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             5445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        13262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22916                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           137                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                137                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            3549359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            4591651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      11183559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              19324569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       3549359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3549359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          115529                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               115529                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          115529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           3549359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           4591651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     11183559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             19440099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       22916                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        137                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22916                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      137                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1464384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1466624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 8768                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     35                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   75894254500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22916                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  137                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5704                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.739130                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.656802                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   331.376562                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3045     53.38%     53.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1200     21.04%     74.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          275      4.82%     79.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          148      2.59%     81.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          112      1.96%     83.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           86      1.51%     85.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           58      1.02%     86.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           47      0.82%     87.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          733     12.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5704                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    3772.333333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    485.094308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   8118.439275                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023            4     66.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1     16.67%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.666667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.650097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.816497                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1     16.67%     16.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5     83.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1665898213                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2094916963                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  114405000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     72807.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                91557.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        19.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     19.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.29                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17220                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      56                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                40.88                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    3292163.90                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 23483460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 12474165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                91877520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 548100                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2746211520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            637950840                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            172944480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5588485770                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      4320408960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      12847933185                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            26442932670                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            348.418055                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          74043417429                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    354787000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1169534000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  50536990000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  11251048260                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     326478821                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  12255427419                       # Time in different power states
system.mem_ctrls_1.actEnergy                 17293080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  9172515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                71492820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                   5220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1685957520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            404012580                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            105905760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      3537357870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2592125280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      14887574220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            23311111215                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            307.152468                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          74731680071                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    215724750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     717914000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  60224313250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   6750276709                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     228661429                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   7757375362                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  75894265500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                43738492                       # Number of BP lookups
system.cpu.branchPred.condPredicted          24854537                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1825353                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             23307851                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                19494619                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             83.639710                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6796388                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             208301                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2231548                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2166232                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            65316                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        96010                       # Number of mispredicted indirect branches.
system.cpu.branchPred.atLeastOneCorrectExpert      1332855                       # Number of mispredicts where there was at least one correct not-selected scheme.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  75894265500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  75894265500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  75894265500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  75894265500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     75894265500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        151788532                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3198899                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      249670049                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    43738492                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           28457239                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     146139670                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 3674008                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 5591                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1330                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         8425                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  84752998                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 42000                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          151190919                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.913359                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.046980                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 12462728      8.24%      8.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 52594099     34.79%     43.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 21713814     14.36%     57.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 64420278     42.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            151190919                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.288154                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.644854                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 10360827                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              18703676                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 113157854                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               7193216                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1775346                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             18565527                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 63855                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              270727350                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               7347183                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                1775346                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 19271127                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 8750266                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         493445                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 111140812                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               9759923                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              263476481                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               3472854                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               2845643                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2588004                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 279734                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1382986                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           350414846                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1244475816                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        348282620                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             305748944                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 44665902                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               9219                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6236                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  14947912                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             30265562                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            24097902                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1196262                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5907711                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  259928401                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               11973                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 244088522                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2157252                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        30006958                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     91619409                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            458                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     151190919                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.614439                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.015145                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            27797036     18.39%     18.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            33332132     22.05%     40.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            60992204     40.34%     80.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            27506658     18.19%     98.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1562437      1.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 452      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       151190919                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                38771038     75.18%     75.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   1214      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                8214708     15.93%     91.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               4580767      8.88%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               16      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             189713328     77.72%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1783909      0.73%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           2956      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             29801916     12.21%     90.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            22786397      9.34%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              244088522                       # Type of FU issued
system.cpu.iq.rate                           1.608083                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    51567743                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.211267                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          693092910                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         289960000                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    239605231                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  48                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              295656233                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      32                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           708984                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4654424                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         5126                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        12821                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2296633                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      1089091                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         63909                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1775346                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 2755176                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                137584                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           259940467                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              30265562                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             24097902                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6222                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  20757                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                101596                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          12821                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1068828                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       765219                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1834047                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             241581307                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              28884745                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2507215                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            93                       # number of nop insts executed
system.cpu.iew.exec_refs                     51309718                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 35944147                       # Number of branches executed
system.cpu.iew.exec_stores                   22424973                       # Number of stores executed
system.cpu.iew.exec_rate                     1.591565                       # Inst execution rate
system.cpu.iew.wb_sent                      239760169                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     239605247                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 156197168                       # num instructions producing a value
system.cpu.iew.wb_consumers                 362753477                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.578546                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.430588                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        26574581                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1763695                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    147003169                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.564139                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.832190                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     44742279     30.44%     30.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     49934624     33.97%     64.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     24626689     16.75%     81.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9545535      6.49%     87.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6413133      4.36%     92.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3591597      2.44%     94.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2630788      1.79%     96.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1434629      0.98%     97.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4083895      2.78%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    147003169                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            198322090                       # Number of instructions committed
system.cpu.commit.committedOps              229933415                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       47412407                       # Number of memory references committed
system.cpu.commit.loads                      25611138                       # Number of loads committed
system.cpu.commit.membars                        5751                       # Number of memory barriers committed
system.cpu.commit.branches                   34642995                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 213035083                       # Number of committed integer instructions.
system.cpu.commit.function_calls              8279490                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        180897042     78.67%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1621010      0.70%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         2956      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25611138     11.14%     90.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21801253      9.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         229933415                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4083895                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    399426308                       # The number of ROB reads
system.cpu.rob.rob_writes                   517210668                       # The number of ROB writes
system.cpu.timesIdled                           10627                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          597613                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   198322090                       # Number of Instructions Simulated
system.cpu.committedOps                     229933415                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.765364                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.765364                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.306568                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.306568                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                299154264                       # number of integer regfile reads
system.cpu.int_regfile_writes               171228389                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 825002874                       # number of cc regfile reads
system.cpu.cc_regfile_writes                142073705                       # number of cc regfile writes
system.cpu.misc_regfile_reads                48798704                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  11379                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75894265500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            690077                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.279585                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46483890                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            691101                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.260632                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          75386500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.279585                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999296                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999296                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          406                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          525                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          96441799                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         96441799                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  75894265500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     25761513                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25761513                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     20710770                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20710770                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5893                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5893                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         5689                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5689                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      46472283                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46472283                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     46472283                       # number of overall hits
system.cpu.dcache.overall_hits::total        46472283                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       689814                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        689814                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       701522                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       701522                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          148                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          148                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      1391336                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1391336                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1391336                       # number of overall misses
system.cpu.dcache.overall_misses::total       1391336                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7055975500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7055975500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   6161845022                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6161845022                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       862000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       862000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  13217820522                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13217820522                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  13217820522                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13217820522                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26451327                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26451327                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21412292                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21412292                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6041                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6041                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     47863619                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     47863619                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     47863619                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     47863619                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.026079                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026079                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.032763                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032763                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.024499                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.024499                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.029069                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029069                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.029069                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029069                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 10228.808780                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10228.808780                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  8783.537825                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8783.537825                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data  5824.324324                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  5824.324324                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data  9500.092373                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9500.092373                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data  9500.092373                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9500.092373                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          885                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       440665                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               207                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           55751                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.275362                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.904163                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       690077                       # number of writebacks
system.cpu.dcache.writebacks::total            690077                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       183913                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       183913                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       516310                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       516310                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          148                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       700223                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       700223                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       700223                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       700223                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       505901                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       505901                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       185212                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       185212                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       691113                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       691113                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       691113                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       691113                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5096853000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5096853000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1749747663                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1749747663                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6846600663                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6846600663                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   6846600663                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6846600663                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.019126                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019126                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008650                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008650                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.014439                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014439                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.014439                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014439                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 10074.803173                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10074.803173                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data  9447.269416                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9447.269416                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data  9906.629832                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9906.629832                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data  9906.629832                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9906.629832                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  75894265500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  75894265500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  75894265500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            111733                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.657724                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            84634229                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            112245                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            754.013355                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         838702500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.657724                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999331                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999331                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         169618127                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        169618127                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  75894265500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     84634229                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        84634229                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      84634229                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         84634229                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     84634229                       # number of overall hits
system.cpu.icache.overall_hits::total        84634229                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       118706                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        118706                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       118706                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         118706                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       118706                       # number of overall misses
system.cpu.icache.overall_misses::total        118706                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1468888750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1468888750                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1468888750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1468888750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1468888750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1468888750                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     84752935                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     84752935                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     84752935                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     84752935                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     84752935                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     84752935                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001401                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001401                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001401                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001401                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001401                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001401                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12374.174431                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12374.174431                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12374.174431                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12374.174431                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12374.174431                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12374.174431                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       163644                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              7671                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    21.332812                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       111733                       # number of writebacks
system.cpu.icache.writebacks::total            111733                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         6448                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6448                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         6448                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6448                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         6448                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6448                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       112258                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       112258                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       112258                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       112258                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       112258                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       112258                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1299463767                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1299463767                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1299463767                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1299463767                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1299463767                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1299463767                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001325                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001325                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001325                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001325                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001325                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001325                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11575.689635                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11575.689635                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11575.689635                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11575.689635                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11575.689635                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11575.689635                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  75894265500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  75894265500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  75894265500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          1436535                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1436878                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  297                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                173778                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  75894265500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                       200                       # number of replacements
system.l2.tags.tagsinuse                 14596.647226                       # Cycle average of tags in use
system.l2.tags.total_refs                      719251                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18058                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     39.830048                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    14155.058359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   441.588867                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.431978                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.013476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.445454                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           496                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         17362                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          469                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          780                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3364                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4415                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8629                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015137                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.529846                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13626247                       # Number of tag accesses
system.l2.tags.data_accesses                 13626247                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  75894265500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       678346                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           678346                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       120111                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           120111                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             181819                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                181819                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          108032                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             108032                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         502626                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            502626                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                108032                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                684445                       # number of demand (read+write) hits
system.l2.demand_hits::total                   792477                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               108032                       # number of overall hits
system.l2.overall_hits::cpu.data               684445                       # number of overall hits
system.l2.overall_hits::total                  792477                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 12                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             3394                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3394                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          4214                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4214                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         3262                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3262                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                4214                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                6656                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10870                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               4214                       # number of overall misses
system.l2.overall_misses::cpu.data               6656                       # number of overall misses
system.l2.overall_misses::total                 10870                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    262526000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     262526000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    477055000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    477055000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1048048000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1048048000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     477055000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1310574000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1787629000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    477055000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1310574000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1787629000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       678346                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       678346                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       120111                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       120111                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               12                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         185213                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            185213                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       112246                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         112246                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       505888                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        505888                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            112246                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            691101                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               803347                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           112246                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           691101                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              803347                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.018325                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.018325                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.037543                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.037543                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.006448                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006448                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.037543                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.009631                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.013531                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.037543                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.009631                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.013531                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 77350.029464                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77350.029464                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 113207.166588                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 113207.166588                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 321290.006131                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 321290.006131                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 113207.166588                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 196901.141827                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164455.289788                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 113207.166588                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 196901.141827                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164455.289788                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         4                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                  137                       # number of writebacks
system.l2.writebacks::total                       137                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data          1180                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1180                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data           31                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           31                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data             1211                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1216                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data            1211                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1216                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       196564                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         196564                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            12                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         2214                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2214                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         4209                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4209                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         3231                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3231                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           4209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           5445                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9654                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          4209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          5445                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       196564                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           206218                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   1177544025                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1177544025                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       188000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       188000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    217068000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    217068000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    451514500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    451514500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   1025271000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1025271000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    451514500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1242339000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1693853500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    451514500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1242339000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   1177544025                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2871397525                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.011954                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.011954                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.037498                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.037498                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.006387                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006387                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.037498                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.007879                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.012017                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.037498                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.007879                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.256699                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher  5990.639308                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total  5990.639308                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 15666.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15666.666667                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 98043.360434                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98043.360434                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 107273.580423                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 107273.580423                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 317323.119777                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 317323.119777                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 107273.580423                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 228161.432507                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 175456.132173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 107273.580423                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 228161.432507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher  5990.639308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 13924.087737                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         23128                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3558                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  75894265500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20702                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          137                       # Transaction distribution
system.membus.trans_dist::CleanEvict               63                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2214                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2214                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20702                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        46044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  46044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1475392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1475392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22928                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22928    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22928                       # Request fanout histogram
system.membus.reqLayer0.occupancy            33426955                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          120337820                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1605181                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       801836                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         3376                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         183302                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       183302                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  75894265500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            618145                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       678483                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       123464                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              63                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           199631                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             12                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           185213                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          185213                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        112258                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       505888                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       336236                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2072303                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2408539                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     14334592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     88395392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              102729984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          199843                       # Total snoops (count)
system.tol2bus.snoopTraffic                      9536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1003202                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.186108                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.389194                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 816498     81.39%     81.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 186704     18.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1003202                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1604400500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         168452366                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1036723368                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
