{
  "Top": "torgb",
  "RtlTop": "torgb",
  "RtlPrefix": "",
  "RtlSubPrefix": "torgb_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "width": {
      "index": "0",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "width",
          "usage": "data",
          "direction": "in"
        }]
    },
    "height": {
      "index": "1",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "height",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ch_y": {
      "index": "2",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<32>, 2, 5, 6, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "ch_y",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ch_u": {
      "index": "3",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<32>, 2, 5, 6, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "ch_u",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ch_v": {
      "index": "4",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<32>, 2, 5, 6, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "ch_v",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ch_r": {
      "index": "5",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_int<32>, 2, 5, 6, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "ch_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "ch_g": {
      "index": "6",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_int<32>, 2, 5, 6, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "ch_g",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "ch_b": {
      "index": "7",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_int<32>, 2, 5, 6, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "ch_b",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "ReturnValue": {
    "srcType": "int",
    "srcSize": "32",
    "hwRefs": [{
        "type": "register",
        "interface": "s_axi_control",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "torgb"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "torgb",
    "Version": "1.0",
    "DisplayName": "Torgb",
    "Revision": "2114183792",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_torgb_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/..\/torgb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/torgb_control_s_axi.vhd",
      "impl\/vhdl\/torgb_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/torgb_mul_32s_17s_32_2_1.vhd",
      "impl\/vhdl\/torgb_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/torgb_mul_32s_34ns_65_2_1.vhd",
      "impl\/vhdl\/torgb_regslice_both.vhd",
      "impl\/vhdl\/torgb_torgb_Pipeline_VITIS_LOOP_24_1.vhd",
      "impl\/vhdl\/torgb.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/torgb_control_s_axi.v",
      "impl\/verilog\/torgb_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/torgb_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/torgb_hls_deadlock_idx1_monitor.v",
      "impl\/verilog\/torgb_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/torgb_mul_32s_17s_32_2_1.v",
      "impl\/verilog\/torgb_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/torgb_mul_32s_34ns_65_2_1.v",
      "impl\/verilog\/torgb_regslice_both.v",
      "impl\/verilog\/torgb_torgb_Pipeline_VITIS_LOOP_24_1.v",
      "impl\/verilog\/torgb.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/torgb_v1_0\/data\/torgb.mdd",
      "impl\/misc\/drivers\/torgb_v1_0\/data\/torgb.tcl",
      "impl\/misc\/drivers\/torgb_v1_0\/data\/torgb.yaml",
      "impl\/misc\/drivers\/torgb_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/torgb_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/torgb_v1_0\/src\/xtorgb.c",
      "impl\/misc\/drivers\/torgb_v1_0\/src\/xtorgb.h",
      "impl\/misc\/drivers\/torgb_v1_0\/src\/xtorgb_hw.h",
      "impl\/misc\/drivers\/torgb_v1_0\/src\/xtorgb_linux.c",
      "impl\/misc\/drivers\/torgb_v1_0\/src\/xtorgb_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/torgb.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "ap_return",
          "access": "R",
          "description": "Data signal of ap_return",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ap_return",
              "access": "R",
              "description": "Bit 31 to 0 of ap_return"
            }]
        },
        {
          "offset": "0x18",
          "name": "width",
          "access": "W",
          "description": "Data signal of width",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "width",
              "access": "W",
              "description": "Bit 31 to 0 of width"
            }]
        },
        {
          "offset": "0x20",
          "name": "height",
          "access": "W",
          "description": "Data signal of height",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "height",
              "access": "W",
              "description": "Bit 31 to 0 of height"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "width"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "height"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:ch_y:ch_u:ch_v:ch_r:ch_g:ch_b",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "ch_y": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "ch_y_",
      "ports": [
        "ch_y_TDATA",
        "ch_y_TDEST",
        "ch_y_TID",
        "ch_y_TKEEP",
        "ch_y_TLAST",
        "ch_y_TREADY",
        "ch_y_TSTRB",
        "ch_y_TUSER",
        "ch_y_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "ch_y"
        }]
    },
    "ch_u": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "ch_u_",
      "ports": [
        "ch_u_TDATA",
        "ch_u_TDEST",
        "ch_u_TID",
        "ch_u_TKEEP",
        "ch_u_TLAST",
        "ch_u_TREADY",
        "ch_u_TSTRB",
        "ch_u_TUSER",
        "ch_u_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "ch_u"
        }]
    },
    "ch_v": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "ch_v_",
      "ports": [
        "ch_v_TDATA",
        "ch_v_TDEST",
        "ch_v_TID",
        "ch_v_TKEEP",
        "ch_v_TLAST",
        "ch_v_TREADY",
        "ch_v_TSTRB",
        "ch_v_TUSER",
        "ch_v_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "ch_v"
        }]
    },
    "ch_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "ch_r_",
      "ports": [
        "ch_r_TDATA",
        "ch_r_TDEST",
        "ch_r_TID",
        "ch_r_TKEEP",
        "ch_r_TLAST",
        "ch_r_TREADY",
        "ch_r_TSTRB",
        "ch_r_TUSER",
        "ch_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "ch_r"
        }]
    },
    "ch_g": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "ch_g_",
      "ports": [
        "ch_g_TDATA",
        "ch_g_TDEST",
        "ch_g_TID",
        "ch_g_TKEEP",
        "ch_g_TLAST",
        "ch_g_TREADY",
        "ch_g_TSTRB",
        "ch_g_TUSER",
        "ch_g_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "ch_g"
        }]
    },
    "ch_b": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "ch_b_",
      "ports": [
        "ch_b_TDATA",
        "ch_b_TDEST",
        "ch_b_TID",
        "ch_b_TKEEP",
        "ch_b_TLAST",
        "ch_b_TREADY",
        "ch_b_TSTRB",
        "ch_b_TUSER",
        "ch_b_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "ch_b"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "ch_y_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "ch_y_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "ch_y_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "ch_y_TDEST": {
      "dir": "in",
      "width": "6"
    },
    "ch_y_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "ch_y_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "ch_y_TUSER": {
      "dir": "in",
      "width": "2"
    },
    "ch_y_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "ch_y_TID": {
      "dir": "in",
      "width": "5"
    },
    "ch_u_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "ch_u_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "ch_u_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "ch_u_TDEST": {
      "dir": "in",
      "width": "6"
    },
    "ch_u_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "ch_u_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "ch_u_TUSER": {
      "dir": "in",
      "width": "2"
    },
    "ch_u_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "ch_u_TID": {
      "dir": "in",
      "width": "5"
    },
    "ch_v_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "ch_v_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "ch_v_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "ch_v_TDEST": {
      "dir": "in",
      "width": "6"
    },
    "ch_v_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "ch_v_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "ch_v_TUSER": {
      "dir": "in",
      "width": "2"
    },
    "ch_v_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "ch_v_TID": {
      "dir": "in",
      "width": "5"
    },
    "ch_r_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "ch_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "ch_r_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ch_r_TDEST": {
      "dir": "out",
      "width": "6"
    },
    "ch_r_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "ch_r_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "ch_r_TUSER": {
      "dir": "out",
      "width": "2"
    },
    "ch_r_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ch_r_TID": {
      "dir": "out",
      "width": "5"
    },
    "ch_g_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "ch_g_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "ch_g_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ch_g_TDEST": {
      "dir": "out",
      "width": "6"
    },
    "ch_g_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "ch_g_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "ch_g_TUSER": {
      "dir": "out",
      "width": "2"
    },
    "ch_g_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ch_g_TID": {
      "dir": "out",
      "width": "5"
    },
    "ch_b_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "ch_b_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "ch_b_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ch_b_TDEST": {
      "dir": "out",
      "width": "6"
    },
    "ch_b_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "ch_b_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "ch_b_TUSER": {
      "dir": "out",
      "width": "2"
    },
    "ch_b_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ch_b_TID": {
      "dir": "out",
      "width": "5"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "torgb",
      "BindInstances": "mul_32s_32s_32_2_1_U51 control_s_axi_U",
      "Instances": [{
          "ModuleName": "torgb_Pipeline_VITIS_LOOP_24_1",
          "InstanceName": "grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150",
          "BindInstances": "icmp_ln24_fu_354_p2 add_ln24_fu_360_p2 mul_32s_34ns_65_2_1_U1 sub_ln36_fu_651_p2 select_ln36_fu_675_p3 sub_ln36_1_fu_686_p2 r_fu_692_p3 mul_32s_17s_32_2_1_U4 mul_32s_17s_32_2_1_U5 mul_32s_34ns_65_2_1_U2 sub_ln37_fu_726_p2 select_ln37_fu_750_p3 sub_ln37_1_fu_761_p2 g_fu_767_p3 sub_ln38_2_fu_516_p2 mul_32s_34ns_65_2_1_U3 sub_ln38_fu_773_p2 select_ln38_fu_797_p3 sub_ln38_1_fu_808_p2 b_fu_814_p3"
        }]
    },
    "Info": {
      "torgb_Pipeline_VITIS_LOOP_24_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "torgb": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "torgb_Pipeline_VITIS_LOOP_24_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.923"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_24_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "7",
          "FF": "3275",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "2168",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "torgb": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.923"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "19",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "8",
          "FF": "3849",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "2711",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-07-23 15:32:04 CEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
