<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Introduction &mdash; amebadplus_docs  documentation</title>
      <link rel="stylesheet" type="text/css" href="../../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../../_static/css/theme.css?v=19f00094" />
      <link rel="stylesheet" type="text/css" href="../../../_static/togglebutton.css?v=13237357" />
      <link rel="stylesheet" type="text/css" href="../../../_static/tabs.css?v=a5c4661c" />

  
  <!--[if lt IE 9]>
    <script src="../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../../_static/sphinx_highlight.js?v=dc90522c"></script>
        <script src="../../../_static/toggleprompt.js?v=d7ede5d2"></script>
        <script>let toggleHintShow = 'Click to show';</script>
        <script>let toggleHintHide = 'Click to hide';</script>
        <script>let toggleOpenOnPrint = 'true';</script>
        <script src="../../../_static/togglebutton.js?v=4a39c7ea"></script>
        <script>var togglebuttonSelector = '.toggle, .admonition.dropdown';</script>
        <script>var togglebuttonSelector = '.toggle, .admonition.dropdown';</script>
    <script src="../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" />
    <link rel="next" title="Hardware Crypto Engine" href="../../hardware_crypto_engine/src/index.html" />
    <link rel="prev" title="User Configuration" href="index.html" />  
     
  <script type="text/javascript" src="../../../_static/js/selector.js"></script>
<style>
      .wy-nav-content {
      max-width: 1000px; /* 设置最大宽度 */
      }
</style>



</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../../index.html" class="icon icon-home">
            amebadplus_docs
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../../product_overview/src/index.html">Product Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../quick_start/src/index.html">Quick Start</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ameba/en/at_command/src/index.html">AT Command</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../index.html">Application Note</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../gcc_build_environment/src/index.html">GCC Build Environment</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../sdk_architecture/src/index.html">SDK Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../gcc_makefile/src/index.html">GCC Makefile</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../sdk_example/src/index.html">SDK Examples</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../flash_memory_layout/index.html">Flash and Memory Layout</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../mpu_cache/src/index.html">MPU and Cache</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../file_system/src/index.html">Virtual File System</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../mp_image/src/index.html">MP Image</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../ota/src/index.html">OTA Firmware Update</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../chip_en/src/index.html">CHIP Enable</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../boot_process/src/index.html">Boot Process</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">User Configuration</a><ul class="current">
<li class="toctree-l3 current"><a class="current reference internal" href="#">Introduction</a></li>
<li class="toctree-l3"><a class="reference internal" href="#soc-clock-switch">SoC Clock Switch</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#flow">Flow</a></li>
<li class="toctree-l4"><a class="reference internal" href="#example">Example</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#flash-clock-switch">Flash Clock Switch</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../hardware_crypto_engine/src/index.html">Hardware Crypto Engine</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../otpc/src/index.html">One-time Programmable Controller (OTPC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../power_save/src/index.html">Power Saving</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../ipc/src/index.html">Inter-Processor Communication (IPC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../dmac/src/index.html">Direct Memory Access Controller (DMAC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../psram/src/index.html">Pseudo-Static Random Access Memory (PSRAM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../gpio/gpio/src/index.html">General Purpose Input/Output (GPIO)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../gpio/pinctrl/src/index.html">Pin Controller (Pinctrl)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../pinmux/src/index.html">Pin Multiplexing Instructions</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../rtc_io/src/index.html">RTC_IO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../ir/src/index.html">Infrared Radiation (IR)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../ledc/src/index.html">Light Emitting Diode Controller (LEDC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../trng/src/index.html">True Random Number Generator (TRNG)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../adc/src/index.html">Analog-to-Digital Converter (ADC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../cap_touch/src/index.html">Cap-Touch Controller (CTC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../key_scan/src/index.html">Key-Scan</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../audio/src/index.html">Audio</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../usb_otg/src/index.html">USB OTG</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../wifi/index.html">Wi-Fi</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../ameba/en/software_tools/index.html">Software Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ameba/en/mp_tools/src/index.html">MP Tools</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../index.html">amebadplus_docs</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../index.html">Application Note</a></li>
          <li class="breadcrumb-item"><a href="index.html">User Configuration</a></li>
      <li class="breadcrumb-item active">Introduction</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../_sources/application_note/user_config/src/user_config.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="introduction">
<span id="user-configuration"></span><h1>Introduction<a class="headerlink" href="#introduction" title="Link to this heading"></a></h1>
<p>The KM4 in AmebaDPlus device boots at 200MHz at the BootRom Stage, and switches to a higher frequency during the Bootloader Stage. There are some limits when changing SoC clock:</p>
<table class="docutils align-default" style="width: 100%">
<thead>
<tr class="row-odd"><th class="head"><p>Clock</p></th>
<th class="head"><p>Cut</p></th>
<th class="head"><p>Frequency</p></th>
<th class="head"><p>Core voltage</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>PLL</p></td>
<td></td>
<td><p>300MHz ~ 600MHz</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>KM0</p></td>
<td><p>A-Cut</p></td>
<td><p>≤115MHz</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>KM4</p></td>
<td><p>A-Cut</p></td>
<td><p>≤260MHz</p></td>
<td><p>0.9V</p></td>
</tr>
<tr class="row-odd"><td><p>KM4</p></td>
<td><p>A-Cut</p></td>
<td><p>≤345MHz</p></td>
<td><p>1.0V</p></td>
</tr>
</tbody>
</table>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The maximum operating speed of Flash with Wide Range VCC 1.65V~3.6V should use the speed limit of 1.65V~2.3V power supply.</p>
</div>
</section>
<section id="soc-clock-switch">
<h1>SoC Clock Switch<a class="headerlink" href="#soc-clock-switch" title="Link to this heading"></a></h1>
<p>The SDK path mentioned in the following sections is <code class="docutils literal notranslate"><span class="pre">{SDK}\component\soc\amebadplus\</span></code>.</p>
<section id="flow">
<span id="id1"></span><h2>Flow<a class="headerlink" href="#flow" title="Link to this heading"></a></h2>
<ol class="arabic" id="soc-clock-switch-flow-step-1">
<li><p>(Optional) Find out the speed limit of PSRAM device embedded in AmebaDPlus if not sure.</p>
<ol class="loweralpha simple">
<li><p>Print the value of <code class="docutils literal notranslate"><span class="pre">ChipInfo_BDNum()</span></code> function, which will get the chip info from OTP.</p></li>
<li><p>Refer to PSRAM type in <code class="docutils literal notranslate"><span class="pre">Chip_Info[]</span></code> in <code class="docutils literal notranslate"><span class="pre">\lib\ram_common\ameba_chipinfo_lib.c</span></code>.</p></li>
</ol>
<p>For now, this step can be skipped because only <em>wb955</em> is used.</p>
</li>
<li><p>Check the value of <code class="docutils literal notranslate"><span class="pre">Boot_SocClk_Info_Idx</span></code> and <code class="docutils literal notranslate"><span class="pre">SocClk_Info[]</span></code> in <code class="docutils literal notranslate"><span class="pre">\usrcfg\ameba_</span> <span class="pre">bootcfg.c</span></code>.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="c1">// For KM4, max. 345MHz under 1.0V, max. 260MHz under 0.9V</span>
<span class="c1">// For KM0, max. 115MHz under 1.0V, max. 104MHz under 0.9V</span>
<span class="c1">// PLL can be 300MHz~688.128MHz</span>
<span class="c1">// KM4_CKD range is [1, 8], KM0_CKD range is [1, 16] or USEXTAL</span>
<span class="hll"><span class="k">const</span><span class="w"> </span><span class="n">SocClk_Info_TypeDef</span><span class="w"> </span><span class="n">SocClk_Info</span><span class="p">[]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span>
</span><span class="hll"><span class="w">      </span><span class="c1">// PLL_CLK,    Vol_Type,      KM4_CKD,    KM0_CKD,   PSRAMC_CKD</span>
</span><span class="hll"><span class="w">      </span><span class="p">{</span><span class="n">PLL_520M</span><span class="p">,</span><span class="w">     </span><span class="n">CORE_VOL_0P9</span><span class="p">,</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span><span class="w">    </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">5</span><span class="p">),</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)},</span>
</span><span class="hll"><span class="w">      </span><span class="p">{</span><span class="n">PLL_331M</span><span class="p">,</span><span class="w">     </span><span class="n">CORE_VOL_1P0</span><span class="p">,</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span><span class="w">    </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">1</span><span class="p">)},</span>
</span><span class="hll"><span class="w">      </span><span class="p">{</span><span class="n">PLL_400M</span><span class="p">,</span><span class="w">     </span><span class="n">CORE_VOL_0P9</span><span class="p">,</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span><span class="w">    </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">4</span><span class="p">),</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">1</span><span class="p">)},</span>
</span><span class="hll"><span class="w">      </span><span class="p">{</span><span class="n">PLL_480M</span><span class="p">,</span><span class="w">     </span><span class="n">CORE_VOL_0P9</span><span class="p">,</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span><span class="w">    </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">5</span><span class="p">),</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)},</span><span class="w">  </span><span class="c1">// 48M for USB</span>
</span><span class="hll"><span class="w">      </span><span class="p">{</span><span class="n">PLL_677P376M</span><span class="p">,</span><span class="w"> </span><span class="n">CORE_VOL_1P0</span><span class="p">,</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">6</span><span class="p">),</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)},</span>
</span><span class="hll"><span class="w">      </span><span class="p">{</span><span class="n">PLL_688P128M</span><span class="p">,</span><span class="w"> </span><span class="n">CORE_VOL_1P0</span><span class="p">,</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">6</span><span class="p">),</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)},</span>
</span><span class="p">};</span>

<span class="cm">/**</span>
<span class="cm">* @brif SocClk_Info selection</span>
<span class="cm">* Boot_SocClk_Info_Idx is [0, sizeof(SocClk_Info)), Soc will set the SoC clock by SocClk_Info[Boot_SocClk_Info_Idx]</span>
<span class="cm">* /</span>
<span class="cm">#ifdef CONFIG_USB_DEVICE_EN</span>
<span class="hll"><span class="cm">u8 Boot_SocClk_Info_Idx = 3; // Make sure the PLL_CLK for USB is an integer multiple of 48MHz</span>
</span><span class="cm">#else</span>
<span class="hll"><span class="cm">u8 Boot_SocClk_Info_Idx = 0;</span>
</span><span class="cm">#endif</span>
</pre></div>
</div>
</li>
<li><p>Check the <code class="docutils literal notranslate"><span class="pre">BOOT_ChipInfo_ClkInfoIdx()</span></code> function in <code class="docutils literal notranslate"><span class="pre">\bootloader\bootloader_km4.c</span></code>.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="n">u32</span><span class="w"> </span><span class="nf">BOOT_ChipInfo_ClkInfoIdx</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="w">      </span><span class="cm">/* PSRAM die is wb955 which can run up to 200MHz */</span>
<span class="w">      </span><span class="cm">/* Boot_SocClk_Info_Idx is valid, use user config socclk */</span>
<span class="w">      </span><span class="k">return</span><span class="w"> </span><span class="n">Boot_SocClk_Info_Idx</span><span class="p">;</span>
<span class="p">}</span>
</pre></div>
</div>
<p>No limitation by PSRAM device, the bootloader will set the SoC clock defined by <code class="docutils literal notranslate"><span class="pre">SocClk_Info[Boot_SocClk_Info_Idx]</span></code>.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>PSRAM type</p></th>
<th class="head"><p>PSRAM speed</p></th>
<th class="head"><p>SocClk_Info[<em>x</em>]</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Clock Info</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>No PSRAM</p></td>
<td></td>
<td><p>Boot_SocClk_Info_Idx = 0</p></td>
<td><p>Bootloader will set the Soc clock</p>
<p>according to <code class="docutils literal notranslate"><span class="pre">SocClk_Info[0]</span></code></p>
</td>
<td><ul class="simple">
<li><p>PLL: 520MHz</p></li>
<li><p>KM4: 260MHz</p></li>
<li><p>KM0: 86.6MHz</p></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>WB955</p></td>
<td><p>&lt;=200M</p></td>
<td><p>Boot_SocClk_Info_Idx = 1</p></td>
<td><p>Bootloader will set the Soc clock</p>
<p>according to <code class="docutils literal notranslate"><span class="pre">SocClk_Info[1]</span></code></p>
</td>
<td><ul class="simple">
<li><p>PLL: 330MHz</p></li>
<li><p>KM4: PLL/1</p></li>
<li><p>KM0: PLL/4</p></li>
<li><p>PSRASM: PLL/1/2</p></li>
</ul>
</td>
</tr>
</tbody>
</table>
</li>
<li><p>Refer to one of the following methods to change the SoC clock if needed.</p>
<ul class="simple">
<li><p>Modify <code class="docutils literal notranslate"><span class="pre">SocClk_Info[0]</span></code> in <code class="docutils literal notranslate"><span class="pre">\usrcfg\ameba_bootcfg.c</span></code>. Please refer to Section <a class="reference internal" href="#example"><span class="std std-ref">Example</span></a> Step <a class="reference internal" href="#soc-clock-switch-example-step-2"><span class="std std-ref">2</span></a> for details.</p></li>
<li><p>Modify <code class="docutils literal notranslate"><span class="pre">Boot_SocClk_Info_Idx</span></code> to <em>[0, sizeof(SocClk_Info)]</em>, and then define your own clock info in <code class="docutils literal notranslate"><span class="pre">SocClk_Info</span> <span class="pre">[Boot_SocClk_</span> <span class="pre">Info_Idx]</span></code>.</p></li>
</ul>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Consider the limitations of the hardware and do not set the clock info illogically.</p>
</div>
</li>
<li><p>Rebuild the project and download the new image again.</p></li>
</ol>
</section>
<section id="example">
<span id="id2"></span><h2>Example<a class="headerlink" href="#example" title="Link to this heading"></a></h2>
<ol class="arabic simple">
<li><p>Refer to Section <a class="reference internal" href="#flow"><span class="std std-ref">Flow</span></a> Step <a class="reference internal" href="#soc-clock-switch-flow-step-1"><span class="std std-ref">1</span></a> to find out the speed limit of PSRAM device if not sure (suppose the maximum speed is 200MHz).</p></li>
</ol>
<ol class="arabic" id="soc-clock-switch-example-step-2">
<li><p>Change <code class="docutils literal notranslate"><span class="pre">KM4_CKD</span></code> of <code class="docutils literal notranslate"><span class="pre">SocClk_Info[0]</span></code> to <code class="docutils literal notranslate"><span class="pre">CLKDIV(3)</span></code> if KM4 is wanted to run at 520MHz/3.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="c1">// For KM4, max. 345MHz under 1.0V, max. 260MHz under 0.9V</span>
<span class="c1">// For KM0, max. 115MHz under 1.0V, max. 104MHz under 0.9V</span>
<span class="c1">// PLL can be 300MHz~688.128MHz</span>
<span class="c1">// KM4_CKD range is [1, 8], KM0_CKD range is [1, 16] or USEXTAL</span>
<span class="k">const</span><span class="w"> </span><span class="n">SocClk_Info_TypeDef</span><span class="w"> </span><span class="n">SocClk_Info</span><span class="p">[]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span>
<span class="w">      </span><span class="c1">// PLL_CLK,    Vol_Type,      KM4_CKD,    KM0_CKD,   PSRAMC_CKD</span>
<span class="hll"><span class="w">      </span><span class="p">{</span><span class="n">PLL_520M</span><span class="p">,</span><span class="w">     </span><span class="n">CORE_VOL_0P9</span><span class="p">,</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span><span class="w">    </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">5</span><span class="p">),</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)},</span>
</span><span class="w">      </span><span class="p">{</span><span class="n">PLL_331M</span><span class="p">,</span><span class="w">     </span><span class="n">CORE_VOL_1P0</span><span class="p">,</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span><span class="w">    </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">1</span><span class="p">)},</span>
<span class="w">      </span><span class="p">{</span><span class="n">PLL_400M</span><span class="p">,</span><span class="w">     </span><span class="n">CORE_VOL_0P9</span><span class="p">,</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span><span class="w">    </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">4</span><span class="p">),</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">1</span><span class="p">)},</span>
<span class="w">      </span><span class="p">{</span><span class="n">PLL_480M</span><span class="p">,</span><span class="w">     </span><span class="n">CORE_VOL_0P9</span><span class="p">,</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span><span class="w">    </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">5</span><span class="p">),</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)},</span><span class="w">  </span><span class="c1">// 48M for USB</span>
<span class="w">      </span><span class="p">{</span><span class="n">PLL_677P376M</span><span class="p">,</span><span class="w"> </span><span class="n">CORE_VOL_1P0</span><span class="p">,</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">6</span><span class="p">),</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)},</span>
<span class="w">      </span><span class="p">{</span><span class="n">PLL_688P128M</span><span class="p">,</span><span class="w"> </span><span class="n">CORE_VOL_1P0</span><span class="p">,</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span><span class="w">  </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">6</span><span class="p">),</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)},</span>
<span class="p">};</span>
</pre></div>
</div>
</li>
<li><p>Rebuild the project and download the new image.</p></li>
</ol>
<p>Now, the clock of KM4 is 173.3MHz, KM0 is 86.6MHz, PSRAM controller is 260MHz (twice the PSRAM), and core power is 0.9V.
The clocks of left modules in AmebaDPlus will be set to a reasonable value by software automatically based on their maximum speeds.</p>
</section>
</section>
<section id="flash-clock-switch">
<h1>Flash Clock Switch<a class="headerlink" href="#flash-clock-switch" title="Link to this heading"></a></h1>
<p>Flash runs half as fast as the SPI Flash controller.
By default, the speed of the SPI Flash controller is divided by the PLL, and the speed of the SPI Flash controller shall be less than <code class="docutils literal notranslate"><span class="pre">SPIC_CLK_LIMIT</span></code> (208MHz).
If the Flash needs to run slower, change the value of <code class="docutils literal notranslate"><span class="pre">Flash_Speed</span></code> (SPIC0) or <code class="docutils literal notranslate"><span class="pre">Data_Flash_Speed</span></code> (SPIC1) in <code class="docutils literal notranslate"><span class="pre">\usrcfg\ameba_flashcfg.c</span></code>.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="cm">/**</span>
<span class="cm">* @brif Indicate the flash baudrate. It can be one of the following values:</span>
<span class="cm">*   CLKDIV(10): =&gt; SPIC clock = 1/10 pll</span>
<span class="cm">*   CLKDIV(9): =&gt; SPIC clock = 1/9 pll</span>
<span class="cm">*   CLKDIV(8): =&gt; SPIC clock = 1/8 pll</span>
<span class="cm">*   CLKDIV(7): =&gt; SPIC clock = 1/7 pll</span>
<span class="cm">*   CLKDIV(6): =&gt; SPIC clock = 1/6 pll</span>
<span class="cm">*   CLKDIV(5): =&gt; SPIC clock = 1/5 pll</span>
<span class="cm">*   CLKDIV(4): =&gt; SPIC clock = 1/4 pll</span>
<span class="cm">*   CLKDIV(3): =&gt; SPIC clock = 1/3 pll</span>
<span class="cm">*   CLKDIV(2): =&gt; SPIC clock = 1/2 pll</span>
<span class="cm">*   other value is not support.</span>
<span class="cm">*/</span>
<span class="k">const</span><span class="w"> </span><span class="n">u16</span><span class="w"> </span><span class="n">Flash_Speed</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
<span class="k">const</span><span class="w"> </span><span class="n">u16</span><span class="w"> </span><span class="n">Data_Flash_Speed</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
</pre></div>
</div>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="index.html" class="btn btn-neutral float-left" title="User Configuration" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../../hardware_crypto_engine/src/index.html" class="btn btn-neutral float-right" title="Hardware Crypto Engine" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2024, Realsil.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>