<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>embARC: dw_spi_reg Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 50px;">
  <td id="projectlogo"><img alt="Logo" src="embARC_Logo.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectnumber">2017.12</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structdw__spi__reg.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">dw_spi_reg Struct Reference<div class="ingroups"><a class="el" href="group___d_e_v_i_c_e___h_a_l.html">Device HAL</a> &raquo; <a class="el" href="group___d_e_v_i_c_e___i_m_p_l.html">Device HAL Implementation</a> &raquo; <a class="el" href="group___d_e_v_i_c_e___d_w.html">Designware Device Driver</a> &raquo; <a class="el" href="group___d_e_v_i_c_e___d_w___s_p_i.html">Designware SPI Driver</a> &raquo; <a class="el" href="group___d_e_v_i_c_e___d_w___s_p_i___r_e_g_s_t_r_u_c_t.html">DesignWare SPI Register Structure</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>DesignWare SPI register structure.  
 <a href="structdw__spi__reg.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="dw__spi_8h_source.html">dw_spi.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a18bd3ec46ad528681bd33592e1335e73"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a18bd3ec46ad528681bd33592e1335e73">CTRLR0</a></td></tr>
<tr class="separator:a18bd3ec46ad528681bd33592e1335e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fb6b514c6a70ee440a9e10427608fa2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a5fb6b514c6a70ee440a9e10427608fa2">CTRLR1</a></td></tr>
<tr class="separator:a5fb6b514c6a70ee440a9e10427608fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a127541b6cac2504fdfc08824a8892e6b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a127541b6cac2504fdfc08824a8892e6b">SSIENR</a></td></tr>
<tr class="separator:a127541b6cac2504fdfc08824a8892e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebfe1fdaaddca0618b538e2a1791eee2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#aebfe1fdaaddca0618b538e2a1791eee2">MWCR</a></td></tr>
<tr class="separator:aebfe1fdaaddca0618b538e2a1791eee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37fef049a05a3b30fe7c30c41d38538a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a37fef049a05a3b30fe7c30c41d38538a">SER</a></td></tr>
<tr class="separator:a37fef049a05a3b30fe7c30c41d38538a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3f5f6efa45be11b36d3d46845d085d3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#aa3f5f6efa45be11b36d3d46845d085d3">BAUDR</a></td></tr>
<tr class="separator:aa3f5f6efa45be11b36d3d46845d085d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a0eebf5519304da0a0ef477506f06c8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a0a0eebf5519304da0a0ef477506f06c8">TXFTLR</a></td></tr>
<tr class="separator:a0a0eebf5519304da0a0ef477506f06c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2e2c9ae98d982ea4f969385827b1775"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#ad2e2c9ae98d982ea4f969385827b1775">RXFTLR</a></td></tr>
<tr class="separator:ad2e2c9ae98d982ea4f969385827b1775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24a138d2f2ebfac6f3b24b23f6f9fdf2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a24a138d2f2ebfac6f3b24b23f6f9fdf2">TXFLR</a></td></tr>
<tr class="separator:a24a138d2f2ebfac6f3b24b23f6f9fdf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fed6f49759066f698ddc8c816675d3f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a3fed6f49759066f698ddc8c816675d3f">RXFLR</a></td></tr>
<tr class="separator:a3fed6f49759066f698ddc8c816675d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2faa0310776b2218c175c911fddd705a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a2faa0310776b2218c175c911fddd705a">SR</a></td></tr>
<tr class="separator:a2faa0310776b2218c175c911fddd705a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63857ed13c92c9464997ebda0d88aa49"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a63857ed13c92c9464997ebda0d88aa49">IMR</a></td></tr>
<tr class="separator:a63857ed13c92c9464997ebda0d88aa49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38ad60c43b4dc07eb6e5101aafad973a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a38ad60c43b4dc07eb6e5101aafad973a">ISR</a></td></tr>
<tr class="separator:a38ad60c43b4dc07eb6e5101aafad973a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45c4bcc809ceeeac034d7380f12dba80"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a45c4bcc809ceeeac034d7380f12dba80">RISR</a></td></tr>
<tr class="separator:a45c4bcc809ceeeac034d7380f12dba80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea18c296ef12180581954f43d015f7fc"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#aea18c296ef12180581954f43d015f7fc">TXOICR</a></td></tr>
<tr class="separator:aea18c296ef12180581954f43d015f7fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23106b62580f07623688d27d4e58c6e4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a23106b62580f07623688d27d4e58c6e4">RXOICR</a></td></tr>
<tr class="separator:a23106b62580f07623688d27d4e58c6e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a865630a7778d6da9d2272f07ac902563"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a865630a7778d6da9d2272f07ac902563">RXUICR</a></td></tr>
<tr class="separator:a865630a7778d6da9d2272f07ac902563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a425d73dfe0f3263e7e95307b4a569f76"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a425d73dfe0f3263e7e95307b4a569f76">MSTICR</a></td></tr>
<tr class="separator:a425d73dfe0f3263e7e95307b4a569f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45c86f058143928b15fbe96bb0d1f32f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a45c86f058143928b15fbe96bb0d1f32f">ICR</a></td></tr>
<tr class="separator:a45c86f058143928b15fbe96bb0d1f32f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15d97e096def322d46ed8ab7912f4fc3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a15d97e096def322d46ed8ab7912f4fc3">DMACR</a></td></tr>
<tr class="separator:a15d97e096def322d46ed8ab7912f4fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7679f56edd1f2624d4e14c477824bf40"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a7679f56edd1f2624d4e14c477824bf40">DMATDLR</a></td></tr>
<tr class="separator:a7679f56edd1f2624d4e14c477824bf40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1b1b72d8cbfa18b7ba9325d11a4cb0b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#ae1b1b72d8cbfa18b7ba9325d11a4cb0b">DMARDLR</a></td></tr>
<tr class="separator:ae1b1b72d8cbfa18b7ba9325d11a4cb0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8022ac70e72e64ac2ed1fa6c27755f9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#ab8022ac70e72e64ac2ed1fa6c27755f9">IDR</a></td></tr>
<tr class="separator:ab8022ac70e72e64ac2ed1fa6c27755f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a692923820f22c0d4dc4553c07789992d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a692923820f22c0d4dc4553c07789992d">SSI_VER_ID</a></td></tr>
<tr class="separator:a692923820f22c0d4dc4553c07789992d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb06fc70f276d455bc00569410f927f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#afbb06fc70f276d455bc00569410f927f">DATAREG</a></td></tr>
<tr class="separator:afbb06fc70f276d455bc00569410f927f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe6fdf42c7e298fea2489ca8a1484f0d"><td class="memItemLeft" align="right" valign="top"><a id="abe6fdf42c7e298fea2489ca8a1484f0d"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>DRS</b> [35]</td></tr>
<tr class="separator:abe6fdf42c7e298fea2489ca8a1484f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f05651446c66144e070a11e621e8a15"><td class="memItemLeft" align="right" valign="top"><a id="a2f05651446c66144e070a11e621e8a15"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdw__spi__reg.html#a2f05651446c66144e070a11e621e8a15">RX_SAMPLE_DLY</a></td></tr>
<tr class="memdesc:a2f05651446c66144e070a11e621e8a15"><td class="mdescLeft">&#160;</td><td class="mdescRight">0xF0, RxD Sample Delay Register <br /></td></tr>
<tr class="separator:a2f05651446c66144e070a11e621e8a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DesignWare SPI register structure. </p>
<p>Detailed struct description of DesignWare SPI block register information, implementation of dev_spi_info::spi_regs </p>

<p class="definition">Definition at line <a class="el" href="dw__spi_8h_source.html#l00076">76</a> of file <a class="el" href="dw__spi_8h_source.html">dw_spi.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aa3f5f6efa45be11b36d3d46845d085d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3f5f6efa45be11b36d3d46845d085d3">&#9670;&nbsp;</a></span>BAUDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_spi_reg::BAUDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX and RX FIFO Control Register SPI Transmit FIFO Threshold Level Register (0x18) </p>

<p class="definition">Definition at line <a class="el" href="dw__spi_8h_source.html#l00091">91</a> of file <a class="el" href="dw__spi_8h_source.html">dw_spi.h</a>.</p>

</div>
</div>
<a id="a18bd3ec46ad528681bd33592e1335e73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18bd3ec46ad528681bd33592e1335e73">&#9670;&nbsp;</a></span>CTRLR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_spi_reg::CTRLR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Control Register</p>
<p>&lt; SPI Control Register 0 (0x0) SPI Control Register 1 (0x4) </p>

<p class="definition">Definition at line <a class="el" href="dw__spi_8h_source.html#l00080">80</a> of file <a class="el" href="dw__spi_8h_source.html">dw_spi.h</a>.</p>

</div>
</div>
<a id="a5fb6b514c6a70ee440a9e10427608fa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fb6b514c6a70ee440a9e10427608fa2">&#9670;&nbsp;</a></span>CTRLR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_spi_reg::CTRLR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Register SPI Enable Register (0x8) </p>

<p class="definition">Definition at line <a class="el" href="dw__spi_8h_source.html#l00082">82</a> of file <a class="el" href="dw__spi_8h_source.html">dw_spi.h</a>.</p>

</div>
</div>
<a id="afbb06fc70f276d455bc00569410f927f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbb06fc70f276d455bc00569410f927f">&#9670;&nbsp;</a></span>DATAREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_spi_reg::DATAREG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>More SPI DATA Register for both Read and Write (0x64-0xEC) </p>

<p class="definition">Definition at line <a class="el" href="dw__spi_8h_source.html#l00132">132</a> of file <a class="el" href="dw__spi_8h_source.html">dw_spi.h</a>.</p>

</div>
</div>
<a id="a15d97e096def322d46ed8ab7912f4fc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15d97e096def322d46ed8ab7912f4fc3">&#9670;&nbsp;</a></span>DMACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_spi_reg::DMACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Transmit Data Level (0x50) </p>

<p class="definition">Definition at line <a class="el" href="dw__spi_8h_source.html#l00121">121</a> of file <a class="el" href="dw__spi_8h_source.html">dw_spi.h</a>.</p>

</div>
</div>
<a id="ae1b1b72d8cbfa18b7ba9325d11a4cb0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1b1b72d8cbfa18b7ba9325d11a4cb0b">&#9670;&nbsp;</a></span>DMARDLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_spi_reg::DMARDLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Identification Register (0x58) </p>

<p class="definition">Definition at line <a class="el" href="dw__spi_8h_source.html#l00125">125</a> of file <a class="el" href="dw__spi_8h_source.html">dw_spi.h</a>.</p>

</div>
</div>
<a id="a7679f56edd1f2624d4e14c477824bf40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7679f56edd1f2624d4e14c477824bf40">&#9670;&nbsp;</a></span>DMATDLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_spi_reg::DMATDLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Receive Data Level (0x54) </p>

<p class="definition">Definition at line <a class="el" href="dw__spi_8h_source.html#l00123">123</a> of file <a class="el" href="dw__spi_8h_source.html">dw_spi.h</a>.</p>

</div>
</div>
<a id="a45c86f058143928b15fbe96bb0d1f32f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45c86f058143928b15fbe96bb0d1f32f">&#9670;&nbsp;</a></span>ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_spi_reg::ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Control Register (0x4C) </p>

<p class="definition">Definition at line <a class="el" href="dw__spi_8h_source.html#l00119">119</a> of file <a class="el" href="dw__spi_8h_source.html">dw_spi.h</a>.</p>

</div>
</div>
<a id="ab8022ac70e72e64ac2ed1fa6c27755f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8022ac70e72e64ac2ed1fa6c27755f9">&#9670;&nbsp;</a></span>IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_spi_reg::IDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI CoreKit ID Register (Value after Reset : 0x3332322A) (0x5C) </p>

<p class="definition">Definition at line <a class="el" href="dw__spi_8h_source.html#l00127">127</a> of file <a class="el" href="dw__spi_8h_source.html">dw_spi.h</a>.</p>

</div>
</div>
<a id="a63857ed13c92c9464997ebda0d88aa49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63857ed13c92c9464997ebda0d88aa49">&#9670;&nbsp;</a></span>IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_spi_reg::IMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Interrupt Status Register (0x30) </p>

<p class="definition">Definition at line <a class="el" href="dw__spi_8h_source.html#l00105">105</a> of file <a class="el" href="dw__spi_8h_source.html">dw_spi.h</a>.</p>

</div>
</div>
<a id="a38ad60c43b4dc07eb6e5101aafad973a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38ad60c43b4dc07eb6e5101aafad973a">&#9670;&nbsp;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_spi_reg::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Raw Interrupt Status Register (0x34) </p>

<p class="definition">Definition at line <a class="el" href="dw__spi_8h_source.html#l00107">107</a> of file <a class="el" href="dw__spi_8h_source.html">dw_spi.h</a>.</p>

</div>
</div>
<a id="a425d73dfe0f3263e7e95307b4a569f76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a425d73dfe0f3263e7e95307b4a569f76">&#9670;&nbsp;</a></span>MSTICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_spi_reg::MSTICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Interrupt Clear Register (0x48) </p>

<p class="definition">Definition at line <a class="el" href="dw__spi_8h_source.html#l00117">117</a> of file <a class="el" href="dw__spi_8h_source.html">dw_spi.h</a>.</p>

</div>
</div>
<a id="aebfe1fdaaddca0618b538e2a1791eee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebfe1fdaaddca0618b538e2a1791eee2">&#9670;&nbsp;</a></span>MWCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_spi_reg::MWCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Slave Enable Register (0x10) </p>

<p class="definition">Definition at line <a class="el" href="dw__spi_8h_source.html#l00087">87</a> of file <a class="el" href="dw__spi_8h_source.html">dw_spi.h</a>.</p>

</div>
</div>
<a id="a45c4bcc809ceeeac034d7380f12dba80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45c4bcc809ceeeac034d7380f12dba80">&#9670;&nbsp;</a></span>RISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_spi_reg::RISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Transmit FIFO Overflow Interrupt Clear Register (0x38) </p>

<p class="definition">Definition at line <a class="el" href="dw__spi_8h_source.html#l00109">109</a> of file <a class="el" href="dw__spi_8h_source.html">dw_spi.h</a>.</p>

</div>
</div>
<a id="a3fed6f49759066f698ddc8c816675d3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fed6f49759066f698ddc8c816675d3f">&#9670;&nbsp;</a></span>RXFLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_spi_reg::RXFLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Status Register (0x28) </p>

<p class="definition">Definition at line <a class="el" href="dw__spi_8h_source.html#l00100">100</a> of file <a class="el" href="dw__spi_8h_source.html">dw_spi.h</a>.</p>

</div>
</div>
<a id="ad2e2c9ae98d982ea4f969385827b1775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2e2c9ae98d982ea4f969385827b1775">&#9670;&nbsp;</a></span>RXFTLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_spi_reg::RXFTLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Transmit FIFO Level Register (0x20) </p>

<p class="definition">Definition at line <a class="el" href="dw__spi_8h_source.html#l00096">96</a> of file <a class="el" href="dw__spi_8h_source.html">dw_spi.h</a>.</p>

</div>
</div>
<a id="a23106b62580f07623688d27d4e58c6e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23106b62580f07623688d27d4e58c6e4">&#9670;&nbsp;</a></span>RXOICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_spi_reg::RXOICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Receive FIFO Underflow Interrupt Clear Register (0x40) </p>

<p class="definition">Definition at line <a class="el" href="dw__spi_8h_source.html#l00113">113</a> of file <a class="el" href="dw__spi_8h_source.html">dw_spi.h</a>.</p>

</div>
</div>
<a id="a865630a7778d6da9d2272f07ac902563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a865630a7778d6da9d2272f07ac902563">&#9670;&nbsp;</a></span>RXUICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_spi_reg::RXUICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Multi-Master Interrupt Clear Register (0x44) </p>

<p class="definition">Definition at line <a class="el" href="dw__spi_8h_source.html#l00115">115</a> of file <a class="el" href="dw__spi_8h_source.html">dw_spi.h</a>.</p>

</div>
</div>
<a id="a37fef049a05a3b30fe7c30c41d38538a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37fef049a05a3b30fe7c30c41d38538a">&#9670;&nbsp;</a></span>SER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_spi_reg::SER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Baud Rate Select Register (0x14) </p>

<p class="definition">Definition at line <a class="el" href="dw__spi_8h_source.html#l00089">89</a> of file <a class="el" href="dw__spi_8h_source.html">dw_spi.h</a>.</p>

</div>
</div>
<a id="a2faa0310776b2218c175c911fddd705a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2faa0310776b2218c175c911fddd705a">&#9670;&nbsp;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_spi_reg::SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Enable/Disable/Control Registers SPI Interrupt Mask Register (0x2C) </p>

<p class="definition">Definition at line <a class="el" href="dw__spi_8h_source.html#l00102">102</a> of file <a class="el" href="dw__spi_8h_source.html">dw_spi.h</a>.</p>

</div>
</div>
<a id="a692923820f22c0d4dc4553c07789992d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a692923820f22c0d4dc4553c07789992d">&#9670;&nbsp;</a></span>SSI_VER_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_spi_reg::SSI_VER_ID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Register SPI DATA Register for both Read and Write (0x60) </p>

<p class="definition">Definition at line <a class="el" href="dw__spi_8h_source.html#l00129">129</a> of file <a class="el" href="dw__spi_8h_source.html">dw_spi.h</a>.</p>

</div>
</div>
<a id="a127541b6cac2504fdfc08824a8892e6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a127541b6cac2504fdfc08824a8892e6b">&#9670;&nbsp;</a></span>SSIENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_spi_reg::SSIENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Microwire Control Register (0xC) </p>

<p class="definition">Definition at line <a class="el" href="dw__spi_8h_source.html#l00085">85</a> of file <a class="el" href="dw__spi_8h_source.html">dw_spi.h</a>.</p>

</div>
</div>
<a id="a24a138d2f2ebfac6f3b24b23f6f9fdf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24a138d2f2ebfac6f3b24b23f6f9fdf2">&#9670;&nbsp;</a></span>TXFLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_spi_reg::TXFLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Receive FIFO Level Register (0x24) </p>

<p class="definition">Definition at line <a class="el" href="dw__spi_8h_source.html#l00098">98</a> of file <a class="el" href="dw__spi_8h_source.html">dw_spi.h</a>.</p>

</div>
</div>
<a id="a0a0eebf5519304da0a0ef477506f06c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a0eebf5519304da0a0ef477506f06c8">&#9670;&nbsp;</a></span>TXFTLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_spi_reg::TXFTLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Receive FIFO Threshold Level Register (0x1C) </p>

<p class="definition">Definition at line <a class="el" href="dw__spi_8h_source.html#l00094">94</a> of file <a class="el" href="dw__spi_8h_source.html">dw_spi.h</a>.</p>

</div>
</div>
<a id="aea18c296ef12180581954f43d015f7fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea18c296ef12180581954f43d015f7fc">&#9670;&nbsp;</a></span>TXOICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dw_spi_reg::TXOICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Receive FIFO Overflow Interrupt Clear Register (0x3C) </p>

<p class="definition">Definition at line <a class="el" href="dw__spi_8h_source.html#l00111">111</a> of file <a class="el" href="dw__spi_8h_source.html">dw_spi.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="dw__spi_8h_source.html">dw_spi.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structdw__spi__reg.html">dw_spi_reg</a></li>
    <li class="footer">Generated on Mon Feb 5 2018 15:56:00 for embARC by
    <a href="http://www.synopsys.com">
    <img class="footer" src="pic/snps_logo.png" alt="snps_logo"/></a>. All Rights Reserved. </li>
  </ul>
</div>
</body>
</html>
