RequestGenCPU[RequestGenCPU:30]: Configured CPU to allow 16 maximum requests to be memory to be outstanding.
RequestGenCPU[RequestGenCPU:34]: Memory interface to be loaded is: memHierarchy.memInterface
RequestGenCPU[RequestGenCPU:45]: Loaded memory interface successfully.
RequestGenCPU[RequestGenCPU:48]: Initializing memory interface...
RequestGenCPU[RequestGenCPU:53]: Loaded memory initialize routine returned successfully.
RequestGenCPU[RequestGenCPU:61]: Loaded memory interface successfully.
RequestGenCPU[RequestGenCPU:65]: Request generator to be loaded is: miranda.Stencil3DBenchGenerator
RequestGenCPU[RequestGenCPU:72]: Generator loaded successfully.
RequestGenCPU[RequestGenCPU:78]: CPU clock configured for 2GHz
RequestGenCPU[RequestGenCPU:101]: Miranda CPU Configuration:
RequestGenCPU[RequestGenCPU:102]: - Max reorder lookups             16
RequestGenCPU[RequestGenCPU:103]: - Clock:                          2GHz
RequestGenCPU[RequestGenCPU:104]: - Cache line size:                64 bytes
RequestGenCPU[RequestGenCPU:105]: - Max requests per cycle:         2
RequestGenCPU[RequestGenCPU:107]: Configuration completed.
 cpu.read_reqs : Accumulator : Sum.u64 = 108864; SumSQ.u64 = 108864; Count.u64 = 108864; 
 cpu.write_reqs : Accumulator : Sum.u64 = 4032; SumSQ.u64 = 4032; Count.u64 = 4032; 
 cpu.split_read_reqs : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu.split_write_reqs : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu.cycles_with_issue : Accumulator : Sum.u64 = 62644; SumSQ.u64 = 62644; Count.u64 = 62644; 
 cpu.cycles_no_issue : Accumulator : Sum.u64 = 48787; SumSQ.u64 = 48787; Count.u64 = 48787; 
 cpu.total_bytes_read : Accumulator : Sum.u64 = 870912; SumSQ.u64 = 6967296; Count.u64 = 108864; 
 cpu.total_bytes_write : Accumulator : Sum.u64 = 32256; SumSQ.u64 = 258048; Count.u64 = 4032; 
 cpu.req_latency : Accumulator : Sum.u64 = 798934; SumSQ.u64 = 32893854; Count.u64 = 112896; 
 cpu.time : Accumulator : Sum.u64 = 55716; SumSQ.u64 = 3104272656; Count.u64 = 1; 
 cpu.cycles_hit_fence : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu.cycles_max_issue : Accumulator : Sum.u64 = 50430; SumSQ.u64 = 50430; Count.u64 = 50430; 
 cpu.cycles_max_reorder : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu.cycles : Accumulator : Sum.u64 = 111432; SumSQ.u64 = 111432; Count.u64 = 111432; 
 l1cache.prefetch_opportunities : Accumulator : Sum.u64 = 28245; SumSQ.u64 = 28245; Count.u64 = 28245; 
 l1cache.prefetches_issued : Accumulator : Sum.u64 = 5367; SumSQ.u64 = 5367; Count.u64 = 5367; 
 l1cache.prefetches_canceled_by_page_boundary : Accumulator : Sum.u64 = 452; SumSQ.u64 = 452; Count.u64 = 452; 
 l1cache.prefetches_canceled_by_history : Accumulator : Sum.u64 = 22878; SumSQ.u64 = 22878; Count.u64 = 22878; 
 l1cache.CacheHits : Accumulator : Sum.u64 = 116938; SumSQ.u64 = 116938; Count.u64 = 116938; 
 l1cache.GetSHit_Arrival : Accumulator : Sum.u64 = 104405; SumSQ.u64 = 104405; Count.u64 = 104405; 
 l1cache.GetXHit_Arrival : Accumulator : Sum.u64 = 2197; SumSQ.u64 = 2197; Count.u64 = 2197; 
 l1cache.GetSExHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSHit_Blocked : Accumulator : Sum.u64 = 8542; SumSQ.u64 = 8542; Count.u64 = 8542; 
 l1cache.GetXHit_Blocked : Accumulator : Sum.u64 = 1794; SumSQ.u64 = 1794; Count.u64 = 1794; 
 l1cache.GetSExHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.CacheMisses : Accumulator : Sum.u64 = 1307; SumSQ.u64 = 1307; Count.u64 = 1307; 
 l1cache.GetSMiss_Arrival : Accumulator : Sum.u64 = 1266; SumSQ.u64 = 1266; Count.u64 = 1266; 
 l1cache.GetXMiss_Arrival : Accumulator : Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; 
 l1cache.GetSExMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSExMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetS_recv : Accumulator : Sum.u64 = 114231; SumSQ.u64 = 114231; Count.u64 = 114231; 
 l1cache.GetX_recv : Accumulator : Sum.u64 = 4032; SumSQ.u64 = 4032; Count.u64 = 4032; 
 l1cache.GetSEx_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSResp_recv : Accumulator : Sum.u64 = 1265; SumSQ.u64 = 1265; Count.u64 = 1265; 
 l1cache.GetXResp_recv : Accumulator : Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; 
 l1cache.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.PutX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.FetchInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.FetchInvX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.Inv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSMiss_IS : Accumulator : Sum.u64 = 1266; SumSQ.u64 = 1266; Count.u64 = 1266; 
 l1cache.GetXMiss_IM : Accumulator : Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; 
 l1cache.GetXMiss_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSExMiss_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSExMiss_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 

------------------------------------------------------------------------
--- Cache Stats
--- Name: l1cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           118245
     GetS:                                       114213
     GetX:                                       4032
     GetSEx:                                     0
- Total misses:                                  1307
     GetS, miss on arrival:                      1266
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      41
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    116938
     GetS, hit on arrival:                       104405
     GetS, hit after being blocked:              8542
     GetX, hit on arrival:                       2197
     GetX, hit after being blocked:              1794
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     98.895%
- Miss ratio:                                    1.105%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   1266
- GetX   I->M:                                   41
- GetX   S->M:                                   0
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 399]
- PUTX sent due to [inv, evictions]:             [0, 396]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    119569
- Requests handled by MSHR (MSHR hits):          11642
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        204
- Latency GetS   I->S                            204
- Latency GetX   I->M                            204

Simulation is complete, simulated time: 55.716 us
