<profile>

<section name = "Vitis HLS Report for 'cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2'" level="0">
<item name = "Date">Fri May 26 18:16:39 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">project_38</item>
<item name = "Solution">solution2 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.066 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">8194, 8194, 81.940 us, 81.940 us, 8194, 8194, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_15_2">8192, 8192, 2, 1, 1, 8192, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 80, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 87, -</column>
<column name="Register">-, -, 18, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln15_fu_125_p2">+, 0, 0, 17, 14, 1</column>
<column name="add_ln18_fu_159_p2">+, 0, 0, 14, 13, 9</column>
<column name="add_ln21_fu_147_p2">+, 0, 0, 17, 14, 10</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_128">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_226">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln15_fu_119_p2">icmp, 0, 0, 12, 14, 15</column>
<column name="icmp_ln17_fu_141_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="ap_block_state2_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 14, 28</column>
<column name="arr_imag_address0">14, 3, 14, 42</column>
<column name="arr_real_address0">14, 3, 14, 42</column>
<column name="i_1_fu_54">9, 2, 14, 28</column>
<column name="out_samples_TDATA">14, 3, 64, 192</column>
<column name="out_samples_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_1_fu_54">14, 0, 14, 0</column>
<column name="icmp_ln17_reg_220">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2, return value</column>
<column name="out_samples_TREADY">in, 1, axis, out_samples, pointer</column>
<column name="out_samples_TDATA">out, 64, axis, out_samples, pointer</column>
<column name="out_samples_TVALID">out, 1, axis, out_samples, pointer</column>
<column name="arr_real_address0">out, 14, ap_memory, arr_real, array</column>
<column name="arr_real_ce0">out, 1, ap_memory, arr_real, array</column>
<column name="arr_real_q0">in, 32, ap_memory, arr_real, array</column>
<column name="arr_imag_address0">out, 14, ap_memory, arr_imag, array</column>
<column name="arr_imag_ce0">out, 1, ap_memory, arr_imag, array</column>
<column name="arr_imag_q0">in, 32, ap_memory, arr_imag, array</column>
</table>
</item>
</section>
</profile>
