# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 770 \
    name p_inWideStream_0_0_0_0_0_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_0_0_0_0 \
    op interface \
    ports { p_inWideStream_0_0_0_0_0_0_dout { I 27 vector } p_inWideStream_0_0_0_0_0_0_empty_n { I 1 bit } p_inWideStream_0_0_0_0_0_0_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 771 \
    name p_inWideStream_0_0_0_0_0_01 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_0_0_0_01 \
    op interface \
    ports { p_inWideStream_0_0_0_0_0_01_dout { I 27 vector } p_inWideStream_0_0_0_0_0_01_empty_n { I 1 bit } p_inWideStream_0_0_0_0_0_01_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 772 \
    name p_inWideStream_0_0_0_0_0_02 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_0_0_0_02 \
    op interface \
    ports { p_inWideStream_0_0_0_0_0_02_dout { I 27 vector } p_inWideStream_0_0_0_0_0_02_empty_n { I 1 bit } p_inWideStream_0_0_0_0_0_02_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 773 \
    name p_inWideStream_0_0_0_0_0_03 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_0_0_0_03 \
    op interface \
    ports { p_inWideStream_0_0_0_0_0_03_dout { I 27 vector } p_inWideStream_0_0_0_0_0_03_empty_n { I 1 bit } p_inWideStream_0_0_0_0_0_03_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 774 \
    name p_inWideStream_0_0_0_0_0_04 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_0_0_0_04 \
    op interface \
    ports { p_inWideStream_0_0_0_0_0_04_dout { I 27 vector } p_inWideStream_0_0_0_0_0_04_empty_n { I 1 bit } p_inWideStream_0_0_0_0_0_04_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 775 \
    name p_inWideStream_0_0_0_0_0_05 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_0_0_0_05 \
    op interface \
    ports { p_inWideStream_0_0_0_0_0_05_dout { I 27 vector } p_inWideStream_0_0_0_0_0_05_empty_n { I 1 bit } p_inWideStream_0_0_0_0_0_05_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 776 \
    name p_inWideStream_0_0_0_0_0_06 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_0_0_0_06 \
    op interface \
    ports { p_inWideStream_0_0_0_0_0_06_dout { I 27 vector } p_inWideStream_0_0_0_0_0_06_empty_n { I 1 bit } p_inWideStream_0_0_0_0_0_06_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 777 \
    name p_inWideStream_0_0_0_0_0_07 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_0_0_0_07 \
    op interface \
    ports { p_inWideStream_0_0_0_0_0_07_dout { I 27 vector } p_inWideStream_0_0_0_0_0_07_empty_n { I 1 bit } p_inWideStream_0_0_0_0_0_07_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 778 \
    name p_inWideStream_0_0_0_0_0_018 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_0_0_0_018 \
    op interface \
    ports { p_inWideStream_0_0_0_0_0_018_dout { I 27 vector } p_inWideStream_0_0_0_0_0_018_empty_n { I 1 bit } p_inWideStream_0_0_0_0_0_018_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 779 \
    name p_inWideStream_0_0_0_0_0_019 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_0_0_0_019 \
    op interface \
    ports { p_inWideStream_0_0_0_0_0_019_dout { I 27 vector } p_inWideStream_0_0_0_0_0_019_empty_n { I 1 bit } p_inWideStream_0_0_0_0_0_019_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 780 \
    name p_inWideStream_0_0_0_0_0_0110 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_0_0_0_0110 \
    op interface \
    ports { p_inWideStream_0_0_0_0_0_0110_dout { I 27 vector } p_inWideStream_0_0_0_0_0_0110_empty_n { I 1 bit } p_inWideStream_0_0_0_0_0_0110_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 781 \
    name p_inWideStream_0_0_0_0_0_0111 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_0_0_0_0111 \
    op interface \
    ports { p_inWideStream_0_0_0_0_0_0111_dout { I 27 vector } p_inWideStream_0_0_0_0_0_0111_empty_n { I 1 bit } p_inWideStream_0_0_0_0_0_0111_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 782 \
    name p_inWideStream_0_0_0_0_0_0112 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_0_0_0_0112 \
    op interface \
    ports { p_inWideStream_0_0_0_0_0_0112_dout { I 27 vector } p_inWideStream_0_0_0_0_0_0112_empty_n { I 1 bit } p_inWideStream_0_0_0_0_0_0112_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 783 \
    name p_inWideStream_0_0_0_0_0_0113 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_0_0_0_0113 \
    op interface \
    ports { p_inWideStream_0_0_0_0_0_0113_dout { I 27 vector } p_inWideStream_0_0_0_0_0_0113_empty_n { I 1 bit } p_inWideStream_0_0_0_0_0_0113_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 784 \
    name p_inWideStream_0_0_0_0_0_0114 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_0_0_0_0114 \
    op interface \
    ports { p_inWideStream_0_0_0_0_0_0114_dout { I 27 vector } p_inWideStream_0_0_0_0_0_0114_empty_n { I 1 bit } p_inWideStream_0_0_0_0_0_0114_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 785 \
    name p_inWideStream_0_0_0_0_0_0115 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_0_0_0_0115 \
    op interface \
    ports { p_inWideStream_0_0_0_0_0_0115_dout { I 27 vector } p_inWideStream_0_0_0_0_0_0115_empty_n { I 1 bit } p_inWideStream_0_0_0_0_0_0115_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 786 \
    name p_inWideStream_0_0_1_0_0_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_1_0_0_0 \
    op interface \
    ports { p_inWideStream_0_0_1_0_0_0_dout { I 27 vector } p_inWideStream_0_0_1_0_0_0_empty_n { I 1 bit } p_inWideStream_0_0_1_0_0_0_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 787 \
    name p_inWideStream_0_0_1_0_0_016 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_1_0_0_016 \
    op interface \
    ports { p_inWideStream_0_0_1_0_0_016_dout { I 27 vector } p_inWideStream_0_0_1_0_0_016_empty_n { I 1 bit } p_inWideStream_0_0_1_0_0_016_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 788 \
    name p_inWideStream_0_0_1_0_0_017 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_1_0_0_017 \
    op interface \
    ports { p_inWideStream_0_0_1_0_0_017_dout { I 27 vector } p_inWideStream_0_0_1_0_0_017_empty_n { I 1 bit } p_inWideStream_0_0_1_0_0_017_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 789 \
    name p_inWideStream_0_0_1_0_0_018 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_1_0_0_018 \
    op interface \
    ports { p_inWideStream_0_0_1_0_0_018_dout { I 27 vector } p_inWideStream_0_0_1_0_0_018_empty_n { I 1 bit } p_inWideStream_0_0_1_0_0_018_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 790 \
    name p_inWideStream_0_0_1_0_0_019 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_1_0_0_019 \
    op interface \
    ports { p_inWideStream_0_0_1_0_0_019_dout { I 27 vector } p_inWideStream_0_0_1_0_0_019_empty_n { I 1 bit } p_inWideStream_0_0_1_0_0_019_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 791 \
    name p_inWideStream_0_0_1_0_0_020 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_1_0_0_020 \
    op interface \
    ports { p_inWideStream_0_0_1_0_0_020_dout { I 27 vector } p_inWideStream_0_0_1_0_0_020_empty_n { I 1 bit } p_inWideStream_0_0_1_0_0_020_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 792 \
    name p_inWideStream_0_0_1_0_0_021 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_1_0_0_021 \
    op interface \
    ports { p_inWideStream_0_0_1_0_0_021_dout { I 27 vector } p_inWideStream_0_0_1_0_0_021_empty_n { I 1 bit } p_inWideStream_0_0_1_0_0_021_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 793 \
    name p_inWideStream_0_0_1_0_0_022 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_1_0_0_022 \
    op interface \
    ports { p_inWideStream_0_0_1_0_0_022_dout { I 27 vector } p_inWideStream_0_0_1_0_0_022_empty_n { I 1 bit } p_inWideStream_0_0_1_0_0_022_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 794 \
    name p_inWideStream_0_0_1_0_0_02 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_1_0_0_02 \
    op interface \
    ports { p_inWideStream_0_0_1_0_0_02_dout { I 27 vector } p_inWideStream_0_0_1_0_0_02_empty_n { I 1 bit } p_inWideStream_0_0_1_0_0_02_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 795 \
    name p_inWideStream_0_0_1_0_0_0223 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_1_0_0_0223 \
    op interface \
    ports { p_inWideStream_0_0_1_0_0_0223_dout { I 27 vector } p_inWideStream_0_0_1_0_0_0223_empty_n { I 1 bit } p_inWideStream_0_0_1_0_0_0223_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 796 \
    name p_inWideStream_0_0_1_0_0_0224 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_1_0_0_0224 \
    op interface \
    ports { p_inWideStream_0_0_1_0_0_0224_dout { I 27 vector } p_inWideStream_0_0_1_0_0_0224_empty_n { I 1 bit } p_inWideStream_0_0_1_0_0_0224_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 797 \
    name p_inWideStream_0_0_1_0_0_0225 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_1_0_0_0225 \
    op interface \
    ports { p_inWideStream_0_0_1_0_0_0225_dout { I 27 vector } p_inWideStream_0_0_1_0_0_0225_empty_n { I 1 bit } p_inWideStream_0_0_1_0_0_0225_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 798 \
    name p_inWideStream_0_0_1_0_0_0226 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_1_0_0_0226 \
    op interface \
    ports { p_inWideStream_0_0_1_0_0_0226_dout { I 27 vector } p_inWideStream_0_0_1_0_0_0226_empty_n { I 1 bit } p_inWideStream_0_0_1_0_0_0226_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 799 \
    name p_inWideStream_0_0_1_0_0_0227 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_1_0_0_0227 \
    op interface \
    ports { p_inWideStream_0_0_1_0_0_0227_dout { I 27 vector } p_inWideStream_0_0_1_0_0_0227_empty_n { I 1 bit } p_inWideStream_0_0_1_0_0_0227_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 800 \
    name p_inWideStream_0_0_1_0_0_0228 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_1_0_0_0228 \
    op interface \
    ports { p_inWideStream_0_0_1_0_0_0228_dout { I 27 vector } p_inWideStream_0_0_1_0_0_0228_empty_n { I 1 bit } p_inWideStream_0_0_1_0_0_0228_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 801 \
    name p_inWideStream_0_0_1_0_0_0229 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_inWideStream_0_0_1_0_0_0229 \
    op interface \
    ports { p_inWideStream_0_0_1_0_0_0229_dout { I 27 vector } p_inWideStream_0_0_1_0_0_0229_empty_n { I 1 bit } p_inWideStream_0_0_1_0_0_0229_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 802 \
    name l_rowProcOutStream \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_l_rowProcOutStream \
    op interface \
    ports { l_rowProcOutStream_din { O 512 vector } l_rowProcOutStream_full_n { I 1 bit } l_rowProcOutStream_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


