[advanced]
prop=solution.kernel_compiler_margin=37

[hls]
pre_tcl=hls_directives.tcl

[vivado]
prop=run.impl_1.{STEPS.PLACE_DESIGN.ARGS.DIRECTIVE}={ExtraNetDelay_high}
prop=run.impl_1.{STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE}={Explore}
prop=run.impl_1.{STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE}={Explore}
