#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fc2d80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fc01d0 .scope module, "tb" "tb" 3 178;
 .timescale -12 -12;
L_0x1fc0c60 .functor NOT 1, L_0x2081e60, C4<0>, C4<0>, C4<0>;
L_0x2077f60 .functor XOR 25, L_0x2081b90, L_0x2081c30, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1fc0ea0 .functor XOR 25, L_0x2077f60, L_0x2081d70, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x2065ea0_0 .net *"_ivl_10", 24 0, L_0x2081d70;  1 drivers
v0x2065fa0_0 .net *"_ivl_12", 24 0, L_0x1fc0ea0;  1 drivers
v0x2066080_0 .net *"_ivl_2", 24 0, L_0x2081af0;  1 drivers
v0x2066170_0 .net *"_ivl_4", 24 0, L_0x2081b90;  1 drivers
v0x2066250_0 .net *"_ivl_6", 24 0, L_0x2081c30;  1 drivers
v0x2066380_0 .net *"_ivl_8", 24 0, L_0x2077f60;  1 drivers
v0x2066460_0 .var "clk", 0 0;
v0x2066500_0 .net "ena", 0 0, v0x205c400_0;  1 drivers
v0x20665a0_0 .net "hh_dut", 7 0, v0x2065310_0;  1 drivers
v0x2066660_0 .net "hh_ref", 7 0, v0x205b060_0;  1 drivers
v0x2066720_0 .net "mm_dut", 7 0, v0x2065730_0;  1 drivers
v0x2066810_0 .net "mm_ref", 7 0, v0x205b140_0;  1 drivers
v0x20668d0_0 .net "pm_dut", 0 0, v0x20657f0_0;  1 drivers
v0x20669c0_0 .net "pm_ref", 0 0, v0x205b220_0;  1 drivers
v0x2066a60_0 .net "reset", 0 0, v0x205c6f0_0;  1 drivers
v0x2066b00_0 .net "ss_dut", 7 0, v0x2065b00_0;  1 drivers
v0x2066bf0_0 .net "ss_ref", 7 0, v0x205b3a0_0;  1 drivers
v0x2066c90_0 .var/2u "stats1", 351 0;
v0x2066d50_0 .var/2u "strobe", 0 0;
v0x2066e10_0 .net "tb_match", 0 0, L_0x2081e60;  1 drivers
v0x2066eb0_0 .net "tb_mismatch", 0 0, L_0x1fc0c60;  1 drivers
v0x2066f50_0 .net "wavedrom_enable", 0 0, v0x205c9d0_0;  1 drivers
v0x2067020_0 .net "wavedrom_title", 511 0, v0x205ca90_0;  1 drivers
L_0x2081af0 .concat [ 8 8 8 1], v0x205b3a0_0, v0x205b140_0, v0x205b060_0, v0x205b220_0;
L_0x2081b90 .concat [ 8 8 8 1], v0x205b3a0_0, v0x205b140_0, v0x205b060_0, v0x205b220_0;
L_0x2081c30 .concat [ 8 8 8 1], v0x2065b00_0, v0x2065730_0, v0x2065310_0, v0x20657f0_0;
L_0x2081d70 .concat [ 8 8 8 1], v0x205b3a0_0, v0x205b140_0, v0x205b060_0, v0x205b220_0;
L_0x2081e60 .cmp/eeq 25, L_0x2081af0, L_0x1fc0ea0;
S_0x1fc79c0 .scope module, "good1" "reference_module" 3 231, 3 4 0, S_0x1fc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /OUTPUT 1 "pm";
    .port_info 4 /OUTPUT 8 "hh";
    .port_info 5 /OUTPUT 8 "mm";
    .port_info 6 /OUTPUT 8 "ss";
v0x1fff780_0 .net *"_ivl_0", 23 0, L_0x2067170;  1 drivers
L_0x7fe10dcb8060 .functor BUFT 1, C4<10010101100101011001>, C4<0>, C4<0>, C4<0>;
v0x2000260_0 .net/2u *"_ivl_10", 19 0, L_0x7fe10dcb8060;  1 drivers
v0x1fc0cd0_0 .net *"_ivl_12", 0 0, L_0x2077670;  1 drivers
v0x1fc0f70_0 .net *"_ivl_14", 15 0, L_0x20777e0;  1 drivers
L_0x7fe10dcb80a8 .functor BUFT 1, C4<0101100101011001>, C4<0>, C4<0>, C4<0>;
v0x1fc1230_0 .net/2u *"_ivl_16", 15 0, L_0x7fe10dcb80a8;  1 drivers
v0x1fc1a30_0 .net *"_ivl_18", 0 0, L_0x2077950;  1 drivers
L_0x7fe10dcb8018 .functor BUFT 1, C4<000100010101100101011001>, C4<0>, C4<0>, C4<0>;
v0x1fc1ef0_0 .net/2u *"_ivl_2", 23 0, L_0x7fe10dcb8018;  1 drivers
v0x205a320_0 .net *"_ivl_21", 3 0, L_0x2077a20;  1 drivers
v0x205a400_0 .net *"_ivl_22", 11 0, L_0x2077b10;  1 drivers
L_0x7fe10dcb80f0 .functor BUFT 1, C4<100101011001>, C4<0>, C4<0>, C4<0>;
v0x205a4e0_0 .net/2u *"_ivl_24", 11 0, L_0x7fe10dcb80f0;  1 drivers
v0x205a5c0_0 .net *"_ivl_26", 0 0, L_0x2077c00;  1 drivers
L_0x7fe10dcb8138 .functor BUFT 1, C4<01011001>, C4<0>, C4<0>, C4<0>;
v0x205a680_0 .net/2u *"_ivl_28", 7 0, L_0x7fe10dcb8138;  1 drivers
v0x205a760_0 .net *"_ivl_30", 0 0, L_0x2077dd0;  1 drivers
v0x205a820_0 .net *"_ivl_33", 3 0, L_0x2077ec0;  1 drivers
L_0x7fe10dcb8180 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x205a900_0 .net/2u *"_ivl_34", 3 0, L_0x7fe10dcb8180;  1 drivers
v0x205a9e0_0 .net *"_ivl_36", 0 0, L_0x2077fd0;  1 drivers
L_0x7fe10dcb81c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x205aaa0_0 .net/2u *"_ivl_38", 0 0, L_0x7fe10dcb81c8;  1 drivers
v0x205ab80_0 .net *"_ivl_4", 0 0, L_0x2077340;  1 drivers
v0x205ac40_0 .net *"_ivl_7", 3 0, L_0x2077480;  1 drivers
v0x205ad20_0 .net *"_ivl_8", 19 0, L_0x2077520;  1 drivers
v0x205ae00_0 .net "clk", 0 0, v0x2066460_0;  1 drivers
v0x205aec0_0 .net "ena", 0 0, v0x205c400_0;  alias, 1 drivers
v0x205af80_0 .net "enable", 6 0, L_0x2078140;  1 drivers
v0x205b060_0 .var "hh", 7 0;
v0x205b140_0 .var "mm", 7 0;
v0x205b220_0 .var "pm", 0 0;
v0x205b2e0_0 .net "reset", 0 0, v0x205c6f0_0;  alias, 1 drivers
v0x205b3a0_0 .var "ss", 7 0;
E_0x1fd63b0 .event posedge, v0x205ae00_0;
L_0x2067170 .concat [ 8 8 8 0], v0x205b3a0_0, v0x205b140_0, v0x205b060_0;
L_0x2077340 .cmp/eq 24, L_0x2067170, L_0x7fe10dcb8018;
L_0x2077480 .part v0x205b060_0, 0, 4;
L_0x2077520 .concat [ 8 8 4 0], v0x205b3a0_0, v0x205b140_0, L_0x2077480;
L_0x2077670 .cmp/eq 20, L_0x2077520, L_0x7fe10dcb8060;
L_0x20777e0 .concat [ 8 8 0 0], v0x205b3a0_0, v0x205b140_0;
L_0x2077950 .cmp/eq 16, L_0x20777e0, L_0x7fe10dcb80a8;
L_0x2077a20 .part v0x205b140_0, 0, 4;
L_0x2077b10 .concat [ 8 4 0 0], v0x205b3a0_0, L_0x2077a20;
L_0x2077c00 .cmp/eq 12, L_0x2077b10, L_0x7fe10dcb80f0;
L_0x2077dd0 .cmp/eq 8, v0x205b3a0_0, L_0x7fe10dcb8138;
L_0x2077ec0 .part v0x205b3a0_0, 0, 4;
L_0x2077fd0 .cmp/eq 4, L_0x2077ec0, L_0x7fe10dcb8180;
LS_0x2078140_0_0 .concat [ 1 1 1 1], L_0x7fe10dcb81c8, L_0x2077fd0, L_0x2077dd0, L_0x2077c00;
LS_0x2078140_0_4 .concat [ 1 1 1 0], L_0x2077950, L_0x2077670, L_0x2077340;
L_0x2078140 .concat [ 4 3 0 0], LS_0x2078140_0_0, LS_0x2078140_0_4;
S_0x205b560 .scope module, "stim1" "stimulus_gen" 3 226, 3 49 0, S_0x1fc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "ena";
    .port_info 3 /INPUT 8 "hh_dut";
    .port_info 4 /INPUT 8 "mm_dut";
    .port_info 5 /INPUT 8 "ss_dut";
    .port_info 6 /INPUT 1 "pm_dut";
    .port_info 7 /INPUT 1 "tb_match";
    .port_info 8 /OUTPUT 512 "wavedrom_title";
    .port_info 9 /OUTPUT 1 "wavedrom_enable";
v0x205c280_0 .var "bcd_fail", 0 0;
v0x205c340_0 .net "clk", 0 0, v0x2066460_0;  alias, 1 drivers
v0x205c400_0 .var "ena", 0 0;
v0x205c4a0_0 .net "hh_dut", 7 0, v0x2065310_0;  alias, 1 drivers
v0x205c540_0 .net "mm_dut", 7 0, v0x2065730_0;  alias, 1 drivers
v0x205c630_0 .net "pm_dut", 0 0, v0x20657f0_0;  alias, 1 drivers
v0x205c6f0_0 .var "reset", 0 0;
v0x205c790_0 .var "reset_fail", 0 0;
v0x205c830_0 .net "ss_dut", 7 0, v0x2065b00_0;  alias, 1 drivers
v0x205c910_0 .net "tb_match", 0 0, L_0x2081e60;  alias, 1 drivers
v0x205c9d0_0 .var "wavedrom_enable", 0 0;
v0x205ca90_0 .var "wavedrom_title", 511 0;
E_0x1fd5180/0 .event negedge, v0x205ae00_0;
E_0x1fd5180/1 .event posedge, v0x205ae00_0;
E_0x1fd5180 .event/or E_0x1fd5180/0, E_0x1fd5180/1;
S_0x205b880 .scope task, "reset_test" "reset_test" 3 59, 3 59 0, S_0x205b560;
 .timescale -12 -12;
v0x205bac0_0 .var/2u "arfail", 0 0;
v0x205bba0_0 .var "async", 0 0;
v0x205bc60_0 .var/2u "datafail", 0 0;
v0x205bd00_0 .var/2u "srfail", 0 0;
E_0x1fb69f0 .event negedge, v0x205ae00_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1fd63b0;
    %wait E_0x1fd63b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x205c6f0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fd63b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1fb69f0;
    %load/vec4 v0x205c910_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x205bc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x205c6f0_0, 0;
    %wait E_0x1fd63b0;
    %load/vec4 v0x205c910_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x205bac0_0, 0, 1;
    %wait E_0x1fd63b0;
    %load/vec4 v0x205c910_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x205bd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x205c6f0_0, 0;
    %load/vec4 v0x205bd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 73 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x205bac0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x205bba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x205bc60_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x205bba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 75 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x205bdc0 .scope task, "wavedrom_start" "wavedrom_start" 3 86, 3 86 0, S_0x205b560;
 .timescale -12 -12;
v0x205bfc0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x205c0a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 89, 3 89 0, S_0x205b560;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x205cd10 .scope module, "top_module1" "top_module" 3 240, 4 1 0, S_0x1fc01d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /OUTPUT 1 "pm";
    .port_info 4 /OUTPUT 8 "hh";
    .port_info 5 /OUTPUT 8 "mm";
    .port_info 6 /OUTPUT 8 "ss";
v0x205cfc0_0 .net *"_ivl_0", 31 0, L_0x20784e0;  1 drivers
v0x205d0a0_0 .net *"_ivl_10", 7 0, L_0x2078750;  1 drivers
L_0x7fe10dcb8888 .functor BUFT 1, C4<00010100>, C4<0>, C4<0>, C4<0>;
v0x205d180_0 .net/2u *"_ivl_100", 7 0, L_0x7fe10dcb8888;  1 drivers
v0x205d270_0 .net *"_ivl_102", 7 0, L_0x207abf0;  1 drivers
v0x205d350_0 .net *"_ivl_104", 31 0, L_0x207add0;  1 drivers
L_0x7fe10dcb88d0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x205d480_0 .net *"_ivl_107", 23 0, L_0x7fe10dcb88d0;  1 drivers
L_0x7fe10dcb8918 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x205d560_0 .net/2u *"_ivl_108", 31 0, L_0x7fe10dcb8918;  1 drivers
v0x205d640_0 .net *"_ivl_110", 0 0, L_0x207aef0;  1 drivers
L_0x7fe10dcb8960 .functor BUFT 1, C4<00001010>, C4<0>, C4<0>, C4<0>;
v0x205d700_0 .net/2u *"_ivl_112", 7 0, L_0x7fe10dcb8960;  1 drivers
v0x205d870_0 .net *"_ivl_114", 7 0, L_0x207b160;  1 drivers
v0x205d950_0 .net *"_ivl_116", 7 0, L_0x207b250;  1 drivers
v0x205da30_0 .net *"_ivl_118", 7 0, L_0x207b4a0;  1 drivers
v0x205db10_0 .net *"_ivl_12", 7 0, L_0x2078880;  1 drivers
v0x205dbf0_0 .net *"_ivl_120", 7 0, L_0x207b630;  1 drivers
v0x205dcd0_0 .net *"_ivl_122", 7 0, L_0x207b8e0;  1 drivers
v0x205ddb0_0 .net *"_ivl_124", 7 0, L_0x207ba70;  1 drivers
v0x205de90_0 .net *"_ivl_128", 31 0, L_0x207be20;  1 drivers
L_0x7fe10dcb89a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x205e080_0 .net *"_ivl_131", 23 0, L_0x7fe10dcb89a8;  1 drivers
L_0x7fe10dcb89f0 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x205e160_0 .net/2u *"_ivl_132", 31 0, L_0x7fe10dcb89f0;  1 drivers
v0x205e240_0 .net *"_ivl_134", 0 0, L_0x207bb60;  1 drivers
L_0x7fe10dcb8a38 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x205e300_0 .net/2u *"_ivl_136", 7 0, L_0x7fe10dcb8a38;  1 drivers
v0x205e3e0_0 .net *"_ivl_138", 31 0, L_0x207c0a0;  1 drivers
L_0x7fe10dcb8a80 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x205e4c0_0 .net *"_ivl_141", 23 0, L_0x7fe10dcb8a80;  1 drivers
L_0x7fe10dcb8ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x205e5a0_0 .net/2u *"_ivl_142", 31 0, L_0x7fe10dcb8ac8;  1 drivers
v0x205e680_0 .net *"_ivl_144", 0 0, L_0x207c2e0;  1 drivers
L_0x7fe10dcb8b10 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x205e740_0 .net/2u *"_ivl_146", 7 0, L_0x7fe10dcb8b10;  1 drivers
v0x205e820_0 .net *"_ivl_148", 31 0, L_0x207c420;  1 drivers
L_0x7fe10dcb8b58 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x205e900_0 .net *"_ivl_151", 23 0, L_0x7fe10dcb8b58;  1 drivers
L_0x7fe10dcb8ba0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x205e9e0_0 .net/2u *"_ivl_152", 31 0, L_0x7fe10dcb8ba0;  1 drivers
v0x205eac0_0 .net *"_ivl_154", 0 0, L_0x207c880;  1 drivers
L_0x7fe10dcb8be8 .functor BUFT 1, C4<00000101>, C4<0>, C4<0>, C4<0>;
v0x205eb80_0 .net/2u *"_ivl_156", 7 0, L_0x7fe10dcb8be8;  1 drivers
v0x205ec60_0 .net *"_ivl_158", 7 0, L_0x207c9c0;  1 drivers
v0x205ed40_0 .net *"_ivl_16", 31 0, L_0x2078ae0;  1 drivers
v0x205ee20_0 .net *"_ivl_160", 7 0, L_0x207cc20;  1 drivers
v0x205ef00_0 .net *"_ivl_162", 7 0, L_0x207cd60;  1 drivers
v0x205efe0_0 .net *"_ivl_164", 7 0, L_0x207d070;  1 drivers
v0x205f0c0_0 .net *"_ivl_168", 31 0, L_0x207d480;  1 drivers
L_0x7fe10dcb8c30 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x205f1a0_0 .net *"_ivl_171", 23 0, L_0x7fe10dcb8c30;  1 drivers
L_0x7fe10dcb8c78 .functor BUFT 1, C4<00000000000000000000000000110010>, C4<0>, C4<0>, C4<0>;
v0x205f280_0 .net/2u *"_ivl_172", 31 0, L_0x7fe10dcb8c78;  1 drivers
v0x205f360_0 .net *"_ivl_174", 0 0, L_0x207d570;  1 drivers
L_0x7fe10dcb8cc0 .functor BUFT 1, C4<00110010>, C4<0>, C4<0>, C4<0>;
v0x205f420_0 .net/2u *"_ivl_176", 7 0, L_0x7fe10dcb8cc0;  1 drivers
v0x205f500_0 .net *"_ivl_178", 7 0, L_0x207d850;  1 drivers
v0x205f5e0_0 .net *"_ivl_180", 31 0, L_0x207d8f0;  1 drivers
L_0x7fe10dcb8d08 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x205f6c0_0 .net *"_ivl_183", 23 0, L_0x7fe10dcb8d08;  1 drivers
L_0x7fe10dcb8d50 .functor BUFT 1, C4<00000000000000000000000000101000>, C4<0>, C4<0>, C4<0>;
v0x205f7a0_0 .net/2u *"_ivl_184", 31 0, L_0x7fe10dcb8d50;  1 drivers
v0x205f880_0 .net *"_ivl_186", 0 0, L_0x207db90;  1 drivers
L_0x7fe10dcb8d98 .functor BUFT 1, C4<00101000>, C4<0>, C4<0>, C4<0>;
v0x205f940_0 .net/2u *"_ivl_188", 7 0, L_0x7fe10dcb8d98;  1 drivers
L_0x7fe10dcb82e8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x205fa20_0 .net *"_ivl_19", 23 0, L_0x7fe10dcb82e8;  1 drivers
v0x205fb00_0 .net *"_ivl_190", 7 0, L_0x207dcd0;  1 drivers
v0x205fbe0_0 .net *"_ivl_192", 31 0, L_0x207df80;  1 drivers
L_0x7fe10dcb8de0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x205fcc0_0 .net *"_ivl_195", 23 0, L_0x7fe10dcb8de0;  1 drivers
L_0x7fe10dcb8e28 .functor BUFT 1, C4<00000000000000000000000000011110>, C4<0>, C4<0>, C4<0>;
v0x205fda0_0 .net/2u *"_ivl_196", 31 0, L_0x7fe10dcb8e28;  1 drivers
v0x205fe80_0 .net *"_ivl_198", 0 0, L_0x207e070;  1 drivers
L_0x7fe10dcb8330 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x205ff40_0 .net/2u *"_ivl_20", 31 0, L_0x7fe10dcb8330;  1 drivers
L_0x7fe10dcb8e70 .functor BUFT 1, C4<00011110>, C4<0>, C4<0>, C4<0>;
v0x2060020_0 .net/2u *"_ivl_200", 7 0, L_0x7fe10dcb8e70;  1 drivers
v0x2060100_0 .net *"_ivl_202", 7 0, L_0x207e380;  1 drivers
v0x20601e0_0 .net *"_ivl_204", 31 0, L_0x207e470;  1 drivers
L_0x7fe10dcb8eb8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x20602c0_0 .net *"_ivl_207", 23 0, L_0x7fe10dcb8eb8;  1 drivers
L_0x7fe10dcb8f00 .functor BUFT 1, C4<00000000000000000000000000010100>, C4<0>, C4<0>, C4<0>;
v0x20603a0_0 .net/2u *"_ivl_208", 31 0, L_0x7fe10dcb8f00;  1 drivers
v0x2060480_0 .net *"_ivl_210", 0 0, L_0x207e740;  1 drivers
L_0x7fe10dcb8f48 .functor BUFT 1, C4<00010100>, C4<0>, C4<0>, C4<0>;
v0x2060540_0 .net/2u *"_ivl_212", 7 0, L_0x7fe10dcb8f48;  1 drivers
v0x2060620_0 .net *"_ivl_214", 7 0, L_0x207e880;  1 drivers
v0x2060700_0 .net *"_ivl_216", 31 0, L_0x207eb60;  1 drivers
L_0x7fe10dcb8f90 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x20607e0_0 .net *"_ivl_219", 23 0, L_0x7fe10dcb8f90;  1 drivers
v0x20608c0_0 .net *"_ivl_22", 0 0, L_0x2078c10;  1 drivers
L_0x7fe10dcb8fd8 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x2060d90_0 .net/2u *"_ivl_220", 31 0, L_0x7fe10dcb8fd8;  1 drivers
v0x2060e70_0 .net *"_ivl_222", 0 0, L_0x207ec80;  1 drivers
L_0x7fe10dcb9020 .functor BUFT 1, C4<00001010>, C4<0>, C4<0>, C4<0>;
v0x2060f30_0 .net/2u *"_ivl_224", 7 0, L_0x7fe10dcb9020;  1 drivers
v0x2061010_0 .net *"_ivl_226", 7 0, L_0x207eff0;  1 drivers
v0x20610f0_0 .net *"_ivl_228", 7 0, L_0x207f0e0;  1 drivers
v0x20611d0_0 .net *"_ivl_230", 7 0, L_0x207f430;  1 drivers
v0x20612b0_0 .net *"_ivl_232", 7 0, L_0x207f5c0;  1 drivers
v0x2061390_0 .net *"_ivl_234", 7 0, L_0x207f970;  1 drivers
v0x2061470_0 .net *"_ivl_236", 7 0, L_0x207fb00;  1 drivers
L_0x7fe10dcb8378 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x2061550_0 .net/2u *"_ivl_24", 7 0, L_0x7fe10dcb8378;  1 drivers
v0x2061630_0 .net *"_ivl_240", 31 0, L_0x207ffb0;  1 drivers
L_0x7fe10dcb9068 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2061710_0 .net *"_ivl_243", 23 0, L_0x7fe10dcb9068;  1 drivers
L_0x7fe10dcb90b0 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x20617f0_0 .net/2u *"_ivl_244", 31 0, L_0x7fe10dcb90b0;  1 drivers
v0x20618d0_0 .net *"_ivl_246", 0 0, L_0x20802e0;  1 drivers
L_0x7fe10dcb90f8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x2061990_0 .net/2u *"_ivl_248", 7 0, L_0x7fe10dcb90f8;  1 drivers
v0x2061a70_0 .net *"_ivl_250", 31 0, L_0x2080420;  1 drivers
L_0x7fe10dcb9140 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2061b50_0 .net *"_ivl_253", 23 0, L_0x7fe10dcb9140;  1 drivers
L_0x7fe10dcb9188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2061c30_0 .net/2u *"_ivl_254", 31 0, L_0x7fe10dcb9188;  1 drivers
v0x2061d10_0 .net *"_ivl_256", 0 0, L_0x2080760;  1 drivers
L_0x7fe10dcb91d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x2061dd0_0 .net/2u *"_ivl_258", 7 0, L_0x7fe10dcb91d0;  1 drivers
v0x2061eb0_0 .net *"_ivl_26", 31 0, L_0x2078d50;  1 drivers
v0x2061f90_0 .net *"_ivl_260", 31 0, L_0x20808a0;  1 drivers
L_0x7fe10dcb9218 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2062070_0 .net *"_ivl_263", 23 0, L_0x7fe10dcb9218;  1 drivers
L_0x7fe10dcb9260 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x2062150_0 .net/2u *"_ivl_264", 31 0, L_0x7fe10dcb9260;  1 drivers
v0x2062230_0 .net *"_ivl_266", 0 0, L_0x2080bf0;  1 drivers
L_0x7fe10dcb92a8 .functor BUFT 1, C4<00000101>, C4<0>, C4<0>, C4<0>;
v0x20622f0_0 .net/2u *"_ivl_268", 7 0, L_0x7fe10dcb92a8;  1 drivers
v0x20623d0_0 .net *"_ivl_270", 7 0, L_0x2080d30;  1 drivers
v0x20624b0_0 .net *"_ivl_272", 7 0, L_0x2081090;  1 drivers
v0x2062590_0 .net *"_ivl_274", 7 0, L_0x20811d0;  1 drivers
v0x2062670_0 .net *"_ivl_276", 7 0, L_0x20815e0;  1 drivers
L_0x7fe10dcb83c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2062750_0 .net *"_ivl_29", 23 0, L_0x7fe10dcb83c0;  1 drivers
L_0x7fe10dcb8210 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2062830_0 .net *"_ivl_3", 23 0, L_0x7fe10dcb8210;  1 drivers
L_0x7fe10dcb8408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2062910_0 .net/2u *"_ivl_30", 31 0, L_0x7fe10dcb8408;  1 drivers
v0x20629f0_0 .net *"_ivl_32", 0 0, L_0x2078e90;  1 drivers
L_0x7fe10dcb8450 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x2062ab0_0 .net/2u *"_ivl_34", 7 0, L_0x7fe10dcb8450;  1 drivers
v0x2062b90_0 .net *"_ivl_36", 31 0, L_0x2078fd0;  1 drivers
L_0x7fe10dcb8498 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2062c70_0 .net *"_ivl_39", 23 0, L_0x7fe10dcb8498;  1 drivers
L_0x7fe10dcb8258 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x2062d50_0 .net/2u *"_ivl_4", 31 0, L_0x7fe10dcb8258;  1 drivers
L_0x7fe10dcb84e0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x2062e30_0 .net/2u *"_ivl_40", 31 0, L_0x7fe10dcb84e0;  1 drivers
v0x2062f10_0 .net *"_ivl_42", 0 0, L_0x20792f0;  1 drivers
L_0x7fe10dcb8528 .functor BUFT 1, C4<00000101>, C4<0>, C4<0>, C4<0>;
v0x2062fd0_0 .net/2u *"_ivl_44", 7 0, L_0x7fe10dcb8528;  1 drivers
v0x20630b0_0 .net *"_ivl_46", 7 0, L_0x2079430;  1 drivers
v0x2063190_0 .net *"_ivl_48", 7 0, L_0x2079590;  1 drivers
v0x2063270_0 .net *"_ivl_50", 7 0, L_0x20796d0;  1 drivers
v0x2063350_0 .net *"_ivl_52", 7 0, L_0x20798e0;  1 drivers
v0x2063430_0 .net *"_ivl_56", 31 0, L_0x2079bf0;  1 drivers
L_0x7fe10dcb8570 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2063510_0 .net *"_ivl_59", 23 0, L_0x7fe10dcb8570;  1 drivers
v0x20635f0_0 .net *"_ivl_6", 0 0, L_0x2078660;  1 drivers
L_0x7fe10dcb85b8 .functor BUFT 1, C4<00000000000000000000000000110010>, C4<0>, C4<0>, C4<0>;
v0x20636b0_0 .net/2u *"_ivl_60", 31 0, L_0x7fe10dcb85b8;  1 drivers
v0x2063790_0 .net *"_ivl_62", 0 0, L_0x2079ce0;  1 drivers
L_0x7fe10dcb8600 .functor BUFT 1, C4<00110010>, C4<0>, C4<0>, C4<0>;
v0x2063850_0 .net/2u *"_ivl_64", 7 0, L_0x7fe10dcb8600;  1 drivers
v0x2063930_0 .net *"_ivl_66", 7 0, L_0x2079ec0;  1 drivers
v0x2063a10_0 .net *"_ivl_68", 31 0, L_0x2079f60;  1 drivers
L_0x7fe10dcb8648 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2063af0_0 .net *"_ivl_71", 23 0, L_0x7fe10dcb8648;  1 drivers
L_0x7fe10dcb8690 .functor BUFT 1, C4<00000000000000000000000000101000>, C4<0>, C4<0>, C4<0>;
v0x2063bd0_0 .net/2u *"_ivl_72", 31 0, L_0x7fe10dcb8690;  1 drivers
v0x2063cb0_0 .net *"_ivl_74", 0 0, L_0x2079e20;  1 drivers
L_0x7fe10dcb86d8 .functor BUFT 1, C4<00101000>, C4<0>, C4<0>, C4<0>;
v0x2063d70_0 .net/2u *"_ivl_76", 7 0, L_0x7fe10dcb86d8;  1 drivers
v0x2063e50_0 .net *"_ivl_78", 7 0, L_0x207a1a0;  1 drivers
L_0x7fe10dcb82a0 .functor BUFT 1, C4<00001010>, C4<0>, C4<0>, C4<0>;
v0x2063f30_0 .net/2u *"_ivl_8", 7 0, L_0x7fe10dcb82a0;  1 drivers
v0x2064010_0 .net *"_ivl_80", 31 0, L_0x207a350;  1 drivers
L_0x7fe10dcb8720 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x20640f0_0 .net *"_ivl_83", 23 0, L_0x7fe10dcb8720;  1 drivers
L_0x7fe10dcb8768 .functor BUFT 1, C4<00000000000000000000000000011110>, C4<0>, C4<0>, C4<0>;
v0x20641d0_0 .net/2u *"_ivl_84", 31 0, L_0x7fe10dcb8768;  1 drivers
v0x20642b0_0 .net *"_ivl_86", 0 0, L_0x207a440;  1 drivers
L_0x7fe10dcb87b0 .functor BUFT 1, C4<00011110>, C4<0>, C4<0>, C4<0>;
v0x2064370_0 .net/2u *"_ivl_88", 7 0, L_0x7fe10dcb87b0;  1 drivers
v0x2064c60_0 .net *"_ivl_90", 7 0, L_0x207a680;  1 drivers
v0x2064d40_0 .net *"_ivl_92", 31 0, L_0x207a880;  1 drivers
L_0x7fe10dcb87f8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2064e20_0 .net *"_ivl_95", 23 0, L_0x7fe10dcb87f8;  1 drivers
L_0x7fe10dcb8840 .functor BUFT 1, C4<00000000000000000000000000010100>, C4<0>, C4<0>, C4<0>;
v0x2064f00_0 .net/2u *"_ivl_96", 31 0, L_0x7fe10dcb8840;  1 drivers
v0x2064fe0_0 .net *"_ivl_98", 0 0, L_0x207aa80;  1 drivers
v0x20650a0_0 .net "clk", 0 0, v0x2066460_0;  alias, 1 drivers
v0x2065140_0 .var "cur_am_pm", 1 0;
v0x2065220_0 .net "ena", 0 0, v0x205c400_0;  alias, 1 drivers
v0x2065310_0 .var "hh", 7 0;
v0x20653d0_0 .net "hrs_ones", 3 0, L_0x2079a70;  1 drivers
v0x2065490_0 .net "hrs_tens", 3 0, L_0x20789f0;  1 drivers
v0x2065570_0 .net "mins_ones", 3 0, L_0x207d200;  1 drivers
v0x2065650_0 .net "mins_tens", 3 0, L_0x207bd30;  1 drivers
v0x2065730_0 .var "mm", 7 0;
v0x20657f0_0 .var "pm", 0 0;
v0x2065890_0 .net "reset", 0 0, v0x205c6f0_0;  alias, 1 drivers
v0x2065980_0 .net "secs_ones", 3 0, L_0x2081770;  1 drivers
v0x2065a20_0 .net "secs_tens", 3 0, L_0x207fec0;  1 drivers
v0x2065b00_0 .var "ss", 7 0;
L_0x20784e0 .concat [ 8 24 0 0], v0x2065310_0, L_0x7fe10dcb8210;
L_0x2078660 .cmp/ge 32, L_0x20784e0, L_0x7fe10dcb8258;
L_0x2078750 .arith/sub 8, v0x2065310_0, L_0x7fe10dcb82a0;
L_0x2078880 .functor MUXZ 8, v0x2065310_0, L_0x2078750, L_0x2078660, C4<>;
L_0x20789f0 .part L_0x2078880, 0, 4;
L_0x2078ae0 .concat [ 8 24 0 0], v0x2065310_0, L_0x7fe10dcb82e8;
L_0x2078c10 .cmp/ge 32, L_0x2078ae0, L_0x7fe10dcb8330;
L_0x2078d50 .concat [ 8 24 0 0], v0x2065310_0, L_0x7fe10dcb83c0;
L_0x2078e90 .cmp/eq 32, L_0x2078d50, L_0x7fe10dcb8408;
L_0x2078fd0 .concat [ 8 24 0 0], v0x2065310_0, L_0x7fe10dcb8498;
L_0x20792f0 .cmp/ge 32, L_0x2078fd0, L_0x7fe10dcb84e0;
L_0x2079430 .arith/sub 8, v0x2065310_0, L_0x7fe10dcb8528;
L_0x2079590 .functor MUXZ 8, v0x2065310_0, L_0x2079430, L_0x20792f0, C4<>;
L_0x20796d0 .functor MUXZ 8, L_0x2079590, L_0x7fe10dcb8450, L_0x2078e90, C4<>;
L_0x20798e0 .functor MUXZ 8, L_0x20796d0, L_0x7fe10dcb8378, L_0x2078c10, C4<>;
L_0x2079a70 .part L_0x20798e0, 0, 4;
L_0x2079bf0 .concat [ 8 24 0 0], v0x2065730_0, L_0x7fe10dcb8570;
L_0x2079ce0 .cmp/ge 32, L_0x2079bf0, L_0x7fe10dcb85b8;
L_0x2079ec0 .arith/sub 8, v0x2065730_0, L_0x7fe10dcb8600;
L_0x2079f60 .concat [ 8 24 0 0], v0x2065730_0, L_0x7fe10dcb8648;
L_0x2079e20 .cmp/ge 32, L_0x2079f60, L_0x7fe10dcb8690;
L_0x207a1a0 .arith/sub 8, v0x2065730_0, L_0x7fe10dcb86d8;
L_0x207a350 .concat [ 8 24 0 0], v0x2065730_0, L_0x7fe10dcb8720;
L_0x207a440 .cmp/ge 32, L_0x207a350, L_0x7fe10dcb8768;
L_0x207a680 .arith/sub 8, v0x2065730_0, L_0x7fe10dcb87b0;
L_0x207a880 .concat [ 8 24 0 0], v0x2065730_0, L_0x7fe10dcb87f8;
L_0x207aa80 .cmp/ge 32, L_0x207a880, L_0x7fe10dcb8840;
L_0x207abf0 .arith/sub 8, v0x2065730_0, L_0x7fe10dcb8888;
L_0x207add0 .concat [ 8 24 0 0], v0x2065730_0, L_0x7fe10dcb88d0;
L_0x207aef0 .cmp/ge 32, L_0x207add0, L_0x7fe10dcb8918;
L_0x207b160 .arith/sub 8, v0x2065730_0, L_0x7fe10dcb8960;
L_0x207b250 .functor MUXZ 8, v0x2065730_0, L_0x207b160, L_0x207aef0, C4<>;
L_0x207b4a0 .functor MUXZ 8, L_0x207b250, L_0x207abf0, L_0x207aa80, C4<>;
L_0x207b630 .functor MUXZ 8, L_0x207b4a0, L_0x207a680, L_0x207a440, C4<>;
L_0x207b8e0 .functor MUXZ 8, L_0x207b630, L_0x207a1a0, L_0x2079e20, C4<>;
L_0x207ba70 .functor MUXZ 8, L_0x207b8e0, L_0x2079ec0, L_0x2079ce0, C4<>;
L_0x207bd30 .part L_0x207ba70, 0, 4;
L_0x207be20 .concat [ 8 24 0 0], v0x2065730_0, L_0x7fe10dcb89a8;
L_0x207bb60 .cmp/ge 32, L_0x207be20, L_0x7fe10dcb89f0;
L_0x207c0a0 .concat [ 8 24 0 0], v0x2065730_0, L_0x7fe10dcb8a80;
L_0x207c2e0 .cmp/eq 32, L_0x207c0a0, L_0x7fe10dcb8ac8;
L_0x207c420 .concat [ 8 24 0 0], v0x2065730_0, L_0x7fe10dcb8b58;
L_0x207c880 .cmp/ge 32, L_0x207c420, L_0x7fe10dcb8ba0;
L_0x207c9c0 .arith/sub 8, v0x2065730_0, L_0x7fe10dcb8be8;
L_0x207cc20 .functor MUXZ 8, v0x2065730_0, L_0x207c9c0, L_0x207c880, C4<>;
L_0x207cd60 .functor MUXZ 8, L_0x207cc20, L_0x7fe10dcb8b10, L_0x207c2e0, C4<>;
L_0x207d070 .functor MUXZ 8, L_0x207cd60, L_0x7fe10dcb8a38, L_0x207bb60, C4<>;
L_0x207d200 .part L_0x207d070, 0, 4;
L_0x207d480 .concat [ 8 24 0 0], v0x2065b00_0, L_0x7fe10dcb8c30;
L_0x207d570 .cmp/ge 32, L_0x207d480, L_0x7fe10dcb8c78;
L_0x207d850 .arith/sub 8, v0x2065b00_0, L_0x7fe10dcb8cc0;
L_0x207d8f0 .concat [ 8 24 0 0], v0x2065b00_0, L_0x7fe10dcb8d08;
L_0x207db90 .cmp/ge 32, L_0x207d8f0, L_0x7fe10dcb8d50;
L_0x207dcd0 .arith/sub 8, v0x2065b00_0, L_0x7fe10dcb8d98;
L_0x207df80 .concat [ 8 24 0 0], v0x2065b00_0, L_0x7fe10dcb8de0;
L_0x207e070 .cmp/ge 32, L_0x207df80, L_0x7fe10dcb8e28;
L_0x207e380 .arith/sub 8, v0x2065b00_0, L_0x7fe10dcb8e70;
L_0x207e470 .concat [ 8 24 0 0], v0x2065b00_0, L_0x7fe10dcb8eb8;
L_0x207e740 .cmp/ge 32, L_0x207e470, L_0x7fe10dcb8f00;
L_0x207e880 .arith/sub 8, v0x2065b00_0, L_0x7fe10dcb8f48;
L_0x207eb60 .concat [ 8 24 0 0], v0x2065b00_0, L_0x7fe10dcb8f90;
L_0x207ec80 .cmp/ge 32, L_0x207eb60, L_0x7fe10dcb8fd8;
L_0x207eff0 .arith/sub 8, v0x2065b00_0, L_0x7fe10dcb9020;
L_0x207f0e0 .functor MUXZ 8, v0x2065b00_0, L_0x207eff0, L_0x207ec80, C4<>;
L_0x207f430 .functor MUXZ 8, L_0x207f0e0, L_0x207e880, L_0x207e740, C4<>;
L_0x207f5c0 .functor MUXZ 8, L_0x207f430, L_0x207e380, L_0x207e070, C4<>;
L_0x207f970 .functor MUXZ 8, L_0x207f5c0, L_0x207dcd0, L_0x207db90, C4<>;
L_0x207fb00 .functor MUXZ 8, L_0x207f970, L_0x207d850, L_0x207d570, C4<>;
L_0x207fec0 .part L_0x207fb00, 0, 4;
L_0x207ffb0 .concat [ 8 24 0 0], v0x2065b00_0, L_0x7fe10dcb9068;
L_0x20802e0 .cmp/ge 32, L_0x207ffb0, L_0x7fe10dcb90b0;
L_0x2080420 .concat [ 8 24 0 0], v0x2065b00_0, L_0x7fe10dcb9140;
L_0x2080760 .cmp/eq 32, L_0x2080420, L_0x7fe10dcb9188;
L_0x20808a0 .concat [ 8 24 0 0], v0x2065b00_0, L_0x7fe10dcb9218;
L_0x2080bf0 .cmp/ge 32, L_0x20808a0, L_0x7fe10dcb9260;
L_0x2080d30 .arith/sub 8, v0x2065b00_0, L_0x7fe10dcb92a8;
L_0x2081090 .functor MUXZ 8, v0x2065b00_0, L_0x2080d30, L_0x2080bf0, C4<>;
L_0x20811d0 .functor MUXZ 8, L_0x2081090, L_0x7fe10dcb91d0, L_0x2080760, C4<>;
L_0x20815e0 .functor MUXZ 8, L_0x20811d0, L_0x7fe10dcb90f8, L_0x20802e0, C4<>;
L_0x2081770 .part L_0x20815e0, 0, 4;
S_0x2065c80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 251, 3 251 0, S_0x1fc01d0;
 .timescale -12 -12;
E_0x203e570 .event anyedge, v0x2066d50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2066d50_0;
    %nor/r;
    %assign/vec4 v0x2066d50_0, 0;
    %wait E_0x203e570;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x205b560;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x205c280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x205c790_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x205b560;
T_5 ;
    %wait E_0x1fd63b0;
    %load/vec4 v0x205c4a0_0;
    %parti/s 4, 0, 2;
    %cmpi/u 10, 0, 4;
    %flag_inv 5; GE is !LT
    %jmp/1 T_5.6, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x205c4a0_0;
    %parti/s 4, 4, 4;
    %cmpi/u 10, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
T_5.6;
    %jmp/1 T_5.5, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x205c540_0;
    %parti/s 4, 0, 2;
    %cmpi/u 10, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
T_5.5;
    %jmp/1 T_5.4, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x205c540_0;
    %parti/s 4, 4, 4;
    %cmpi/u 10, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
T_5.4;
    %jmp/1 T_5.3, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x205c830_0;
    %parti/s 4, 0, 2;
    %cmpi/u 10, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
T_5.3;
    %jmp/1 T_5.2, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x205c830_0;
    %parti/s 4, 4, 4;
    %cmpi/u 10, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
T_5.2;
    %jmp/0xz  T_5.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x205c280_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x205b560;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x205c6f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x205c400_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0x205bba0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x205b880;
    %join;
    %pushi/vec4 12, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fd63b0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x205c0a0;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x205c400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x205c6f0_0, 0;
    %wait E_0x1fd63b0;
    %wait E_0x1fd63b0;
    %load/vec4 v0x205c910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x205c630_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.4, 8;
    %pushi/vec4 20557, 0, 16; draw_string_vec4
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %pushi/vec4 16717, 0, 16; draw_string_vec4
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %vpi_call/w 3 121 "$display", "Hint: Clock seems to reset to %02x:%02x:%02x %s (Should be 12:00:00 AM).", v0x205c4a0_0, v0x205c540_0, v0x205c830_0, S<0,vec4,u16> {1 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x205c790_0, 0;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x205c6f0_0, 0;
    %wait E_0x1fd63b0;
    %wait E_0x1fd63b0;
    %wait E_0x1fd63b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x205c400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x205c6f0_0, 0;
    %wait E_0x1fd63b0;
    %wait E_0x1fd63b0;
    %load/vec4 v0x205c910_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.8, 9;
    %load/vec4 v0x205c790_0;
    %nor/r;
    %and;
T_6.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %vpi_call/w 3 134 "$display", "Hint: Reset has higher priority than enable and should occur even if not enabled." {0 0 0};
T_6.6 ;
    %pushi/vec4 400, 0, 32;
T_6.9 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.10, 5;
    %jmp/1 T_6.10, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fd5180;
    %vpi_func 3 138 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x205c6f0_0, 0;
    %vpi_func 3 139 "$random" 32 {0 0 0};
    %pushi/vec4 3, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x205c400_0, 0;
    %jmp T_6.9;
T_6.10 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x205c6f0_0, 0;
    %wait E_0x1fd63b0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x205c400_0, 0;
    %assign/vec4 v0x205c6f0_0, 0;
    %pushi/vec4 55, 0, 32;
T_6.11 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.12, 5;
    %jmp/1 T_6.12, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fd63b0;
    %jmp T_6.11;
T_6.12 ;
    %pop/vec4 1;
    %pushi/vec4 10, 0, 32;
T_6.13 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.14, 5;
    %jmp/1 T_6.14, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fd63b0;
    %jmp T_6.13;
T_6.14 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x205c0a0;
    %join;
    %pushi/vec4 3530, 0, 32;
T_6.15 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.16, 5;
    %jmp/1 T_6.16, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fd63b0;
    %jmp T_6.15;
T_6.16 ;
    %pop/vec4 1;
    %pushi/vec4 10, 0, 32;
T_6.17 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.18, 5;
    %jmp/1 T_6.18, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fd63b0;
    %jmp T_6.17;
T_6.18 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x205c0a0;
    %join;
    %pushi/vec4 39590, 0, 32;
T_6.19 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.20, 5;
    %jmp/1 T_6.20, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fd63b0;
    %jmp T_6.19;
T_6.20 ;
    %pop/vec4 1;
    %pushi/vec4 10, 0, 32;
T_6.21 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.22, 5;
    %jmp/1 T_6.22, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fd63b0;
    %jmp T_6.21;
T_6.22 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x205c0a0;
    %join;
    %pushi/vec4 132745, 0, 32;
T_6.23 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.24, 5;
    %jmp/1 T_6.24, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fd63b0;
    %jmp T_6.23;
T_6.24 ;
    %pop/vec4 1;
    %pushi/vec4 50, 0, 32;
T_6.25 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.26, 5;
    %jmp/1 T_6.26, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fd5180;
    %vpi_func 3 164 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x205c400_0, 0;
    %jmp T_6.25;
T_6.26 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x205c6f0_0, 0;
    %pushi/vec4 5, 0, 32;
T_6.27 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.28, 5;
    %jmp/1 T_6.28, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fd63b0;
    %jmp T_6.27;
T_6.28 ;
    %pop/vec4 1;
    %load/vec4 v0x205c280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.29, 8;
    %vpi_call/w 3 171 "$display", "Hint: Non-BCD values detected. Are you sure you're using two-digit BCD representation for hh, mm, and ss?" {0 0 0};
T_6.29 ;
    %delay 1, 0;
    %vpi_call/w 3 173 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1fc79c0;
T_7 ;
    %wait E_0x1fd63b0;
    %load/vec4 v0x205b2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1179648, 0, 25;
    %split/vec4 8;
    %assign/vec4 v0x205b3a0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x205b140_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x205b060_0, 0;
    %assign/vec4 v0x205b220_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x205aec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x205af80_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0x205b3a0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x205b3a0_0, 4, 5;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x205af80_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x205b3a0_0;
    %parti/s 4, 0, 2;
    %addi 1, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x205b3a0_0, 4, 5;
T_7.7 ;
T_7.5 ;
    %load/vec4 v0x205af80_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.11, 9;
    %load/vec4 v0x205b3a0_0;
    %parti/s 4, 4, 4;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x205b3a0_0, 4, 5;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0x205af80_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %load/vec4 v0x205b3a0_0;
    %parti/s 4, 4, 4;
    %addi 1, 0, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x205b3a0_0, 4, 5;
T_7.12 ;
T_7.10 ;
    %load/vec4 v0x205af80_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.16, 9;
    %load/vec4 v0x205b140_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x205b140_0, 4, 5;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0x205af80_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.17, 8;
    %load/vec4 v0x205b140_0;
    %parti/s 4, 0, 2;
    %addi 1, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x205b140_0, 4, 5;
T_7.17 ;
T_7.15 ;
    %load/vec4 v0x205af80_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.21, 9;
    %load/vec4 v0x205b140_0;
    %parti/s 4, 4, 4;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.19, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x205b140_0, 4, 5;
    %jmp T_7.20;
T_7.19 ;
    %load/vec4 v0x205af80_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.22, 8;
    %load/vec4 v0x205b140_0;
    %parti/s 4, 4, 4;
    %addi 1, 0, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x205b140_0, 4, 5;
T_7.22 ;
T_7.20 ;
    %load/vec4 v0x205af80_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.26, 9;
    %load/vec4 v0x205b060_0;
    %parti/s 4, 0, 2;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.24, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x205b060_0, 4, 5;
    %jmp T_7.25;
T_7.24 ;
    %load/vec4 v0x205af80_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.27, 8;
    %load/vec4 v0x205b060_0;
    %parti/s 4, 0, 2;
    %addi 1, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x205b060_0, 4, 5;
T_7.27 ;
T_7.25 ;
    %load/vec4 v0x205af80_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.31, 9;
    %load/vec4 v0x205b060_0;
    %pushi/vec4 18, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.29, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x205b060_0, 0;
    %jmp T_7.30;
T_7.29 ;
    %load/vec4 v0x205af80_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.32, 8;
    %load/vec4 v0x205b060_0;
    %parti/s 4, 4, 4;
    %addi 1, 0, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x205b060_0, 4, 5;
T_7.32 ;
T_7.30 ;
    %load/vec4 v0x205af80_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.34, 8;
    %load/vec4 v0x205b220_0;
    %inv;
    %assign/vec4 v0x205b220_0, 0;
T_7.34 ;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x205cd10;
T_8 ;
    %wait E_0x1fd63b0;
    %load/vec4 v0x2065890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20657f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x2065310_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x2065730_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x2065b00_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x2065140_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x2065220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x2065b00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x2065b00_0, 0;
    %load/vec4 v0x2065b00_0;
    %pad/u 32;
    %cmpi/e 60, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x2065b00_0, 0;
    %load/vec4 v0x2065730_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x2065730_0, 0;
    %load/vec4 v0x2065730_0;
    %pad/u 32;
    %cmpi/e 60, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x2065730_0, 0;
    %load/vec4 v0x2065310_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x2065310_0, 0;
    %load/vec4 v0x2065310_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x2065310_0, 0;
    %load/vec4 v0x2065140_0;
    %inv;
    %assign/vec4 v0x2065140_0, 0;
    %load/vec4 v0x2065140_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20657f0_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x2065140_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_8.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20657f0_0, 0;
T_8.12 ;
T_8.11 ;
T_8.8 ;
T_8.6 ;
T_8.4 ;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1fc01d0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2066460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2066d50_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x1fc01d0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x2066460_0;
    %inv;
    %store/vec4 v0x2066460_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x1fc01d0;
T_11 ;
    %vpi_call/w 3 218 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 219 "$dumpvars", 32'sb00000000000000000000000000000001, v0x205c340_0, v0x2066eb0_0, v0x2066460_0, v0x2066a60_0, v0x2066500_0, v0x20669c0_0, v0x20668d0_0, v0x2066660_0, v0x20665a0_0, v0x2066810_0, v0x2066720_0, v0x2066bf0_0, v0x2066b00_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x1fc01d0;
T_12 ;
    %load/vec4 v0x2066c90_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x2066c90_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x2066c90_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 260 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "pm", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 261 "$display", "Hint: Output '%s' has no mismatches.", "pm" {0 0 0};
T_12.1 ;
    %load/vec4 v0x2066c90_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x2066c90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2066c90_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 262 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "hh", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 263 "$display", "Hint: Output '%s' has no mismatches.", "hh" {0 0 0};
T_12.3 ;
    %load/vec4 v0x2066c90_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x2066c90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2066c90_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 264 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mm", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 3 265 "$display", "Hint: Output '%s' has no mismatches.", "mm" {0 0 0};
T_12.5 ;
    %load/vec4 v0x2066c90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0x2066c90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2066c90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 266 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "ss", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 3 267 "$display", "Hint: Output '%s' has no mismatches.", "ss" {0 0 0};
T_12.7 ;
    %load/vec4 v0x2066c90_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x2066c90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 269 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 270 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2066c90_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x2066c90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 271 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x1fc01d0;
T_13 ;
    %wait E_0x1fd5180;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2066c90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2066c90_0, 4, 32;
    %load/vec4 v0x2066e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x2066c90_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 282 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2066c90_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2066c90_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2066c90_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x20669c0_0;
    %load/vec4 v0x20669c0_0;
    %load/vec4 v0x20668d0_0;
    %xor;
    %load/vec4 v0x20669c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x2066c90_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 286 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2066c90_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x2066c90_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2066c90_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x2066660_0;
    %load/vec4 v0x2066660_0;
    %load/vec4 v0x20665a0_0;
    %xor;
    %load/vec4 v0x2066660_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x2066c90_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 289 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2066c90_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x2066c90_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2066c90_0, 4, 32;
T_13.8 ;
    %load/vec4 v0x2066810_0;
    %load/vec4 v0x2066810_0;
    %load/vec4 v0x2066720_0;
    %xor;
    %load/vec4 v0x2066810_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.12, 6;
    %load/vec4 v0x2066c90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.14, 4;
    %vpi_func 3 292 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2066c90_0, 4, 32;
T_13.14 ;
    %load/vec4 v0x2066c90_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2066c90_0, 4, 32;
T_13.12 ;
    %load/vec4 v0x2066bf0_0;
    %load/vec4 v0x2066bf0_0;
    %load/vec4 v0x2066b00_0;
    %xor;
    %load/vec4 v0x2066bf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.16, 6;
    %load/vec4 v0x2066c90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.18, 4;
    %vpi_func 3 295 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2066c90_0, 4, 32;
T_13.18 ;
    %load/vec4 v0x2066c90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2066c90_0, 4, 32;
T_13.16 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/count_clock/count_clock_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/count_clock/iter0/response44/top_module.sv";
