<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/ezr32wg/include/ezr32wg_dmareq.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_b946500f74c6245977978dd24ee90bb9.html">ezr32wg</a></li><li class="navelem"><a class="el" href="dir_a9422eb9f0c1ee9109f4cc49b6ceceaa.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ezr32wg_dmareq.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ezr32wg__dmareq_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga7a314dbb89fafd035bbe1f2e9563f4d2">   41</a></span>&#160;<span class="preprocessor">#define DMAREQ_ADC0_SINGLE            ((8 &lt;&lt; 16) + 0)  </span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga382fe0aad0b343c412f9cd12a6878814">   42</a></span>&#160;<span class="preprocessor">#define DMAREQ_ADC0_SCAN              ((8 &lt;&lt; 16) + 1)  </span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga8d7f29c2cf1a0f512ec06d7978521969">   43</a></span>&#160;<span class="preprocessor">#define DMAREQ_DAC0_CH0               ((10 &lt;&lt; 16) + 0) </span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#gaa0a857845fdbf8e4c08440bd0e7cda85">   44</a></span>&#160;<span class="preprocessor">#define DMAREQ_DAC0_CH1               ((10 &lt;&lt; 16) + 1) </span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#gab813442386510db28bfc582235383e6b">   45</a></span>&#160;<span class="preprocessor">#define DMAREQ_USARTRF0_RXDATAV       ((12 &lt;&lt; 16) + 0) </span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga09f2d65f6d055c5afde37c48fcff2e25">   46</a></span>&#160;<span class="preprocessor">#define DMAREQ_USARTRF0_TXBL          ((12 &lt;&lt; 16) + 1) </span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga21f9460dcef5ba1fd3c1a8fd654be48d">   47</a></span>&#160;<span class="preprocessor">#define DMAREQ_USARTRF0_TXEMPTY       ((12 &lt;&lt; 16) + 2) </span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#gae9784a2d9a2133acf02c3a33b694c3ec">   48</a></span>&#160;<span class="preprocessor">#define DMAREQ_USART1_RXDATAV         ((13 &lt;&lt; 16) + 0) </span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga32c06d4bbdf33ded2d055d34dcdb0641">   49</a></span>&#160;<span class="preprocessor">#define DMAREQ_USART1_TXBL            ((13 &lt;&lt; 16) + 1) </span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga74b8fcf3b507dd002e067cfd3ef0b69f">   50</a></span>&#160;<span class="preprocessor">#define DMAREQ_USART1_TXEMPTY         ((13 &lt;&lt; 16) + 2) </span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga7059cafb5f6283ddd17b9edd0fe94ade">   51</a></span>&#160;<span class="preprocessor">#define DMAREQ_USART1_RXDATAVRIGHT    ((13 &lt;&lt; 16) + 3) </span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga0cd3697177b7daa495c9fe2ad6419b44">   52</a></span>&#160;<span class="preprocessor">#define DMAREQ_USART1_TXBLRIGHT       ((13 &lt;&lt; 16) + 4) </span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga3007f3a27fc289a38a002d432fba444f">   53</a></span>&#160;<span class="preprocessor">#define DMAREQ_USART2_RXDATAV         ((14 &lt;&lt; 16) + 0) </span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga1b7469d33369b4bd5ac9f3545c75df2e">   54</a></span>&#160;<span class="preprocessor">#define DMAREQ_USART2_TXBL            ((14 &lt;&lt; 16) + 1) </span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga00ed81674c99cfd9e119eceefd2797eb">   55</a></span>&#160;<span class="preprocessor">#define DMAREQ_USART2_TXEMPTY         ((14 &lt;&lt; 16) + 2) </span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga965019c8bab26c1599a155f9dc37a839">   56</a></span>&#160;<span class="preprocessor">#define DMAREQ_USART2_RXDATAVRIGHT    ((14 &lt;&lt; 16) + 3) </span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga5208c2619ee4c7f4d243e06733e6e4d6">   57</a></span>&#160;<span class="preprocessor">#define DMAREQ_USART2_TXBLRIGHT       ((14 &lt;&lt; 16) + 4) </span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga5f2ebf8a8cb381076528cba67515ba60">   58</a></span>&#160;<span class="preprocessor">#define DMAREQ_LEUART0_RXDATAV        ((16 &lt;&lt; 16) + 0) </span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga996b5d07c29c5863f660fb42c4f33661">   59</a></span>&#160;<span class="preprocessor">#define DMAREQ_LEUART0_TXBL           ((16 &lt;&lt; 16) + 1) </span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#gada50f43c2bbbec9c5b35a377ac007f16">   60</a></span>&#160;<span class="preprocessor">#define DMAREQ_LEUART0_TXEMPTY        ((16 &lt;&lt; 16) + 2) </span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga7140dedaa062386645738bf09b1c9a2b">   61</a></span>&#160;<span class="preprocessor">#define DMAREQ_LEUART1_RXDATAV        ((17 &lt;&lt; 16) + 0) </span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga162ceaf9887fc93a6c36c21d3e10bd0c">   62</a></span>&#160;<span class="preprocessor">#define DMAREQ_LEUART1_TXBL           ((17 &lt;&lt; 16) + 1) </span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga981b523350cdc3848c3d5f4f040d22b2">   63</a></span>&#160;<span class="preprocessor">#define DMAREQ_LEUART1_TXEMPTY        ((17 &lt;&lt; 16) + 2) </span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga90635672a48bfa2711867840c72977f8">   64</a></span>&#160;<span class="preprocessor">#define DMAREQ_I2C0_RXDATAV           ((20 &lt;&lt; 16) + 0) </span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#gae00538b35a37fcc7ef880dc00df3dd3c">   65</a></span>&#160;<span class="preprocessor">#define DMAREQ_I2C0_TXBL              ((20 &lt;&lt; 16) + 1) </span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga2dadd23e23fc9d4810d5b465bd655f2e">   66</a></span>&#160;<span class="preprocessor">#define DMAREQ_I2C1_RXDATAV           ((21 &lt;&lt; 16) + 0) </span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#gabb6d2ad125f76bb8be330e96a5875e54">   67</a></span>&#160;<span class="preprocessor">#define DMAREQ_I2C1_TXBL              ((21 &lt;&lt; 16) + 1) </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#gaad72a418660d745b8d35cff8bd095fbd">   68</a></span>&#160;<span class="preprocessor">#define DMAREQ_TIMER0_UFOF            ((24 &lt;&lt; 16) + 0) </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga418689fee4bf32f159ee37ed169e8a33">   69</a></span>&#160;<span class="preprocessor">#define DMAREQ_TIMER0_CC0             ((24 &lt;&lt; 16) + 1) </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga125f8b73a2abbbbdd880223789629167">   70</a></span>&#160;<span class="preprocessor">#define DMAREQ_TIMER0_CC1             ((24 &lt;&lt; 16) + 2) </span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga172010c8e4f96d011bf1e92318f1dbd6">   71</a></span>&#160;<span class="preprocessor">#define DMAREQ_TIMER0_CC2             ((24 &lt;&lt; 16) + 3) </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga66217f81973bdd358395fef407fef362">   72</a></span>&#160;<span class="preprocessor">#define DMAREQ_TIMER1_UFOF            ((25 &lt;&lt; 16) + 0) </span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#gaddb1bbf34786790c153cce4df19e637e">   73</a></span>&#160;<span class="preprocessor">#define DMAREQ_TIMER1_CC0             ((25 &lt;&lt; 16) + 1) </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga97a0af524b58c6b48b6f67bc2231109e">   74</a></span>&#160;<span class="preprocessor">#define DMAREQ_TIMER1_CC1             ((25 &lt;&lt; 16) + 2) </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga1fa8a5eeabb104cd811b79c01b64267d">   75</a></span>&#160;<span class="preprocessor">#define DMAREQ_TIMER1_CC2             ((25 &lt;&lt; 16) + 3) </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#gaaf9e0788b6b77492842d37e0b5816e89">   76</a></span>&#160;<span class="preprocessor">#define DMAREQ_TIMER2_UFOF            ((26 &lt;&lt; 16) + 0) </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga8d3e55a342e572f5974064d3947a01c1">   77</a></span>&#160;<span class="preprocessor">#define DMAREQ_TIMER2_CC0             ((26 &lt;&lt; 16) + 1) </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga604bf87966f8a4159f496a34ee37dc5b">   78</a></span>&#160;<span class="preprocessor">#define DMAREQ_TIMER2_CC1             ((26 &lt;&lt; 16) + 2) </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#gac70da58bb753f8399567dbcf743aef9b">   79</a></span>&#160;<span class="preprocessor">#define DMAREQ_TIMER2_CC2             ((26 &lt;&lt; 16) + 3) </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga7a2c5ebbc64d535eb9a81d7ce11819b9">   80</a></span>&#160;<span class="preprocessor">#define DMAREQ_TIMER3_UFOF            ((27 &lt;&lt; 16) + 0) </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga3b4269ebb9cda4c538392537918062ca">   81</a></span>&#160;<span class="preprocessor">#define DMAREQ_TIMER3_CC0             ((27 &lt;&lt; 16) + 1) </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#gaf98bb0dca6a0d6765ea8281d3ac319a9">   82</a></span>&#160;<span class="preprocessor">#define DMAREQ_TIMER3_CC1             ((27 &lt;&lt; 16) + 2) </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga083c087e5401a9ed1a48ae23841d2d79">   83</a></span>&#160;<span class="preprocessor">#define DMAREQ_TIMER3_CC2             ((27 &lt;&lt; 16) + 3) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#gad903211a393d876f0855e2ba5193d8ea">   84</a></span>&#160;<span class="preprocessor">#define DMAREQ_UART0_RXDATAV          ((44 &lt;&lt; 16) + 0) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#gaf339cc46dbd72e39b90f6a2a91259a73">   85</a></span>&#160;<span class="preprocessor">#define DMAREQ_UART0_TXBL             ((44 &lt;&lt; 16) + 1) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#gafe592c4954a03818a9cee4264b3ea731">   86</a></span>&#160;<span class="preprocessor">#define DMAREQ_UART0_TXEMPTY          ((44 &lt;&lt; 16) + 2) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga7f99a96b85ccf85c8d5e1e9c9c94a030">   87</a></span>&#160;<span class="preprocessor">#define DMAREQ_UART1_RXDATAV          ((45 &lt;&lt; 16) + 0) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga8216aae4017d0bc4a75f3b03c3beb7bd">   88</a></span>&#160;<span class="preprocessor">#define DMAREQ_UART1_TXBL             ((45 &lt;&lt; 16) + 1) </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga593b80a8eb08c3f75068b3525a45cdf0">   89</a></span>&#160;<span class="preprocessor">#define DMAREQ_UART1_TXEMPTY          ((45 &lt;&lt; 16) + 2) </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga7ad9da50a2bb4676354cecc4bd70e939">   90</a></span>&#160;<span class="preprocessor">#define DMAREQ_MSC_WDATA              ((48 &lt;&lt; 16) + 0) </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga49554dc54e96a2e5664702bb066731f2">   91</a></span>&#160;<span class="preprocessor">#define DMAREQ_AES_DATAWR             ((49 &lt;&lt; 16) + 0) </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga5adb3bea7449897773725688d984c22d">   92</a></span>&#160;<span class="preprocessor">#define DMAREQ_AES_XORDATAWR          ((49 &lt;&lt; 16) + 1) </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#gaa83dea04f5d50d6a41d3dfa58bc5060a">   93</a></span>&#160;<span class="preprocessor">#define DMAREQ_AES_DATARD             ((49 &lt;&lt; 16) + 2) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#gaab8fef4467c7837716431b45fe57abd9">   94</a></span>&#160;<span class="preprocessor">#define DMAREQ_AES_KEYWR              ((49 &lt;&lt; 16) + 3) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___e_z_r32_w_g___d_m_a_r_e_q___bit_fields.html#ga663e512700995734e53d4cfd674c0e2f">   95</a></span>&#160;<span class="preprocessor">#define DMAREQ_LESENSE_BUFDATAV       ((50 &lt;&lt; 16) + 0) </span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;}</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#endif</span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:00 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
