
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000359                       # Number of seconds simulated
sim_ticks                                   358834000                       # Number of ticks simulated
final_tick                               2259636362000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              200504184                       # Simulator instruction rate (inst/s)
host_op_rate                                200495589                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              678363447                       # Simulator tick rate (ticks/s)
host_mem_usage                                 730208                       # Number of bytes of host memory used
host_seconds                                     0.53                       # Real time elapsed on the host
sim_insts                                   106051824                       # Number of instructions simulated
sim_ops                                     106051824                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus1.inst       241088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       853824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1094912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       241088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        241088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       555712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          555712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         3767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        13341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8683                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8683                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus1.inst    671864985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data   2379440075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3051305060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    671864985                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        671864985                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1548660383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1548660383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1548660383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    671864985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data   2379440075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4599965444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               358639000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 173500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           358812500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                0                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          372.252494                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   370.536227                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     1.716267                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.723704                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.003352                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.727056                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          366                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          366                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              312                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             312                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           81                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             81                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           61                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            61                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            2                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            1                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          142                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             142                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          142                       # number of overall hits
system.cpu0.dcache.overall_hits::total            142                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            4                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             6                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::total            6                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           83                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           83                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           65                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           65                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          148                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          148                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          148                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          148                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.024096                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.024096                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.061538                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.061538                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.040541                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.040541                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.040541                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.040541                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 511                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          511                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              776                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             776                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          388                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            388                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          388                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             388                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          388                       # number of overall hits
system.cpu0.icache.overall_hits::total            388                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          388                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          388                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          388                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          388                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2366                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     476     49.22%     49.22% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    491     50.78%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 967                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      474     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     474     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  948                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               336319000     93.70%     93.70% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               22615500      6.30%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           358934500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.995798                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.965377                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.980352                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      5.56%      5.56% # number of syscalls executed
system.cpu1.kern.syscall::3                         2     11.11%     16.67% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     11.11%     27.78% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      5.56%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      5.56%     38.89% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      5.56%     44.44% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     16.67%     61.11% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      5.56%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      5.56%     72.22% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     22.22%     94.44% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      5.56%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    18                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.09%      0.09% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  112      9.96%     10.05% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.44%     10.50% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  793     70.55%     81.05% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      0.18%     81.23% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.09%     81.32% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.09%     81.41% # number of callpals executed
system.cpu1.kern.callpal::rti                     174     15.48%     96.89% # number of callpals executed
system.cpu1.kern.callpal::callsys                  31      2.76%     99.64% # number of callpals executed
system.cpu1.kern.callpal::imb                       4      0.36%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1124                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              286                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                172                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                172                      
system.cpu1.kern.mode_good::user                  172                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel     0.601399                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.751092                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         257446000     71.73%     71.73% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           101488500     28.27%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     112                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            18811                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          511.990968                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             240760                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            18811                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.798894                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    24.225689                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   487.765279                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.047316                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.952667                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          454                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           537855                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          537855                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       122301                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         122301                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       114060                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        114060                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2037                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2037                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         2247                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2247                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       236361                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          236361                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       236361                       # number of overall hits
system.cpu1.dcache.overall_hits::total         236361                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9319                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9319                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         9318                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         9318                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          227                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          227                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           10                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18637                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18637                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18637                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18637                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       131620                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       131620                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       123378                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       123378                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       254998                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       254998                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       254998                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       254998                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.070802                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.070802                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.075524                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.075524                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.100265                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.100265                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.004431                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.004431                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.073087                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.073087                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.073087                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.073087                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12124                       # number of writebacks
system.cpu1.dcache.writebacks::total            12124                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             7398                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.966657                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             710730                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             7398                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            96.070560                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    24.903681                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   487.062976                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.048640                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.951295                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1442075                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1442075                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       709936                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         709936                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       709936                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          709936                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       709936                       # number of overall hits
system.cpu1.icache.overall_hits::total         709936                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         7401                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7401                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         7401                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7401                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         7401                       # number of overall misses
system.cpu1.icache.overall_misses::total         7401                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       717337                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       717337                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       717337                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       717337                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       717337                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       717337                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.010317                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010317                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.010317                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010317                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.010317                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010317                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         7398                       # number of writebacks
system.cpu1.icache.writebacks::total             7398                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   2                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       16                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     17920                       # number of replacements
system.l2.tags.tagsinuse                  3993.655558                       # Cycle average of tags in use
system.l2.tags.total_refs                       22412                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17920                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.250670                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1794.717416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         8.811551                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         3.221449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        17.226513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        47.477568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   892.350211                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1229.850850                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.438163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.002151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.004206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.011591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.217859                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.300257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975014                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3997                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1010                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2898                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.975830                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    428011                       # Number of tag accesses
system.l2.tags.data_accesses                   428011                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12124                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12124                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5943                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5943                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1113                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1113                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         3634                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3634                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         4134                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4135                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         3634                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5247                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8882                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         3634                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5247                       # number of overall hits
system.l2.overall_hits::total                    8882                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         8132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8132                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         3767                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3767                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         5209                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5209                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus1.inst         3767                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13341                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17108                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus1.inst         3767                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13341                       # number of overall misses
system.l2.overall_misses::total                 17108                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12124                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12124                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5943                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5943                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         9245                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9245                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         7401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         9343                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9344                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         7401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        18588                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25990                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         7401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        18588                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25990                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.750000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.879611                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.879611                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.508985                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.508985                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.557530                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.557470                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.508985                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.717721                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.658253                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.508985                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.717721                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.658253                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8683                       # number of writebacks
system.l2.writebacks::total                      8683                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               8976                       # Transaction distribution
system.membus.trans_dist::WriteReq                  2                       # Transaction distribution
system.membus.trans_dist::WriteResp                 2                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8683                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7820                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               49                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             12                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               3                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8159                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8132                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8976                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        50810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        50814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  50814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1650624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1650640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1650640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             33701                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   33701    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               33701                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  86                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 69                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 155                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4518862454                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                388                       # Number of instructions committed
system.switch_cpus0.committedOps                  388                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          364                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           32                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 364                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          488                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          261                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  156                       # number of memory refs
system.switch_cpus0.num_load_insts                 86                       # Number of load instructions
system.switch_cpus0.num_store_insts                70                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4516425672.974756                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2436781.025243                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000539                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999461                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            7      1.80%      1.80% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              198     51.03%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              95     24.48%     77.32% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             71     18.30%     95.62% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.38%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               388                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              132847                       # DTB read hits
system.switch_cpus1.dtb.read_misses               736                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           43402                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             125473                       # DTB write hits
system.switch_cpus1.dtb.write_misses              149                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  14                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          20606                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              258320                       # DTB hits
system.switch_cpus1.dtb.data_misses               885                       # DTB misses
system.switch_cpus1.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           64008                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             222333                       # ITB hits
system.switch_cpus1.itb.fetch_misses              331                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         222664                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  717668                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             716426                       # Number of instructions committed
system.switch_cpus1.committedOps               716426                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       689714                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          3891                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              14413                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        76389                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              689714                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 3891                       # number of float instructions
system.switch_cpus1.num_int_register_reads       971216                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       481320                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         2507                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         2473                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               260605                       # number of memory refs
system.switch_cpus1.num_load_insts             134632                       # Number of load instructions
system.switch_cpus1.num_store_insts            125973                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles            717668                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.Branches                    95629                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        14762      2.06%      2.06% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           418173     58.30%     60.35% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             720      0.10%     60.45% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.45% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           1218      0.17%     60.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            230      0.03%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          138682     19.33%     79.99% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         126319     17.61%     97.60% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         17233      2.40%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            717337                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        52493                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        26294                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         2160                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1444                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1142                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          302                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             16950                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 2                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12124                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5943                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6050                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              50                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             62                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9272                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9272                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7401                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9549                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        20745                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        55924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76689                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       854016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1980232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2834512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           17920                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            70415                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.086558                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.296624                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  64634     91.79%     91.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5467      7.76%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    314      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              70415                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000830                       # Number of seconds simulated
sim_ticks                                   830232500                       # Number of ticks simulated
final_tick                               2260839835000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               95764444                       # Simulator instruction rate (inst/s)
host_op_rate                                 95762555                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              733665854                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733408                       # Number of bytes of host memory used
host_seconds                                     1.13                       # Real time elapsed on the host
sim_insts                                   108364946                       # Number of instructions simulated
sim_ops                                     108364946                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       330560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       409920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        82048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       204160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1026688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       330560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        82048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        412608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1922304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1922304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         5165                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         6405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               16042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         30036                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              30036                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    398153529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    493741211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     98825329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    245907020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1236627089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    398153529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     98825329                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        496978858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2315380330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2315380330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2315380330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    398153529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    493741211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     98825329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    245907020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3552007420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      73                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      5976                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1630     40.35%     40.35% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    186      4.60%     44.95% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.02%     44.98% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.02%     45.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2222     55.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                4040                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1629     47.29%     47.29% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     186      5.40%     52.69% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.03%     52.71% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.03%     52.74% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1628     47.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 3445                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               544903500     65.62%     65.62% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               13887000      1.67%     67.29% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.01%     67.30% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 112000      0.01%     67.31% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              271467500     32.69%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           830419000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999387                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.732673                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.852723                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::4                         4     25.00%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      6.25%     31.25% # number of syscalls executed
system.cpu0.kern.syscall::17                        4     25.00%     56.25% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      6.25%     62.50% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      6.25%     68.75% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      6.25%     75.00% # number of syscalls executed
system.cpu0.kern.syscall::71                        1      6.25%     81.25% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      6.25%     87.50% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      6.25%     93.75% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      6.25%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    16                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    2      0.05%      0.05% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  166      3.77%      3.81% # number of callpals executed
system.cpu0.kern.callpal::tbi                       6      0.14%      3.95% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 3488     79.18%     83.13% # number of callpals executed
system.cpu0.kern.callpal::rdps                    102      2.32%     85.45% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.02%     85.47% # number of callpals executed
system.cpu0.kern.callpal::rti                     364      8.26%     93.73% # number of callpals executed
system.cpu0.kern.callpal::callsys                  32      0.73%     94.46% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.05%     94.51% # number of callpals executed
system.cpu0.kern.callpal::rdunique                241      5.47%     99.98% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.02%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  4405                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              530                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                175                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                175                      
system.cpu0.kern.mode_good::user                  175                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.330189                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.496454                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         770062000     92.73%     92.73% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            60357000      7.27%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     166                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            15786                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          506.889450                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             359127                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            15786                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.749715                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   506.889450                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.990018                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.990018                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          134                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           863032                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          863032                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       247424                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         247424                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       148452                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        148452                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         5676                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5676                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         5934                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5934                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       395876                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          395876                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       395876                       # number of overall hits
system.cpu0.dcache.overall_hits::total         395876                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10850                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10850                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         4686                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4686                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          482                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          482                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           25                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15536                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15536                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15536                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15536                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       258274                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       258274                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       153138                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       153138                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         6158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         5959                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5959                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       411412                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       411412                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       411412                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       411412                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.042010                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.042010                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.030600                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.030600                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.078272                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.078272                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.004195                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.004195                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.037763                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037763                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.037763                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.037763                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8917                       # number of writebacks
system.cpu0.dcache.writebacks::total             8917                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            26035                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1406987                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            26035                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            54.042136                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.026169                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.973831                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000051                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999949                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          337                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2788153                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2788153                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1355024                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1355024                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1355024                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1355024                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1355024                       # number of overall hits
system.cpu0.icache.overall_hits::total        1355024                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        26035                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        26035                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        26035                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         26035                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        26035                       # number of overall misses
system.cpu0.icache.overall_misses::total        26035                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1381059                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1381059                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1381059                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1381059                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1381059                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1381059                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.018851                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.018851                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.018851                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.018851                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.018851                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.018851                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        26035                       # number of writebacks
system.cpu0.icache.writebacks::total            26035                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       372                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      92     45.32%     45.32% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.49%     45.81% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.99%     46.80% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    108     53.20%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 203                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       92     49.73%     49.73% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.54%     50.27% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      1.08%     51.35% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      90     48.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  185                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               934208000     99.18%     99.18% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.01%     99.18% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 285500      0.03%     99.21% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                7434500      0.79%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           941977000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.833333                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.911330                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.45%      0.45% # number of callpals executed
system.cpu1.kern.callpal::swpctx                    9      4.05%      4.50% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.45%      4.95% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  182     81.98%     86.94% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      0.90%     87.84% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.45%     88.29% # number of callpals executed
system.cpu1.kern.callpal::rti                      18      8.11%     96.40% # number of callpals executed
system.cpu1.kern.callpal::callsys                   8      3.60%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   222                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               23                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 15                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 16                      
system.cpu1.kern.mode_good::user                   15                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.695652                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.761905                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          43247000     13.46%     13.46% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            36582500     11.39%     24.85% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle           241376500     75.15%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       9                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             4217                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          434.565179                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              65212                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             4217                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.464074                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   434.565179                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.848760                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.848760                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          422                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          366                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           132233                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          132233                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        31513                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          31513                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        27307                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         27307                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          247                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          247                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          286                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          286                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        58820                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           58820                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        58820                       # number of overall hits
system.cpu1.dcache.overall_hits::total          58820                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2379                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2379                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2076                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2076                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           70                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           70                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           31                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           31                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         4455                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          4455                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         4455                       # number of overall misses
system.cpu1.dcache.overall_misses::total         4455                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        33892                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        33892                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        29383                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        29383                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          317                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          317                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        63275                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        63275                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        63275                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        63275                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.070194                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.070194                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.070653                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.070653                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.220820                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.220820                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.097792                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.097792                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.070407                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.070407                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.070407                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.070407                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2503                       # number of writebacks
system.cpu1.dcache.writebacks::total             2503                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2097                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             155403                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2097                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            74.107296                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           328913                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          328913                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       161311                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         161311                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       161311                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          161311                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       161311                       # number of overall hits
system.cpu1.icache.overall_hits::total         161311                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2097                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2097                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2097                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2097                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2097                       # number of overall misses
system.cpu1.icache.overall_misses::total         2097                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       163408                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       163408                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       163408                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       163408                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       163408                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       163408                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.012833                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012833                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.012833                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012833                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.012833                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012833                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2097                       # number of writebacks
system.cpu1.icache.writebacks::total             2097                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 166                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1368064                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        168                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1240                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1240                       # Transaction distribution
system.iobus.trans_dist::WriteReq               22383                       # Transaction distribution
system.iobus.trans_dist::WriteResp              22383                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          460                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1344                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4400                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        42846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        42846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   47246                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          856                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1368440                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1368440                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1373550                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                21423                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                21423                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               192807                       # Number of tag accesses
system.iocache.tags.data_accesses              192807                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           47                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               47                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        21376                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        21376                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           47                       # number of demand (read+write) misses
system.iocache.demand_misses::total                47                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           47                       # number of overall misses
system.iocache.overall_misses::total               47                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           47                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             47                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        21376                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        21376                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           47                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              47                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           47                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             47                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           21376                       # number of writebacks
system.iocache.writebacks::total                21376                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     17608                       # number of replacements
system.l2.tags.tagsinuse                  3991.875426                       # Cycle average of tags in use
system.l2.tags.total_refs                       27202                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17608                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.544866                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1450.024613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         2.008247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.096016                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data                2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst  1482.578771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   764.554515                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   141.270767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   148.342496                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.354010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.361958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.186659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.034490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.036216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974579                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3992                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3203                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    744743                       # Number of tag accesses
system.l2.tags.data_accesses                   744743                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        11420                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11420                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        22911                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            22911                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           71                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   78                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1313                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          160                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1473                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst        20870                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          815                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              21685                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         8113                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          958                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9071                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst        20870                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         9426                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          815                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1118                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32229                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        20870                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         9426                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          815                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1118                       # number of overall hits
system.l2.overall_hits::total                   32229                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 23                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                5                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         3326                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1791                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5117                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         5165                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         1282                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6447                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         3097                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         1399                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4496                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         5165                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         6423                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1282                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3190                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16060                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         5165                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         6423                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1282                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3190                       # number of overall misses
system.l2.overall_misses::total                 16060                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        11420                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11420                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        22911                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        22911                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           85                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              101                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         4639                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         1951                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6590                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst        26035                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         2097                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          28132                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data        11210                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         2357                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13567                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        26035                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        15849                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2097                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4308                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                48289                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        26035                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        15849                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2097                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4308                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               48289                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.562500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.164706                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.227723                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.625000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.716965                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.917991                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.776480                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.198387                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.611350                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.229170                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.276271                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.593551                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.331392                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.198387                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.405262                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.611350                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.740483                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.332581                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.198387                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.405262                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.611350                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.740483                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.332581                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8660                       # number of writebacks
system.l2.writebacks::total                      8660                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1193                       # Transaction distribution
system.membus.trans_dist::ReadResp              12183                       # Transaction distribution
system.membus.trans_dist::WriteReq               1007                       # Transaction distribution
system.membus.trans_dist::WriteResp              1007                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        30036                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7213                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               94                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             53                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              46                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5117                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5099                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10990                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         21376                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        21376                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        64222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        64222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         4400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        48168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        52568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 116790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1371072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1371072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         5110                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1580928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1586038                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2957110                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             77126                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   77126    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               77126                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              263651                       # DTB read hits
system.switch_cpus0.dtb.read_misses               738                       # DTB read misses
system.switch_cpus0.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           19629                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             159961                       # DTB write hits
system.switch_cpus0.dtb.write_misses              154                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          12757                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              423612                       # DTB hits
system.switch_cpus0.dtb.data_misses               892                       # DTB misses
system.switch_cpus0.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           32386                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             184595                       # ITB hits
system.switch_cpus0.itb.fetch_misses              470                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         185065                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1660538                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            1380146                       # Number of instructions committed
system.switch_cpus0.committedOps              1380146                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      1328563                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          4523                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              58144                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       137162                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             1328563                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 4523                       # number of float instructions
system.switch_cpus0.num_int_register_reads      1783234                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      1003094                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         2416                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         2052                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               427002                       # number of memory refs
system.switch_cpus0.num_load_insts             266375                       # Number of load instructions
system.switch_cpus0.num_store_insts            160627                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      279009.611388                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      1381528.388612                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.831976                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.168024                       # Percentage of idle cycles
system.switch_cpus0.Branches                   209766                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        18677      1.35%      1.35% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           886246     64.17%     65.52% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            2588      0.19%     65.71% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     65.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd            680      0.05%     65.76% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     65.76% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt             11      0.00%     65.76% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             1      0.00%     65.76% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              6      0.00%     65.76% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     65.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     65.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     65.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     65.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     65.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     65.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     65.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     65.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     65.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     65.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     65.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     65.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     65.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     65.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     65.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     65.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     65.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     65.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     65.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     65.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     65.76% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          279009     20.20%     85.96% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         161077     11.66%     97.63% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         32764      2.37%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1381059                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               34130                       # DTB read hits
system.switch_cpus1.dtb.read_misses                60                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           14983                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              29691                       # DTB write hits
system.switch_cpus1.dtb.write_misses               10                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           8970                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               63821                       # DTB hits
system.switch_cpus1.dtb.data_misses                70                       # DTB misses
system.switch_cpus1.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           23953                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              75899                       # ITB hits
system.switch_cpus1.itb.fetch_misses               70                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          75969                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1883957                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             163331                       # Number of instructions committed
system.switch_cpus1.committedOps               163331                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       157833                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           275                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               3944                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16345                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              157833                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  275                       # number of float instructions
system.switch_cpus1.num_int_register_reads       218233                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       109816                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          149                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                64008                       # number of memory refs
system.switch_cpus1.num_load_insts              34269                       # Number of load instructions
system.switch_cpus1.num_store_insts             29739                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1698478.913919                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      185478.086081                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.098451                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.901549                       # Percentage of idle cycles
system.switch_cpus1.Branches                    21520                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         3339      2.04%      2.04% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            93012     56.92%     58.96% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             139      0.09%     59.05% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     59.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             30      0.02%     59.07% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     59.07% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     59.07% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     59.07% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     59.07% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     59.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     59.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     59.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     59.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     59.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     59.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     59.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     59.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     59.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           34710     21.24%     80.31% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          30018     18.37%     98.68% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          2160      1.32%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            163408                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        96866                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        48431                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         6716                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2258                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2134                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          124                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1193                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             43106                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1007                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1007                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11420                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        22911                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7311                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             154                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            56                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            210                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6608                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6608                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         28132                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13781                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        73290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        51307                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         5885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        13022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                143504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      3024320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1598102                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       242432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       442784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5307638                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           60454                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           159520                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.099705                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.302398                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 143749     90.11%     90.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  15637      9.80%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    134      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             159520                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.325194                       # Number of seconds simulated
sim_ticks                                325194010000                       # Number of ticks simulated
final_tick                               2586033845000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1877590                       # Simulator instruction rate (inst/s)
host_op_rate                                  1877590                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              433388165                       # Simulator tick rate (ticks/s)
host_mem_usage                                 734432                       # Number of bytes of host memory used
host_seconds                                   750.35                       # Real time elapsed on the host
sim_insts                                  1408854531                       # Number of instructions simulated
sim_ops                                    1408854531                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        74688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       302720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        98176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       289664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             765248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        74688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        98176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        172864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       483392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          483392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         4730                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         4526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11957                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          7553                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               7553                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       229672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       930890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       301900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       890742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               2353204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       229672                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       301900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           531572                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         1486473                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1486473                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         1486473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       229672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       930890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       301900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       890742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              3839677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     22785                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1565     24.02%     24.02% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      1      0.02%     24.03% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    333      5.11%     29.14% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     13      0.20%     29.34% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   4604     70.66%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                6516                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1565     45.14%     45.14% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       1      0.03%     45.17% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     333      9.60%     54.77% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      13      0.37%     55.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1555     44.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 3467                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            324870712000     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                  71500      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               16317000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                2263500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              304540500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        325193904500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.337750                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.532075                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1      6.67%      6.67% # number of syscalls executed
system.cpu0.kern.syscall::71                        3     20.00%     26.67% # number of syscalls executed
system.cpu0.kern.syscall::73                        2     13.33%     40.00% # number of syscalls executed
system.cpu0.kern.syscall::74                        9     60.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    15                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   13      0.06%      0.06% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   29      0.13%      0.19% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 5775     26.19%     26.38% # number of callpals executed
system.cpu0.kern.callpal::rdps                    683      3.10%     29.47% # number of callpals executed
system.cpu0.kern.callpal::rti                     394      1.79%     31.26% # number of callpals executed
system.cpu0.kern.callpal::callsys                  20      0.09%     31.35% # number of callpals executed
system.cpu0.kern.callpal::rdunique              15139     68.65%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 22053                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              423                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                383                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                383                      
system.cpu0.kern.mode_good::user                  383                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.905437                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.950372                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         419943500      0.13%      0.13% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        324773961000     99.87%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      29                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          1871876                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.997870                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          155602208                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1871876                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            83.126344                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   511.997870                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.999996                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          228                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        319298258                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       319298258                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    126352810                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      126352810                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     30362095                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      30362095                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        62377                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        62377                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        63087                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        63087                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    156714905                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       156714905                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    156714905                       # number of overall hits
system.cpu0.dcache.overall_hits::total      156714905                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       936475                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       936475                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       935293                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       935293                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          828                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          828                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          114                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          114                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      1871768                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1871768                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      1871768                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1871768                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    127289285                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    127289285                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     31297388                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     31297388                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        63205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        63205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        63201                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        63201                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    158586673                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    158586673                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    158586673                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    158586673                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007357                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007357                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.029884                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.029884                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.013100                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.013100                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.001804                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001804                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011803                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011803                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011803                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011803                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      1100717                       # number of writebacks
system.cpu0.dcache.writebacks::total          1100717                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           111834                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          572272150                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           111834                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          5117.157126                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          289                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          174                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1300846002                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1300846002                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    650255250                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      650255250                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    650255250                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       650255250                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    650255250                       # number of overall hits
system.cpu0.icache.overall_hits::total      650255250                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       111834                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       111834                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       111834                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        111834                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       111834                       # number of overall misses
system.cpu0.icache.overall_misses::total       111834                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    650367084                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    650367084                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    650367084                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    650367084                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    650367084                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    650367084                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000172                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000172                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000172                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000172                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000172                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000172                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks       111834                       # number of writebacks
system.cpu0.icache.writebacks::total           111834                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      10                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     22113                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1600     26.96%     26.96% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    333      5.61%     32.57% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     13      0.22%     32.79% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   3988     67.21%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                5934                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1600     45.20%     45.20% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     333      9.41%     54.60% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      13      0.37%     54.97% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1594     45.03%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 3540                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            324973938000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               16317000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2171000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              202372500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        325194798500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.399699                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.596562                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::17                        2     66.67%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   13      0.06%      0.06% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   27      0.13%      0.19% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 5206     24.29%     24.47% # number of callpals executed
system.cpu1.kern.callpal::rdps                    687      3.21%     27.68% # number of callpals executed
system.cpu1.kern.callpal::rti                     382      1.78%     29.46% # number of callpals executed
system.cpu1.kern.callpal::callsys                   4      0.02%     29.48% # number of callpals executed
system.cpu1.kern.callpal::rdunique              15116     70.52%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 21435                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              396                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                375                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 13                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                380                      
system.cpu1.kern.mode_good::user                  375                      
system.cpu1.kern.mode_good::idle                    5                      
system.cpu1.kern.mode_switch_good::kernel     0.959596                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.384615                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.969388                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         295283000      0.09%      0.09% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        324765561500     99.68%     99.77% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle           746883000      0.23%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      27                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          2263811                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          511.699618                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          151395924                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2263811                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            66.876574                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   511.699618                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.999413                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999413                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          354                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           67                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        319543100                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       319543100                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    125952768                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      125952768                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     30301968                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      30301968                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        58124                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        58124                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        61719                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        61719                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    156254736                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       156254736                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    156254736                       # number of overall hits
system.cpu1.dcache.overall_hits::total      156254736                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      1301653                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1301653                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       959298                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       959298                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         3681                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3681                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           84                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           84                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      2260951                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2260951                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      2260951                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2260951                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    127254421                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    127254421                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     31261266                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     31261266                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        61805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        61805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        61803                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        61803                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    158515687                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    158515687                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    158515687                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    158515687                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010229                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010229                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.030686                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.030686                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.059558                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.059558                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.001359                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001359                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.014263                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.014263                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.014263                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.014263                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      1398363                       # number of writebacks
system.cpu1.dcache.writebacks::total          1398363                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            98091                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          586916936                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            98091                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5983.392319                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          269                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          142                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1300344051                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1300344051                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    650024889                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      650024889                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    650024889                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       650024889                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    650024889                       # number of overall hits
system.cpu1.icache.overall_hits::total      650024889                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        98091                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        98091                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        98091                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         98091                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        98091                       # number of overall misses
system.cpu1.icache.overall_misses::total        98091                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    650122980                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    650122980                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    650122980                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    650122980                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    650122980                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    650122980                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000151                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000151                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000151                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000151                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000151                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000151                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks        98091                       # number of writebacks
system.cpu1.icache.writebacks::total            98091                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   3                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    24576                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                   11                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  11                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1119                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1119                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1442                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1490                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5768                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5795                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        24584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        24584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    30379                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                  385                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  385                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 3465                       # Number of tag accesses
system.iocache.tags.data_accesses                3465                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            1                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                1                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide          384                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          384                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 1                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            1                       # number of overall misses
system.iocache.overall_misses::total                1                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            1                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              1                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide          384                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          384                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               1                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              1                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             384                       # number of writebacks
system.iocache.writebacks::total                  384                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     12894                       # number of replacements
system.l2.tags.tagsinuse                  3629.614625                       # Cycle average of tags in use
system.l2.tags.total_refs                     2357068                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     12894                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    182.803474                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2186.492279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.002821                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   332.030173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   211.822754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   370.375266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   526.891333                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.533812                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.081062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.051715                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.090424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.128636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.886136                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3930                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          262                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1007                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2444                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.959473                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  64351111                       # Number of tag accesses
system.l2.tags.data_accesses                 64351111                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2499080                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2499080                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        82571                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            82571                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  9                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       930721                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       955765                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1886486                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       110667                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst        96557                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             207224                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data       935094                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      1303462                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2238556                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst       110667                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      1865815                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        96557                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      2259227                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4332266                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       110667                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      1865815                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        96557                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      2259227                       # number of overall hits
system.l2.overall_hits::total                 4332266                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 42                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               20                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         4041                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         3375                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7416                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         1167                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         1534                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2701                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data          691                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         1154                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1845                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         1167                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4732                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1534                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4529                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11962                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1167                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4732                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1534                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4529                       # number of overall misses
system.l2.overall_misses::total                 11962                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      2499080                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2499080                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        82571                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        82571                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               54                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       934762                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       959140                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1893902                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       111834                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst        98091                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         209925                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data       935785                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      1304616                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2240401                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       111834                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      1870547                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        98091                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      2263756                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4344228                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       111834                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      1870547                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        98091                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      2263756                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4344228                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.888889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.777778                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.562500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.846154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.689655                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.004323                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.003519                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.003916                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.010435                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.015639                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.012866                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.000738                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.000885                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000824                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.010435                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.002530                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.015639                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.002001                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.002754                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.010435                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.002530                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.015639                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.002001                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.002754                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7169                       # number of writebacks
system.l2.writebacks::total                      7169                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                  10                       # Transaction distribution
system.membus.trans_dist::ReadResp               4557                       # Transaction distribution
system.membus.trans_dist::WriteReq                735                       # Transaction distribution
system.membus.trans_dist::WriteResp               735                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         7553                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4726                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              611                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            189                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              67                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7482                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7411                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4547                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           384                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          384                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         1154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         1154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1490                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        36747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        38237                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  39391                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        24640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        24640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         5795                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1224064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1229859                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1254499                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             26238                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   26238    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               26238                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           127337105                       # DTB read hits
system.switch_cpus0.dtb.read_misses               171                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       127158558                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           31360900                       # DTB write hits
system.switch_cpus0.dtb.write_misses               84                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       31232655                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           158698005                       # DTB hits
system.switch_cpus0.dtb.data_misses               255                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       158391213                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          649630538                       # ITB hits
system.switch_cpus0.itb.fetch_misses              130                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      649630668                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               650388024                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          650366829                       # Number of instructions committed
system.switch_cpus0.committedOps            650366829                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    478570876                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses     209209304                       # Number of float alu accesses
system.switch_cpus0.num_func_calls           10982079                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     45552381                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           478570876                       # number of integer instructions
system.switch_cpus0.num_fp_insts            209209304                       # number of float instructions
system.switch_cpus0.num_int_register_reads    848419778                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    332071611                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads    255263221                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    178567075                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs            158714097                       # number of memory refs
system.switch_cpus0.num_load_insts          127352667                       # Number of load instructions
system.switch_cpus0.num_store_insts          31361430                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      20809.098128                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      650367214.901872                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.999968                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.000032                       # Percentage of idle cycles
system.switch_cpus0.Branches                 63382057                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     45894549      7.06%      7.06% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        318529112     48.98%     56.03% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         1268445      0.20%     56.23% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     56.23% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       67377607     10.36%     66.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp        8398344      1.29%     67.88% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        6879655      1.06%     68.94% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      42163984      6.48%     75.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        1020498      0.16%     75.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt          2520      0.00%     75.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     75.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     75.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     75.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     75.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     75.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     75.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     75.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     75.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       127420578     19.59%     95.17% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       31362169      4.82%     99.99% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         49623      0.01%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         650367084                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           127300899                       # DTB read hits
system.switch_cpus1.dtb.read_misses               154                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       127174559                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           31323383                       # DTB write hits
system.switch_cpus1.dtb.write_misses               70                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       31228778                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           158624282                       # DTB hits
system.switch_cpus1.dtb.data_misses               224                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       158403337                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          649607995                       # ITB hits
system.switch_cpus1.itb.fetch_misses              108                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      649608103                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               650389607                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          650122756                       # Number of instructions committed
system.switch_cpus1.committedOps            650122756                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    478367115                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses     209169610                       # Number of float alu accesses
system.switch_cpus1.num_func_calls           10970409                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     45549504                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           478367115                       # number of integer instructions
system.switch_cpus1.num_fp_insts            209169610                       # number of float instructions
system.switch_cpus1.num_int_register_reads    848073084                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    331925396                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads    255235869                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    178539708                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs            158640277                       # number of memory refs
system.switch_cpus1.num_load_insts          127316384                       # Number of load instructions
system.switch_cpus1.num_store_insts          31323893                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      264942.648479                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      650124664.351521                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.999593                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.000407                       # Percentage of idle cycles
system.switch_cpus1.Branches                 63368750                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     45871757      7.06%      7.06% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        318416535     48.98%     56.03% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         1263035      0.19%     56.23% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     56.23% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       67365386     10.36%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp        8398344      1.29%     67.88% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        6871204      1.06%     68.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      42163984      6.49%     75.42% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        1018620      0.16%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt          2520      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     75.58% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       127380927     19.59%     95.17% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       31323964      4.82%     99.99% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         46704      0.01%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         650122980                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      8692963                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4346774                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       885966                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1121                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          733                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          388                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                 10                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2452572                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               735                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              735                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2499080                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        82571                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          879523                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             618                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           198                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            816                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1893973                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1893973                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        209925                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2242637                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       273555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5263318                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       228866                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6391627                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12157366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     10350144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    190263191                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8369600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    234426764                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              443409699                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           13664                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          8707372                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.203711                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.402868                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6933975     79.63%     79.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1773005     20.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    392      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8707372                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001304                       # Number of seconds simulated
sim_ticks                                  1304388000                       # Number of ticks simulated
final_tick                               2587338233000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              811386165                       # Simulator instruction rate (inst/s)
host_op_rate                                811375709                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              749792706                       # Simulator tick rate (ticks/s)
host_mem_usage                                 734432                       # Number of bytes of host memory used
host_seconds                                     1.74                       # Real time elapsed on the host
sim_insts                                  1411504113                       # Number of instructions simulated
sim_ops                                    1411504113                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       190592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       304064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       136768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       677568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1308992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       190592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       136768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        327360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       516480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          516480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         4751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         2137                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        10587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               20453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8070                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8070                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    146116033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    233108554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst    104852237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    519452801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1003529625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    146116033                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    104852237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        250968270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       395955805                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            395955805                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       395955805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    146116033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    233108554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    104852237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    519452801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1399485429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     10563                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    4075     42.28%     42.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                   1154     11.97%     54.26% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.01%     54.27% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.01%     54.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   4406     45.72%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                9637                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     4075     43.79%     43.79% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                    1154     12.40%     56.20% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.01%     56.21% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.01%     56.22% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    4074     43.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 9305                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               460086000     41.95%     41.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               86550000      7.89%     49.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.00%     49.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 173500      0.02%     49.87% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              549787000     50.13%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1096645500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.924648                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.965549                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      4.00%      4.00% # number of syscalls executed
system.cpu0.kern.syscall::3                         1      4.00%      8.00% # number of syscalls executed
system.cpu0.kern.syscall::4                        20     80.00%     88.00% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      4.00%     92.00% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      4.00%     96.00% # number of syscalls executed
system.cpu0.kern.syscall::71                        1      4.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    25                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   21      0.24%      0.25% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.02%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 7271     82.25%     82.52% # number of callpals executed
system.cpu0.kern.callpal::rdps                     42      0.48%     83.00% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.01%     83.01% # number of callpals executed
system.cpu0.kern.callpal::rti                    1210     13.69%     96.70% # number of callpals executed
system.cpu0.kern.callpal::callsys                  34      0.38%     97.08% # number of callpals executed
system.cpu0.kern.callpal::imb                       5      0.06%     97.14% # number of callpals executed
system.cpu0.kern.callpal::rdunique                253      2.86%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  8840                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             1232                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 54                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 55                      
system.cpu0.kern.mode_good::user                   54                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.044643                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.084759                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         931203500     90.40%     90.40% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            98934000      9.60%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      21                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             7993                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          494.037069                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1926578                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             8345                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           230.866147                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   494.037069                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.964916                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.964916                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          352                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1277589                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1277589                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       384976                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         384976                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       223419                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        223419                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9551                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9551                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         8696                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         8696                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       608395                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          608395                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       608395                       # number of overall hits
system.cpu0.dcache.overall_hits::total         608395                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         5183                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         5183                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2681                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2681                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          269                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          269                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            9                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         7864                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          7864                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         7864                       # number of overall misses
system.cpu0.dcache.overall_misses::total         7864                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       390159                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       390159                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       226100                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       226100                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         8705                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         8705                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       616259                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       616259                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       616259                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       616259                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013284                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.011858                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.011858                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.027393                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.027393                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.001034                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001034                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012761                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012761                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012761                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012761                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4272                       # number of writebacks
system.cpu0.dcache.writebacks::total             4272                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            10278                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.975646                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           80152772                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            10790                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          7428.431140                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.975646                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999952                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999952                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4134411                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4134411                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      2051781                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2051781                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      2051781                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2051781                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      2051781                       # number of overall hits
system.cpu0.icache.overall_hits::total        2051781                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        10283                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        10283                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        10283                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         10283                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        10283                       # number of overall misses
system.cpu0.icache.overall_misses::total        10283                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      2062064                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2062064                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      2062064                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2062064                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      2062064                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2062064                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.004987                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004987                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.004987                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004987                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.004987                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004987                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        10278                       # number of writebacks
system.cpu0.icache.writebacks::total            10278                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1985                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     345     49.50%     49.50% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.14%     49.64% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.14%     49.78% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    350     50.22%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 697                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      343     49.93%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.15%     50.07% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.15%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     342     49.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  687                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1382598000     98.77%     98.77% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.00%     98.78% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 112000      0.01%     98.79% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               16988000      1.21%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1399747000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.994203                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.977143                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.985653                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::3                         1      6.67%      6.67% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     13.33%     20.00% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      6.67%     26.67% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      6.67%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     20.00%     53.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      6.67%     60.00% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      6.67%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     26.67%     93.33% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      6.67%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    15                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.12%      0.12% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  107     12.72%     12.84% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.59%     13.44% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  527     62.66%     76.10% # number of callpals executed
system.cpu1.kern.callpal::rdps                      4      0.48%     76.58% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.12%     76.69% # number of callpals executed
system.cpu1.kern.callpal::rti                     168     19.98%     96.67% # number of callpals executed
system.cpu1.kern.callpal::callsys                  24      2.85%     99.52% # number of callpals executed
system.cpu1.kern.callpal::imb                       4      0.48%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   841                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              272                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                164                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                164                      
system.cpu1.kern.mode_good::user                  164                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel     0.602941                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.748858                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         209486500     14.77%     14.77% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            83688000      5.90%     20.66% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1125545500     79.34%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     107                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            14278                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          482.786028                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5179598                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            14790                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           350.209466                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   482.786028                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.942941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.942941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          448                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           434260                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          434260                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        98756                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          98756                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        93299                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         93299                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1608                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1608                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1726                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1726                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       192055                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          192055                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       192055                       # number of overall hits
system.cpu1.dcache.overall_hits::total         192055                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6913                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6913                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         7452                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         7452                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          133                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          133                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            9                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14365                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14365                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14365                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14365                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       105669                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       105669                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       100751                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       100751                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1735                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1735                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       206420                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       206420                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       206420                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       206420                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.065421                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.065421                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.073965                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.073965                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.076393                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.076393                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.005187                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.005187                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.069591                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.069591                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.069591                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.069591                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9070                       # number of writebacks
system.cpu1.dcache.writebacks::total             9070                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             5446                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.962885                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           63740663                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5957                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         10700.128085                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.962885                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999928                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999928                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          322                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1182819                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1182819                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       583239                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         583239                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       583239                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          583239                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       583239                       # number of overall hits
system.cpu1.icache.overall_hits::total         583239                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         5447                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5447                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         5447                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5447                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         5447                       # number of overall misses
system.cpu1.icache.overall_misses::total         5447                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       588686                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       588686                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       588686                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       588686                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       588686                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       588686                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009253                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009253                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009253                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009253                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009253                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009253                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         5446                       # number of writebacks
system.cpu1.icache.writebacks::total             5446                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 6924                       # Transaction distribution
system.iobus.trans_dist::ReadResp                6924                       # Transaction distribution
system.iobus.trans_dist::WriteReq                4702                       # Transaction distribution
system.iobus.trans_dist::WriteResp               4702                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2320                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         9232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        11700                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        23252                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   23252                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         9280                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio        12694                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         5850                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        27824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    27824                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     21155                       # number of replacements
system.l2.tags.tagsinuse                  4029.552530                       # Cycle average of tags in use
system.l2.tags.total_refs                     3626496                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     25196                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    143.931418                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1629.398153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.000236                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   754.311988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   433.444389                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   578.564764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   632.833000                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.397802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.184158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.105821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.141251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.154500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983777                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4041                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          976                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2955                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.986572                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    613757                       # Number of tag accesses
system.l2.tags.data_accesses                   613757                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        13342                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13342                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        13270                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            13270                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           82                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   88                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          547                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          749                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1296                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         7305                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         3309                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              10614                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         2657                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         3075                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5732                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         7305                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3204                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         3309                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3824                       # number of demand (read+write) hits
system.l2.demand_hits::total                    17642                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         7305                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3204                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         3309                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3824                       # number of overall hits
system.l2.overall_hits::total                   17642                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 10                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         2014                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         6670                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8684                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         2978                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         2137                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5115                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         2737                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         3921                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6658                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         2978                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4751                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         2137                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        10591                       # number of demand (read+write) misses
system.l2.demand_misses::total                  20457                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2978                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4751                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         2137                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        10591                       # number of overall misses
system.l2.overall_misses::total                 20457                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        13342                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13342                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        13270                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        13270                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           85                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               98                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         7419                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9980                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst        10283                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         5446                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          15729                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         5394                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         6996                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12390                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        10283                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7955                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         5446                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        14415                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                38099                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        10283                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7955                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         5446                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        14415                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               38099                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.035294                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.538462                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.102041                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.786412                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.899043                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.870140                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.289604                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.392398                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.325195                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.507416                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.560463                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.537369                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.289604                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.597234                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.392398                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.734721                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.536943                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.289604                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.597234                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.392398                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.734721                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.536943                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8070                       # number of writebacks
system.l2.writebacks::total                      8070                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                6924                       # Transaction distribution
system.membus.trans_dist::ReadResp              18697                       # Transaction distribution
system.membus.trans_dist::WriteReq               4702                       # Transaction distribution
system.membus.trans_dist::WriteResp              4702                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8070                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10536                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               58                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             18                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              14                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8691                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8680                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11773                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        23252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        59613                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        82865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  82865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        27824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1825472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1853296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1853296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             50772                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   50772    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               50772                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              404139                       # DTB read hits
system.switch_cpus0.dtb.read_misses               263                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           41999                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             240648                       # DTB write hits
system.switch_cpus0.dtb.write_misses               28                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          24124                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              644787                       # DTB hits
system.switch_cpus0.dtb.data_misses               291                       # DTB misses
system.switch_cpus0.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           66123                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             380048                       # ITB hits
system.switch_cpus0.itb.fetch_misses              264                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         380312                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 2193007                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            2061761                       # Number of instructions committed
system.switch_cpus0.committedOps              2061761                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      1981448                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          1211                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             157792                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       166526                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             1981448                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 1211                       # number of float instructions
system.switch_cpus0.num_int_register_reads      2557289                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      1512840                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          857                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          611                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               647920                       # number of memory refs
system.switch_cpus0.num_load_insts             407166                       # Number of load instructions
system.switch_cpus0.num_store_insts            240754                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      459359.671206                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      1733647.328794                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.790534                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.209466                       # Percentage of idle cycles
system.switch_cpus0.Branches                   349587                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        15976      0.77%      0.77% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          1312616     63.66%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            2146      0.10%     64.53% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.53% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd            208      0.01%     64.54% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp             33      0.00%     64.55% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt             66      0.00%     64.55% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             1      0.00%     64.55% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv             15      0.00%     64.55% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.55% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.55% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          435652     21.13%     85.68% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         241085     11.69%     97.37% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         54266      2.63%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           2062064                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              106418                       # DTB read hits
system.switch_cpus1.dtb.read_misses               695                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           35870                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             102333                       # DTB write hits
system.switch_cpus1.dtb.write_misses              144                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  14                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          16391                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              208751                       # DTB hits
system.switch_cpus1.dtb.data_misses               839                       # DTB misses
system.switch_cpus1.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           52261                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             184641                       # ITB hits
system.switch_cpus1.itb.fetch_misses              277                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         184918                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 2799888                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             587821                       # Number of instructions committed
system.switch_cpus1.committedOps               587821                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       565670                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          3713                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              11138                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        62698                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              565670                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 3713                       # number of float instructions
system.switch_cpus1.num_int_register_reads       799700                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       395213                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         2421                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         2405                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               210932                       # number of memory refs
system.switch_cpus1.num_load_insts             108117                       # Number of load instructions
system.switch_cpus1.num_store_insts            102815                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      2167781.279951                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      632106.720049                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.225761                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.774239                       # Percentage of idle cycles
system.switch_cpus1.Branches                    77691                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        12547      2.13%      2.13% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           344574     58.53%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             593      0.10%     60.76% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           1190      0.20%     60.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            230      0.04%     61.01% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.01% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          111370     18.92%     79.92% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         102884     17.48%     97.40% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         15298      2.60%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            588686                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        76374                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        38042                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         3570                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2789                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2517                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          272                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               6924                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             35152                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              4702                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             4702                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13342                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        13270                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7988                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             142                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            18                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            160                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9991                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9991                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         15730                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12498                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        29404                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        46994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15326                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        42886                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                134610                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1223744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       814552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       632256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1506456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4177008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           21155                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           109155                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.092465                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.298468                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  99344     91.01%     91.01% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9529      8.73%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    282      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             109155                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
