$date
	Fri Aug 22 17:15:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module half_adder_basic_tb $end
$var wire 1 ! s $end
$var wire 1 " c $end
$var reg 1 # A $end
$var reg 1 $ B $end
$scope module uut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 " C $end
$var wire 1 ! S $end
$var wire 1 % wa1 $end
$var wire 1 & wa2 $end
$var wire 1 ' wn1 $end
$var wire 1 ( wn2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
1'
0&
0%
0$
0#
0"
0!
$end
#20
1!
1%
0(
1$
#40
0'
1&
0%
1(
1#
0$
#60
0!
0&
0(
1"
1$
#80
