$date
	Mon Jun 15 16:01:11 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 128 ! str [127:0] $end
$var reg 128 " key [127:0] $end
$var reg 128 # word [127:0] $end
$scope module add $end
$var wire 128 $ key [127:0] $end
$var wire 128 % str [127:0] $end
$var wire 128 & word [127:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 &
b100000001001100010010000101010001010000010111000101100001100100011000000110110001101000011101000111000001111100011110 %
b100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001 $
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 #
b100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001 "
b100000001001100010010000101010001010000010111000101100001100100011000000110110001101000011101000111000001111100011110 !
$end
#100
