--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf pines.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
N<0>        |    3.451(R)|      SLOW  |   -0.678(R)|      FAST  |Clk_BUFGP         |   0.000|
N<1>        |    3.660(R)|      SLOW  |   -0.307(R)|      FAST  |Clk_BUFGP         |   0.000|
N<2>        |    4.045(R)|      SLOW  |   -0.521(R)|      FAST  |Clk_BUFGP         |   0.000|
N<3>        |    2.624(R)|      SLOW  |   -0.386(R)|      FAST  |Clk_BUFGP         |   0.000|
N<4>        |    2.116(R)|      SLOW  |   -0.329(R)|      FAST  |Clk_BUFGP         |   0.000|
N<5>        |    2.908(R)|      SLOW  |   -0.283(R)|      SLOW  |Clk_BUFGP         |   0.000|
N<6>        |    2.392(R)|      SLOW  |   -0.430(R)|      FAST  |Clk_BUFGP         |   0.000|
N<7>        |    2.440(R)|      SLOW  |   -0.729(R)|      FAST  |Clk_BUFGP         |   0.000|
Start       |    3.315(R)|      SLOW  |   -1.313(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Displays<0> |        10.171(R)|      SLOW  |         4.166(R)|      FAST  |Clk_BUFGP         |   0.000|
Displays<1> |        11.785(R)|      SLOW  |         5.094(R)|      FAST  |Clk_BUFGP         |   0.000|
Displays<2> |        11.014(R)|      SLOW  |         4.630(R)|      FAST  |Clk_BUFGP         |   0.000|
Salida      |         9.458(R)|      SLOW  |         3.998(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    3.711|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jun 12 20:38:50 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 212 MB



