# Loading project rv32i_opt
vsim work.rv32i_tb -t ns
# vsim work.rv32i_tb -t ns 
# Start time: 18:53:01 on Feb 04,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.rv32i_tb(arch)
# Loading work.rv32i(str)
# ** Fatal: (vsim-3817) Port "MemWrite_decode" of entity "rv32i" is not in the component being instantiated.
#    Time: 0 ns  Iteration: 0  Instance: /rv32i_tb/processor File: /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd Line: 43
# FATAL ERROR while loading design
# Error loading design
# End time: 18:53:01 on Feb 04,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
