# MIPS
Pipelined MIPS processor implementation using verilog
## Description

This processor supports the following instructions:
add, addi, sub, slt, slti, and, or, lw, sw, j, jr, beq

Forwarding and hazard units guarantee the best performance

### Dependencies

* modelsim altera
