Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/user/Projects/ip/sdram_micron/test/sdram_design.qsys --block-symbol-file --output-directory=/home/user/Projects/ip/sdram_micron/test/sdram_design --family="MAX 10" --part=10M50SAE144C8G
Progress: Loading test/sdram_design.qsys
Progress: Reading input file
Progress: Adding MT48LC4M16A2_0 [MT48LC4M16A2 1.0]
Progress: Parameterizing module MT48LC4M16A2_0
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 18.0]
Progress: Parameterizing module mm_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/user/Projects/ip/sdram_micron/test/sdram_design.qsys --synthesis=VERILOG --output-directory=/home/user/Projects/ip/sdram_micron/test/sdram_design/synthesis --family="MAX 10" --part=10M50SAE144C8G
Progress: Loading test/sdram_design.qsys
Progress: Reading input file
Progress: Adding MT48LC4M16A2_0 [MT48LC4M16A2 1.0]
Progress: Parameterizing module MT48LC4M16A2_0
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 18.0]
Progress: Parameterizing module mm_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sdram_design: Generating sdram_design "sdram_design" for QUARTUS_SYNTH
Info: Interconnect is inserted between master mm_bridge_0.m0 and slave MT48LC4M16A2_0.avalon_slave because the master has address signal 24 bit wide, but the slave is 23 bit wide.
Info: Interconnect is inserted between master mm_bridge_0.m0 and slave MT48LC4M16A2_0.avalon_slave because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Info: MT48LC4M16A2_0: "sdram_design" instantiated MT48LC4M16A2 "MT48LC4M16A2_0"
Info: mm_bridge_0: "sdram_design" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: mm_interconnect_0: "sdram_design" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "sdram_design" instantiated altera_reset_controller "rst_controller"
Info: mm_bridge_0_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "mm_bridge_0_m0_translator"
Info: MT48LC4M16A2_0_avalon_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "MT48LC4M16A2_0_avalon_slave_translator"
Info: sdram_design: Done "sdram_design" with 7 modules, 9 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
