$date
	Thu Nov 03 23:11:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module axistream $end
$var wire 1 ! axi_clk $end
$var wire 1 " m_axis_tready $end
$var wire 32 # s_axis_tdata [31:0] $end
$var wire 1 $ s_axis_tlast $end
$var wire 1 % s_axis_tvalid $end
$var reg 32 & m_axis_tdata [31:0] $end
$var reg 1 ' m_axis_tlast $end
$var reg 1 ( m_axis_tvalid $end
$var reg 1 ) s_axis_tready $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
1(
1'
bx &
1%
0$
b1110110 #
1"
1!
$end
#4
0!
#8
b1100001 #
0(
0'
b0 &
1!
1"
0)
1%
#12
0!
#16
b1101100 #
1(
1'
b1100001 &
1!
1$
1)
#20
0!
#24
0$
b1110110 #
0(
0'
b0 &
1!
1"
0)
1%
#28
0!
#32
b1100001 #
1(
b1110110 &
1!
1)
#36
0!
#40
1$
b1101100 #
0(
b0 &
1!
1"
0)
1%
#44
0!
#48
0$
b1110110 #
1(
1'
b1101100 &
1!
1)
#52
0!
#56
b1100001 #
0(
0'
b0 &
1!
1"
0)
1%
#60
0!
#64
b1101100 #
1(
1'
b1100001 &
1!
1$
1)
#68
0!
#72
0$
b1110110 #
0(
0'
b0 &
1!
1"
0)
1%
#76
0!
#80
b1100001 #
1(
1'
b1110110 &
1!
0$
1)
#84
0!
#88
1$
b1101100 #
0(
0'
b0 &
1!
1"
0)
1%
#92
0!
#96
0$
b1110110 #
1(
1'
b1101100 &
1!
1)
#100
0!
#104
b1100001 #
0(
0'
b0 &
1!
1"
0)
1%
#108
0!
#112
b1101100 #
1(
1'
b1100001 &
1!
1$
1)
#116
0!
#120
0$
b1110110 #
0(
0'
b0 &
1!
1"
0)
1%
#124
0!
#128
b1100001 #
1(
b1110110 &
1!
1)
#132
0!
#136
1$
b1101100 #
0(
b0 &
1!
1"
0)
1%
#140
0!
#144
b1110110 #
1(
b1101100 &
1!
0$
1)
#148
0!
#152
b1100001 #
0(
b0 &
1!
1"
0)
1%
#156
0!
#161
