#! /usr/bin/perl

# generate the verilog files for the input .blif circuit files by calling ABC





# generate the test bench for vcs simulation



