#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Thu Dec 11 13:28:22 2025
# Process ID         : 13608
# Current directory  : C:/Users/Seongjun An/pokemon/pokemon.runs/impl_1
# Command line       : vivado.exe -log pokemon.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source pokemon.tcl -notrace
# Log file           : C:/Users/Seongjun An/pokemon/pokemon.runs/impl_1/pokemon.vdi
# Journal file       : C:/Users/Seongjun An/pokemon/pokemon.runs/impl_1\vivado.jou
# Running On         : DESKTOP-LU3UU9U
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-11850H @ 2.50GHz
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 34069 MB
# Swap memory        : 2147 MB
# Total Virtual      : 36216 MB
# Available Virtual  : 20555 MB
#-----------------------------------------------------------
source pokemon.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 495.773 ; gain = 213.891
Command: link_design -top pokemon -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 721.672 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4866 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Seongjun An/pokemon/pokemon.srcs/constrs_1/new/pokemon.xdc]
Finished Parsing XDC File [C:/Users/Seongjun An/pokemon/pokemon.srcs/constrs_1/new/pokemon.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 892.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 895.066 ; gain = 399.293
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.984 . Memory (MB): peak = 922.305 ; gain = 27.238

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 203640715

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1477.680 ; gain = 555.375

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 203640715

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1910.816 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 203640715

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1910.816 ; gain = 0.000
Phase 1 Initialization | Checksum: 203640715

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1910.816 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 203640715

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.519 . Memory (MB): peak = 1910.816 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 203640715

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.547 . Memory (MB): peak = 1910.816 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 203640715

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.549 . Memory (MB): peak = 1910.816 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 92 inverters resulting in an inversion of 4506 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2d92e804e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1910.816 ; gain = 0.000
Retarget | Checksum: 2d92e804e
INFO: [Opt 31-389] Phase Retarget created 327 cells and removed 710 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 25a977e33

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1910.816 ; gain = 0.000
Constant propagation | Checksum: 25a977e33
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 13 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1910.816 ; gain = 0.000
Phase 5 Sweep | Checksum: 247721d53

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1910.816 ; gain = 0.000
Sweep | Checksum: 247721d53
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 247721d53

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1910.816 ; gain = 0.000
BUFG optimization | Checksum: 247721d53
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 247721d53

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1910.816 ; gain = 0.000
Shift Register Optimization | Checksum: 247721d53
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 247721d53

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1910.816 ; gain = 0.000
Post Processing Netlist | Checksum: 247721d53
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 33408b350

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1910.816 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1910.816 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 33408b350

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1910.816 ; gain = 0.000
Phase 9 Finalization | Checksum: 33408b350

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1910.816 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             327  |             710  |                                              1  |
|  Constant propagation         |               4  |              13  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 33408b350

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1910.816 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 33408b350

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1910.816 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 33408b350

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1910.816 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1910.816 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 33408b350

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1910.816 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1910.816 ; gain = 1015.750
INFO: [Vivado 12-24828] Executing command : report_drc -file pokemon_drc_opted.rpt -pb pokemon_drc_opted.pb -rpx pokemon_drc_opted.rpx
Command: report_drc -file pokemon_drc_opted.rpt -pb pokemon_drc_opted.pb -rpx pokemon_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Seongjun An/pokemon/pokemon.runs/impl_1/pokemon_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1910.816 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1910.816 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1910.816 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1910.816 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1910.816 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1910.816 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1910.816 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Seongjun An/pokemon/pokemon.runs/impl_1/pokemon_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1910.816 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 27447c04b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1910.816 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1910.816 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 224c92b00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1910.816 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 301d9eac8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1977.117 ; gain = 66.301

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 301d9eac8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1977.117 ; gain = 66.301
Phase 1 Placer Initialization | Checksum: 301d9eac8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1977.117 ; gain = 66.301

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2a7496408

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1977.117 ; gain = 66.301

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 29a7a7166

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1977.117 ; gain = 66.301

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2a1f46919

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1977.117 ; gain = 66.301

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2d5aa5872

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 1977.117 ; gain = 66.301

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 252a8a82b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 1977.117 ; gain = 66.301

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 366 LUTNM shape to break, 249 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 45, two critical 321, total 366, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 455 nets or LUTs. Breaked 366 LUTs, combined 89 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1977.117 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          366  |             89  |                   455  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          366  |             89  |                   455  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 178ed8c1b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1977.117 ; gain = 66.301
Phase 2.5 Global Place Phase2 | Checksum: 1de1968aa

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 1977.117 ; gain = 66.301
Phase 2 Global Placement | Checksum: 1de1968aa

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 1977.117 ; gain = 66.301

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2664db655

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 1977.117 ; gain = 66.301

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b1c82bdb

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 1977.117 ; gain = 66.301

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15b2c9e82

Time (s): cpu = 00:00:51 ; elapsed = 00:00:34 . Memory (MB): peak = 1977.117 ; gain = 66.301

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12573703e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 1977.117 ; gain = 66.301

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 17a04b1b8

Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 1977.117 ; gain = 66.301

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 26fbd212e

Time (s): cpu = 00:01:03 ; elapsed = 00:00:44 . Memory (MB): peak = 1977.117 ; gain = 66.301

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1edb79aff

Time (s): cpu = 00:01:04 ; elapsed = 00:00:45 . Memory (MB): peak = 1977.117 ; gain = 66.301

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1d37b5eaf

Time (s): cpu = 00:01:04 ; elapsed = 00:00:45 . Memory (MB): peak = 1977.117 ; gain = 66.301

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 18b72c5d2

Time (s): cpu = 00:01:13 ; elapsed = 00:00:51 . Memory (MB): peak = 1977.117 ; gain = 66.301
Phase 3 Detail Placement | Checksum: 18b72c5d2

Time (s): cpu = 00:01:13 ; elapsed = 00:00:51 . Memory (MB): peak = 1977.117 ; gain = 66.301

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b103666a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.579 | TNS=-240.717 |
Phase 1 Physical Synthesis Initialization | Checksum: 15a929312

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 2041.434 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 21d79e9d9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.487 . Memory (MB): peak = 2041.434 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b103666a

Time (s): cpu = 00:01:19 ; elapsed = 00:00:55 . Memory (MB): peak = 2041.434 ; gain = 130.617

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-21.226. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1fb042e63

Time (s): cpu = 00:01:35 ; elapsed = 00:01:08 . Memory (MB): peak = 2041.434 ; gain = 130.617

Time (s): cpu = 00:01:35 ; elapsed = 00:01:08 . Memory (MB): peak = 2041.434 ; gain = 130.617
Phase 4.1 Post Commit Optimization | Checksum: 1fb042e63

Time (s): cpu = 00:01:36 ; elapsed = 00:01:08 . Memory (MB): peak = 2041.434 ; gain = 130.617

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fb042e63

Time (s): cpu = 00:01:36 ; elapsed = 00:01:08 . Memory (MB): peak = 2041.434 ; gain = 130.617

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1fb042e63

Time (s): cpu = 00:01:36 ; elapsed = 00:01:08 . Memory (MB): peak = 2041.434 ; gain = 130.617
Phase 4.3 Placer Reporting | Checksum: 1fb042e63

Time (s): cpu = 00:01:36 ; elapsed = 00:01:08 . Memory (MB): peak = 2041.434 ; gain = 130.617

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2041.434 ; gain = 0.000

Time (s): cpu = 00:01:36 ; elapsed = 00:01:09 . Memory (MB): peak = 2041.434 ; gain = 130.617
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c86f6f88

Time (s): cpu = 00:01:36 ; elapsed = 00:01:09 . Memory (MB): peak = 2041.434 ; gain = 130.617
Ending Placer Task | Checksum: 1398a20a4

Time (s): cpu = 00:01:36 ; elapsed = 00:01:09 . Memory (MB): peak = 2041.434 ; gain = 130.617
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:10 . Memory (MB): peak = 2041.434 ; gain = 130.617
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file pokemon_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2041.434 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file pokemon_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2041.434 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file pokemon_utilization_placed.rpt -pb pokemon_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 2041.434 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2041.434 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2041.434 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2041.434 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2041.434 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2041.434 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2041.434 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Seongjun An/pokemon/pokemon.runs/impl_1/pokemon_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2052.586 ; gain = 11.152
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 4.00s |  WALL: 2.21s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2052.586 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.226 | TNS=-222.244 |
Phase 1 Physical Synthesis Initialization | Checksum: 19d9c861d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2062.402 ; gain = 9.816
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.226 | TNS=-222.244 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 19d9c861d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2062.402 ; gain = 9.816

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.226 | TNS=-222.244 |
INFO: [Physopt 32-702] Processed net u_vga/VGA_red_OBUF[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk/U0/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/scene_base_r[2]. Critical path length was reduced through logic transformation on cell u_vga/red_out[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_vga/red_out[3]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.135 | TNS=-221.714 |
INFO: [Physopt 32-702] Processed net u_vga/VGA_green_OBUF[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/scene_base_g[3]. Critical path length was reduced through logic transformation on cell u_vga/green_out[3]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_vga/green_out[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.106 | TNS=-221.273 |
INFO: [Physopt 32-702] Processed net u_vga/VGA_green_OBUF[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/scene_base_g[1]. Critical path length was reduced through logic transformation on cell u_vga/green_out[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_vga/green_out[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.096 | TNS=-220.878 |
INFO: [Physopt 32-702] Processed net u_vga/VGA_red_OBUF[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/scene_base_r[3]. Critical path length was reduced through logic transformation on cell u_vga/red_out[3]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_vga/red_out[3]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.092 | TNS=-220.471 |
INFO: [Physopt 32-702] Processed net u_vga/VGA_red_OBUF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/scene_base_r[0]. Critical path length was reduced through logic transformation on cell u_vga/red_out[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_vga/red_out[3]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.082 | TNS=-220.074 |
INFO: [Physopt 32-702] Processed net u_vga/VGA_red_OBUF[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/scene_base_r[1]. Critical path length was reduced through logic transformation on cell u_vga/red_out[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_vga/red_out[3]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.078 | TNS=-219.682 |
INFO: [Physopt 32-702] Processed net u_vga/VGA_green_OBUF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/scene_base_g[0]. Critical path length was reduced through logic transformation on cell u_vga/green_out[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_vga/green_out[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.034 | TNS=-219.290 |
INFO: [Physopt 32-702] Processed net u_vga/VGA_green_OBUF[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/scene_base_g[2]. Critical path length was reduced through logic transformation on cell u_vga/green_out[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_vga/green_out[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.700 | TNS=-218.921 |
INFO: [Physopt 32-702] Processed net u_vga/red_out[3]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/red_out[3]_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/red_out[3]_i_177_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/red_out[3]_i_443_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/red_out[3]_i_443_n_0. Critical path length was reduced through logic transformation on cell u_vga/red_out[3]_i_443_comp.
INFO: [Physopt 32-735] Processed net u_vga/red_out[3]_i_171_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.692 | TNS=-218.857 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net u_vga/red_out[3]_i_53_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.680 | TNS=-218.761 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net u_vga/red_out[3]_i_53_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.650 | TNS=-218.521 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net u_vga/red_out[3]_i_53_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.591 | TNS=-218.049 |
INFO: [Physopt 32-702] Processed net u_vga/red_out[3]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net u_vga/red_out[3]_i_170_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.586 | TNS=-218.009 |
INFO: [Physopt 32-702] Processed net u_vga/red_out[3]_i_168_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/red_out[3]_i_168_n_0. Critical path length was reduced through logic transformation on cell u_vga/red_out[3]_i_168_comp.
INFO: [Physopt 32-735] Processed net u_vga/red_out[3]_i_424_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.584 | TNS=-217.993 |
INFO: [Physopt 32-702] Processed net u_vga/red_out[3]_i_425_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_12_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_66_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_152_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_272_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_411_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_552_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_672_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.581 | TNS=-217.969 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_559_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.578 | TNS=-217.945 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_418_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.550 | TNS=-217.721 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_33_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_175_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_297_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_432_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_568_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_674_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_802_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_6_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_vga/g0_b0__0_i_54_n_0.  Re-placed instance u_vga/g0_b0__0_i_54
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_54_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.534 | TNS=-217.593 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_179_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_85_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_176_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_298_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_433_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/g0_b0__0_i_50_n_0. Critical path length was reduced through logic transformation on cell u_vga/g0_b0__0_i_50_comp.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_46_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.533 | TNS=-217.585 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_65_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_107_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_246_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.454 | TNS=-216.953 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_vga/g0_b0__0_i_99_n_0.  Re-placed instance u_vga/g0_b0__0_i_99
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_99_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.453 | TNS=-216.945 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_441_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_582_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/g0_b0__0_i_123_n_0. Critical path length was reduced through logic transformation on cell u_vga/g0_b0__0_i_123_comp.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_119_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.444 | TNS=-216.873 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_214_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_vga/g0_b0__0_i_210_n_0.  Re-placed instance u_vga/g0_b0__0_i_210
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_210_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.442 | TNS=-216.857 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_229_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_344_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/g0_b0__0_i_344_n_0. Critical path length was reduced through logic transformation on cell u_vga/g0_b0__0_i_344_comp.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_340_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.414 | TNS=-216.633 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_248_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/g0_b0__0_i_248_n_0. Critical path length was reduced through logic transformation on cell u_vga/g0_b0__0_i_248_comp.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_244_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.394 | TNS=-216.473 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_150_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/g0_b0__0_i_150_n_0. Critical path length was reduced through logic transformation on cell u_vga/g0_b0__0_i_150_comp.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_146_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.384 | TNS=-216.393 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_149_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/g0_b0__0_i_149_n_0. Critical path length was reduced through logic transformation on cell u_vga/g0_b0__0_i_149_comp.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_145_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.377 | TNS=-216.337 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_343_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/g0_b0__0_i_343_n_0. Critical path length was reduced through logic transformation on cell u_vga/g0_b0__0_i_343_comp.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_339_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.376 | TNS=-216.329 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_328_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_469_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.369 | TNS=-216.273 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_339_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.361 | TNS=-216.209 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_246_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_354_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_507_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_645_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/g0_b0__0_i_645_n_0. Critical path length was reduced through logic transformation on cell u_vga/g0_b0__0_i_645_comp.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_133_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.360 | TNS=-216.201 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_148_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_vga/g0_b0__0_i_144_n_0.  Re-placed instance u_vga/g0_b0__0_i_144
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_144_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.359 | TNS=-216.193 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_353_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_506_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_602_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_704_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_804_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_884_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/g0_b0__0_i_884_n_0. Critical path length was reduced through logic transformation on cell u_vga/g0_b0__0_i_884_comp.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_133_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.357 | TNS=-216.177 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_340_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.355 | TNS=-216.161 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_119_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.345 | TNS=-216.081 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_vga/g0_b0__0_i_118_n_0.  Re-placed instance u_vga/g0_b0__0_i_118
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_118_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.329 | TNS=-215.953 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_vga/g0_b0__0_i_116_n_0.  Re-placed instance u_vga/g0_b0__0_i_116
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_116_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.306 | TNS=-215.769 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_339_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_355_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_508_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_650_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/g0_b0__0_i_650_n_0. Critical path length was reduced through logic transformation on cell u_vga/g0_b0__0_i_650_comp.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_126_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.299 | TNS=-215.713 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_151_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/g0_b0__0_i_151_n_0. Critical path length was reduced through logic transformation on cell u_vga/g0_b0__0_i_151_comp.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_147_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.299 | TNS=-215.713 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_603_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_710_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/g0_b0__0_i_710_n_0. Critical path length was reduced through logic transformation on cell u_vga/g0_b0__0_i_710_comp.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_352_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.289 | TNS=-215.633 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_vga/g0_b0__0_i_117_n_0.  Re-placed instance u_vga/g0_b0__0_i_117
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_117_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.280 | TNS=-215.561 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_133_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/g0_b0__0_i_133_n_0. Critical path length was reduced through logic transformation on cell u_vga/g0_b0__0_i_133_comp.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_233_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.270 | TNS=-215.481 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_807_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/g0_b0__0_i_807_n_0. Critical path length was reduced through logic transformation on cell u_vga/g0_b0__0_i_807_comp.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_126_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.258 | TNS=-215.385 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_805_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_vga/g0_b0__0_i_124_n_0.  Re-placed instance u_vga/g0_b0__0_i_124
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_124_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.257 | TNS=-215.377 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_146_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.255 | TNS=-215.361 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_243_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_270_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_354_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_516_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/g0_b0__0_i_516_n_0. Critical path length was reduced through logic transformation on cell u_vga/g0_b0__0_i_516_comp.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_126_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.255 | TNS=-215.361 |
INFO: [Physopt 32-663] Processed net u_vga/g0_b0__0_i_127_n_0.  Re-placed instance u_vga/g0_b0__0_i_127
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_127_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.249 | TNS=-215.313 |
INFO: [Physopt 32-663] Processed net u_vga/g0_b0__0_i_145_n_0.  Re-placed instance u_vga/g0_b0__0_i_145
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_145_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.241 | TNS=-215.249 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_641_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/g0_b0__0_i_641_n_0. Critical path length was reduced through logic transformation on cell u_vga/g0_b0__0_i_641_comp.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_201_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.220 | TNS=-215.081 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_517_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/g0_b0__0_i_517_n_0. Critical path length was reduced through logic transformation on cell u_vga/g0_b0__0_i_517_comp.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_127_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.220 | TNS=-215.081 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_883_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_vga/g0_b0__0_i_132_n_0.  Re-placed instance u_vga/g0_b0__0_i_132
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_132_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.219 | TNS=-215.073 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_309_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/g0_b0__0_i_309_n_0. Critical path length was reduced through logic transformation on cell u_vga/g0_b0__0_i_309_comp.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_305_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.216 | TNS=-215.049 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_881_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_927_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/g0_b0__0_i_927_n_0. Critical path length was reduced through logic transformation on cell u_vga/g0_b0__0_i_927_comp.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_352_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.205 | TNS=-214.961 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_646_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.205 | TNS=-214.961 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_708_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_vga/g0_b0__0_i_110_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_110_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.204 | TNS=-214.953 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_885_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/g0_b0__0_i_885_n_0. Critical path length was reduced through logic transformation on cell u_vga/g0_b0__0_i_885_comp.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_134_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.203 | TNS=-214.945 |
INFO: [Physopt 32-81] Processed net u_vga/g0_b0__0_i_233_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_233_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.199 | TNS=-214.913 |
INFO: [Physopt 32-710] Processed net u_vga/g0_b0__0_i_214_n_0. Critical path length was reduced through logic transformation on cell u_vga/g0_b0__0_i_214_comp.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_210_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.197 | TNS=-214.897 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_231_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_32_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_82_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_161_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_281_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_282_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_420_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_360_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_357_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_367_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_335_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_vga/g0_b0__0_i_497_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_497_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.187 | TNS=-214.817 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_497_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_331_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_493_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_330_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_486_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_620_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_769_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_850_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_913_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_955_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_523_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_537_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_495_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_329_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_480_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_615_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_619_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_727_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_814_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_896_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_941_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_974_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_1000_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_1020_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/g0_b0__0_i_1020_n_0. Critical path length was reduced through logic transformation on cell u_vga/g0_b0__0_i_1020_comp.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_744_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.180 | TNS=-214.761 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_731_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.132 | TNS=-214.377 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_731_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/g0_b0__0_i_731_n_0. Critical path length was reduced through logic transformation on cell u_vga/g0_b0__0_i_731_comp.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_831_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.127 | TNS=-214.337 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_822_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/g0_b0__0_i_822_n_0. Critical path length was reduced through logic transformation on cell u_vga/g0_b0__0_i_822_comp.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_818_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.124 | TNS=-214.313 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_1004_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.118 | TNS=-214.265 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_1001_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_730_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/g0_b0__0_i_730_n_0. Critical path length was reduced through logic transformation on cell u_vga/g0_b0__0_i_730_comp.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_828_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.108 | TNS=-214.185 |
INFO: [Physopt 32-663] Processed net u_vga/g0_b0__0_i_818_n_0.  Re-placed instance u_vga/g0_b0__0_i_818
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_818_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.099 | TNS=-214.113 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_830_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_293_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_427_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_564_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.091 | TNS=-214.049 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_893_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_940_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_941_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_787_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/g0_b0__0_i_787_n_0. Critical path length was reduced through logic transformation on cell u_vga/g0_b0__0_i_787_comp.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_831_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.079 | TNS=-213.953 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_1022_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/g0_b0__0_i_1022_n_0. Critical path length was reduced through logic transformation on cell u_vga/g0_b0__0_i_1022_comp.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_746_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.076 | TNS=-213.929 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_567_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/scene_base_g[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_vga/pix_col[0]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net u_vga/pix_col[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.066 | TNS=-213.849 |
INFO: [Physopt 32-710] Processed net u_vga/g0_b0__0_i_787_n_0. Critical path length was reduced through logic transformation on cell u_vga/g0_b0__0_i_787_comp_1.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_487_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.060 | TNS=-213.801 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_732_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/g0_b0__0_i_732_n_0. Critical path length was reduced through logic transformation on cell u_vga/g0_b0__0_i_732_comp.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_829_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.046 | TNS=-213.689 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_1003_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/g0_b0__0_i_1003_n_0. Critical path length was reduced through logic transformation on cell u_vga/g0_b0__0_i_1003_comp.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_831_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.032 | TNS=-213.577 |
INFO: [Physopt 32-81] Processed net u_vga/g0_b0__0_i_829_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_829_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.030 | TNS=-213.561 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_566_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.029 | TNS=-213.553 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_829_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_174_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_296_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.028 | TNS=-213.545 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_744_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.020 | TNS=-213.481 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_1004_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_733_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_vga/g0_b0__0_i_733_n_0. Critical path length was reduced through logic transformation on cell u_vga/g0_b0__0_i_733_comp.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_832_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.013 | TNS=-213.425 |
INFO: [Physopt 32-81] Processed net u_vga/g0_b0__0_i_828_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_828_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.009 | TNS=-213.393 |
INFO: [Physopt 32-81] Processed net u_vga/g0_b0__0_i_828_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_828_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.004 | TNS=-213.353 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_564_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.003 | TNS=-213.345 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_828_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_293_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_430_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_172_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_vga/pixel_col_reg[1]_rep__2_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_vga/pixel_col_reg[1]_rep__2_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.002 | TNS=-213.337 |
INFO: [Physopt 32-81] Processed net u_vga/pixel_col_reg[1]_rep__2_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net u_vga/pixel_col_reg[1]_rep__2_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.987 | TNS=-213.217 |
INFO: [Physopt 32-702] Processed net u_vga/pixel_col_reg[1]_rep__2_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/VGA_green_OBUF[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk/U0/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/red_out[3]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/red_out[3]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/red_out[3]_i_168_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/red_out[3]_i_425_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_12_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_33_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_802_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_6_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_65_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_246_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_354_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_133_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_231_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_32_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_82_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_161_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_281_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_282_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_420_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_497_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_331_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_493_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_330_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_486_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_620_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_955_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_523_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_vga/g0_b0__0_i_480_n_0.  Re-placed instance u_vga/g0_b0__0_i_480
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_480_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.979 | TNS=-213.153 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_480_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_615_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_896_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_941_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_732_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.978 | TNS=-213.145 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_732_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_828_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_293_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_430_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_172_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/scene_base_g[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/pixel_col_reg[1]_rep__2_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.978 | TNS=-213.145 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 2074.582 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 2c569aae6

Time (s): cpu = 00:01:13 ; elapsed = 00:00:41 . Memory (MB): peak = 2074.582 ; gain = 21.996

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.978 | TNS=-213.145 |
INFO: [Physopt 32-702] Processed net u_vga/VGA_green_OBUF[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk/U0/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/red_out[3]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/red_out[3]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/red_out[3]_i_168_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/red_out[3]_i_425_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_12_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_33_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_175_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_297_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_432_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_568_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_674_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_802_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_6_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_65_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_107_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_246_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_354_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_507_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_133_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_231_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_32_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_82_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_161_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_281_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_282_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_420_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_360_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_357_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_367_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_335_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_497_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_331_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_493_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_330_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_486_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_620_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_769_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_850_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_913_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_955_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_523_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_537_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_495_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_329_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_480_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_615_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_619_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_727_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_814_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_896_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_941_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_974_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_732_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_vga/g0_b0__0_i_828_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_vga/g0_b0__0_i_828_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.976 | TNS=-213.129 |
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_828_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_293_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_430_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_172_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/scene_base_g[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/pixel_col_reg[1]_rep__2_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/VGA_green_OBUF[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk/U0/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/red_out[3]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/red_out[3]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/red_out[3]_i_168_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/red_out[3]_i_425_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_12_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_33_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_802_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_6_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_65_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_246_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_354_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_133_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_231_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_32_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_82_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_161_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_281_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_282_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_420_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_497_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_331_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_493_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_330_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_486_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_620_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_955_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_523_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_480_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_615_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_896_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_941_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_732_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_828_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_293_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_430_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/g0_b0__0_i_172_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/scene_base_g[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_vga/pixel_col_reg[1]_rep__2_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.976 | TNS=-213.129 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 2074.582 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 2c569aae6

Time (s): cpu = 00:01:26 ; elapsed = 00:00:48 . Memory (MB): peak = 2074.582 ; gain = 21.996
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2074.582 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-19.976 | TNS=-213.129 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.250  |          9.115  |           14  |              0  |                    86  |           0  |           2  |  00:00:46  |
|  Total          |          1.250  |          9.115  |           14  |              0  |                    86  |           0  |           3  |  00:00:46  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2074.582 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1ad800b63

Time (s): cpu = 00:01:26 ; elapsed = 00:00:48 . Memory (MB): peak = 2074.582 ; gain = 21.996
INFO: [Common 17-83] Releasing license: Implementation
673 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:30 ; elapsed = 00:00:50 . Memory (MB): peak = 2074.582 ; gain = 33.148
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2074.582 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2074.582 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2074.582 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2074.582 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2074.582 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2074.582 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2074.582 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Seongjun An/pokemon/pokemon.runs/impl_1/pokemon_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5333a8c ConstDB: 0 ShapeSum: cca974f3 RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 6eb7ba3c | NumContArr: 79c26569 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 26dcc14df

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2172.617 ; gain = 93.414

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 26dcc14df

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2172.617 ; gain = 93.414

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 26dcc14df

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2172.617 ; gain = 93.414
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 32adad4fa

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 2238.273 ; gain = 159.070
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-18.944| TNS=-201.367| WHS=-0.113 | THS=-6.476 |


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 2638334df

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 2271.621 ; gain = 192.418

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 22749
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 22749
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2561061ea

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 2271.621 ; gain = 192.418

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2561061ea

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 2271.621 ; gain = 192.418

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1c0028f81

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 2271.621 ; gain = 192.418
Phase 4 Initial Routing | Checksum: 1c0028f81

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 2271.621 ; gain = 192.418

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 10527
 Number of Nodes with overlaps = 2887
 Number of Nodes with overlaps = 846
 Number of Nodes with overlaps = 210
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-23.428| TNS=-285.198| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1b6733ba0

Time (s): cpu = 00:01:36 ; elapsed = 00:01:16 . Memory (MB): peak = 2282.648 ; gain = 203.445

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 995
 Number of Nodes with overlaps = 375
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-23.531| TNS=-283.801| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2360368b2

Time (s): cpu = 00:01:51 ; elapsed = 00:01:27 . Memory (MB): peak = 2282.648 ; gain = 203.445
Phase 5 Rip-up And Reroute | Checksum: 2360368b2

Time (s): cpu = 00:01:51 ; elapsed = 00:01:27 . Memory (MB): peak = 2282.648 ; gain = 203.445

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 26a720228

Time (s): cpu = 00:01:52 ; elapsed = 00:01:27 . Memory (MB): peak = 2282.648 ; gain = 203.445
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-23.411| TNS=-284.333| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 293ba5ee8

Time (s): cpu = 00:01:53 ; elapsed = 00:01:28 . Memory (MB): peak = 2282.648 ; gain = 203.445

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 293ba5ee8

Time (s): cpu = 00:01:53 ; elapsed = 00:01:28 . Memory (MB): peak = 2282.648 ; gain = 203.445
Phase 6 Delay and Skew Optimization | Checksum: 293ba5ee8

Time (s): cpu = 00:01:53 ; elapsed = 00:01:28 . Memory (MB): peak = 2282.648 ; gain = 203.445

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-23.262| TNS=-244.321| WHS=0.172  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 381614ca0

Time (s): cpu = 00:01:55 ; elapsed = 00:01:29 . Memory (MB): peak = 2282.648 ; gain = 203.445
Phase 7 Post Hold Fix | Checksum: 381614ca0

Time (s): cpu = 00:01:55 ; elapsed = 00:01:29 . Memory (MB): peak = 2282.648 ; gain = 203.445

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.25491 %
  Global Horizontal Routing Utilization  = 6.6482 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 83.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 89.7059%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X17Y182 -> INT_R_X17Y182
   INT_L_X18Y181 -> INT_L_X18Y181

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 8 Route finalize | Checksum: 381614ca0

Time (s): cpu = 00:01:55 ; elapsed = 00:01:29 . Memory (MB): peak = 2282.648 ; gain = 203.445

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 381614ca0

Time (s): cpu = 00:01:55 ; elapsed = 00:01:29 . Memory (MB): peak = 2282.648 ; gain = 203.445

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2d40733c1

Time (s): cpu = 00:01:57 ; elapsed = 00:01:30 . Memory (MB): peak = 2282.648 ; gain = 203.445

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2d40733c1

Time (s): cpu = 00:01:57 ; elapsed = 00:01:31 . Memory (MB): peak = 2282.648 ; gain = 203.445

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-23.262| TNS=-244.321| WHS=0.172  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2d40733c1

Time (s): cpu = 00:01:58 ; elapsed = 00:01:31 . Memory (MB): peak = 2282.648 ; gain = 203.445
Total Elapsed time in route_design: 90.585 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 110f5af26

Time (s): cpu = 00:01:58 ; elapsed = 00:01:31 . Memory (MB): peak = 2282.648 ; gain = 203.445
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 110f5af26

Time (s): cpu = 00:01:58 ; elapsed = 00:01:31 . Memory (MB): peak = 2282.648 ; gain = 203.445

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
688 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:59 ; elapsed = 00:01:31 . Memory (MB): peak = 2282.648 ; gain = 208.066
INFO: [Vivado 12-24828] Executing command : report_drc -file pokemon_drc_routed.rpt -pb pokemon_drc_routed.pb -rpx pokemon_drc_routed.rpx
Command: report_drc -file pokemon_drc_routed.rpt -pb pokemon_drc_routed.pb -rpx pokemon_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Seongjun An/pokemon/pokemon.runs/impl_1/pokemon_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file pokemon_methodology_drc_routed.rpt -pb pokemon_methodology_drc_routed.pb -rpx pokemon_methodology_drc_routed.rpx
Command: report_methodology -file pokemon_methodology_drc_routed.rpt -pb pokemon_methodology_drc_routed.pb -rpx pokemon_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Seongjun An/pokemon/pokemon.runs/impl_1/pokemon_methodology_drc_routed.rpt.
report_methodology completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2319.613 ; gain = 32.816
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file pokemon_timing_summary_routed.rpt -pb pokemon_timing_summary_routed.pb -rpx pokemon_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file pokemon_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file pokemon_route_status.rpt -pb pokemon_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file pokemon_power_routed.rpt -pb pokemon_power_summary_routed.pb -rpx pokemon_power_routed.rpx
Command: report_power -file pokemon_power_routed.rpt -pb pokemon_power_summary_routed.pb -rpx pokemon_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
705 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2370.566 ; gain = 50.953
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file pokemon_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file pokemon_bus_skew_routed.rpt -pb pokemon_bus_skew_routed.pb -rpx pokemon_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2370.566 ; gain = 87.918
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2394.234 ; gain = 6.289
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2395.066 ; gain = 7.121
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2395.066 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.221 . Memory (MB): peak = 2395.066 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2395.066 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2395.066 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2395.066 ; gain = 7.121
INFO: [Common 17-1381] The checkpoint 'C:/Users/Seongjun An/pokemon/pokemon.runs/impl_1/pokemon_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Dec 11 13:32:49 2025...
