/*
  An FP exponential for FloPoCo
  
  This file is part of the FloPoCo project
  developed by the Arenaire team at Ecole Normale Superieure de Lyon
  
  Author : Florent de Dinechin, Florent.de.Dinechin@ens-lyon.fr

  Initial software.
  Copyright Â© ENS-Lyon, INRIA, CNRS, UCBL,  
  2008-2010.
  All rights reserved.

*/
#include <iostream>
#include <fstream>
#include <sstream>
#include <math.h>	// For NaN

#include "FPExp.hpp"
#include "TestBenches/FPNumber.hpp"
//#include "ConstMult/IntIntKCM.hpp"
#include "ConstMult/FixRealKCM.hpp"
#include "ShiftersEtc/Shifters.hpp"
#include "IntMult/IntMultiplier.hpp"
#include "FixFunctions/FixFunctionByPiecewisePoly.hpp"
//#include "FixFunctions/FixFunctionBySimplePoly.hpp"
#include "FixFunctions/FixFunctionByTable.hpp"
#include "utils.hpp"
#include "IntAddSubCmp/IntAdder.hpp"


using namespace std;



/* TODOs
Obtaining 400MHz in FPExp 8 23 depends on the version of ISE. Test with recent one.
remove the nextCycle after the multiplier

check the multiplier in the case 8 27: logic only, why?

Pass DSPThreshold to PolyEval

replace the truncated mult and following adder with an FixedMultAdd 
Clean up poly eval and bitheapize it

*/

#define LARGE_PREC 1000 // 1000 bits should be enough for everybody

namespace flopoco{

	vector<mpz_class>	FPExp::magicTable(int sizeExpA, int sizeExpZPart, bool storeExpZmZm1) 
		//	DualTable(target, 9, sizeExpA_+sizeExpZPart_, 0, 511),
	{
		vector<mpz_class> result;
		int wIn=9;
		for(int x=0; x<512; x++){
			mpz_class h, l;
			mpfr_t a, yh,yl, one;

			// convert x to 2's complement
			int xs=x;
			if(xs>>(wIn-1))
				xs-=(1<<wIn);

			mpfr_init2(a, wIn);
			mpfr_init2(one, 16);
			mpfr_set_d(one, 1.0, GMP_RNDN);
			mpfr_init2(yh, LARGE_PREC); 
			mpfr_init2(yl, LARGE_PREC); 


			// First build e^a
			mpfr_set_si(a, xs, GMP_RNDN);
			mpfr_div_2si(a, a, wIn, GMP_RNDN); // now a in [-1/2, 1/2[
			mpfr_exp(yh, a, GMP_RNDN); // e^x in [0.6,1.7[

			mpfr_mul_2si(yh, yh, sizeExpA-1, GMP_RNDN); 		// was 26
			mpfr_get_z(h.get_mpz_t(), yh,  GMP_RNDN);  // Here is the rounding! Should be a 27-bit number


			// build z in a
			mpfr_set_ui(a, x, GMP_RNDN);
			mpfr_div_2si(a, a, 2*wIn, GMP_RNDN); // now a in [0,1[. 2^-9

			// now build e^z part 

			mpfr_exp(yl, a, GMP_RNDN); // e^(2^-9 z)
			if(storeExpZmZm1) 
				mpfr_sub(yl, yl, a, GMP_RNDN); // e^(2^-9 x) -x 
			mpfr_sub(yl, yl, one, GMP_RNDN); // e^(2^-9 x) -x -1 or e^(2^-9 x) -1, depending on the case 
		
			//now scale to align LSB with expA 
			mpfr_mul_2si(yl, yl, sizeExpA-1, GMP_RNDN); 
			mpfr_get_z(l.get_mpz_t(), yl,  GMP_RNDN);

			// debug
			if((h>=(1<<27)) || l>=512 || h<0 || l<0)
				REPORT(0, "Ouch!!!!!" <<"x=" << x << " " << xs << "    " << h << " " << l );

			//cout << x << "\t" << h << "\t" << l <<endl;
			mpfr_clears(yh, yl, a, one, NULL);

			result.push_back(l + (h<<sizeExpZPart));
		}
		return result;
	};



	vector<mpz_class>	FPExp::ExpYTable(int wIn, int wOut)	{
		vector<mpz_class> result;
		for(int x=0; x<(1<<wIn); x++){
			mpz_class h;
			mpfr_t a, y;

			// convert x to 2's compliment
			int xs=x;
			if(xs>>(wIn-1))
				xs-=(1<<wIn);

			mpfr_init2(a, wIn);
			mpfr_set_si(a, xs, GMP_RNDN);
			mpfr_div_2si(a, a, wIn, GMP_RNDN); // now a in [-1/2, 1/2[
			mpfr_init2(y, LARGE_PREC); 
			mpfr_exp(y, a, GMP_RNDN); // in [0.6, 1.7], MSB is 1

			mpfr_mul_2si(y, y, wOut-1, GMP_RNDN);
			mpfr_get_z(h.get_mpz_t(), y,  GMP_RNDN);  // here the rounding takes place

			// debug
			if((h>=(mpz_class(1)<<wOut)) || h<0)
				REPORT(0, "Ouch!!!!!" << h);

			//cout << x << "\t" << h << "\t" << l <<endl;
			mpfr_clears(y, a, NULL);

			result.push_back(h);
		}
		return result;
	};





	FPExp::FPExp(
							 OperatorPtr parentOp, Target* target, 
							 int wE_, int wF_,
							 int k_, int d_, int guardBits, bool fullInput   
							 ):
		Operator(parentOp, target), 
		wE(wE_), 
		wF(wF_), 
		k(k_), 
		d(d_), 
		g(guardBits)
	{
		// Paperwork

		ostringstream name;
		name << "FPExp_" << wE << "_" << wF ;
		setNameWithFreqAndUID(name.str());

		setCopyrightString("F. de Dinechin, Bogdan Pasca (2008-2019)");
		srcFileName="FPExp";


		/*  We have the following cases. 

			 wF is really small. Then Y is small enough that e^Y is can be
			 tabulated in a blockram.  In this case g=2.
		    
			 10/11 < sizeY < ?? Y is still split into A and Z, but e^Z is simply
			 tabulated 

			 ?? < sizeY <= 26 Y  is small enough that we can use the magic table
			 + 1-DSP reconstruction 3/
		*/

		// Various architecture parameter to be determined before attempting to
		// build the architecture
			 bool expYTabulated=false;
			 bool useMagicTableExpZm1=false;
			 bool useMagicTableExpZmZm1=false;
			 int sizeY;
			 int sizeZ;
			 int sizeExpY;
			 int sizeExpA; 
		// The following only useful in the generic case
			 int sizeZhigh;
			 int sizeExpZmZm1;
		int sizeExpZm1; // 
		int sizeMultIn; // sacrificing accuracy where it costs
		int blockRAMSize=getTarget()->sizeOfMemoryBlock();


		//* The following lines decide the architecture out of the size of wF *

		// First check if wF is small enough to tabulate e^Y in a block RAM
		g=2;
		sizeY=wF+g;
		sizeExpY = wF+g+1+2; // e^Y has MSB weight 1; 2 added because it enables to keep g=2 and it costs nothing here, being at the table output.
		mpz_class sizeExpYTable= (mpz_class(1)<<sizeY) * sizeExpY;
		REPORT(3, "Tabulating e^Y would consume " << sizeExpYTable << " bits   (RAM block size is " << blockRAMSize << " bits");
		if( sizeExpYTable <= mpz_class(blockRAMSize)) {
			REPORT(DETAILED, "Tabulating e^Y in a blockRAM, using " << sizeExpYTable << " bits");
			expYTabulated=true;
			REPORT(DETAILED, "g=" << g );
			REPORT(DETAILED, "sizeY=" << sizeY);		
			REPORT(DETAILED, "sizeExpY=" << sizeExpY);		
		}
		else if (wF<=23) {
			REPORT(DETAILED, "We will split Y into A and Z, using a magic table");
			g=3;
			k=9;
			sizeY=wF+g;
			sizeExpY = wF+g+1; // e^Y has MSB weight 1
			sizeExpA = sizeExpY; 
			sizeZ = wF+g-k; 
			sizeExpZm1 = sizeZ+1; // 
			sizeMultIn = sizeZ; // sacrificing accuracy where it costs
			if (sizeZ<=k) {
				REPORT(DETAILED, "Z is small, simpler magic table tabulating e^Z-1");
				useMagicTableExpZm1=true;
			}
			else {
				REPORT(DETAILED, "Z is large, magic table tabulating e^Z-Z-1");
				useMagicTableExpZmZm1=true;
				sizeZhigh=wF+g-2*k;
				sizeExpZmZm1 = wF+g - 2*k +1;
				sizeMultIn = sizeZ; // sacrificing accuracy where it costs
				REPORT(DETAILED, "g=" << g);
				REPORT(DETAILED, "k=" << k);
				REPORT(DETAILED, "sizeY=" << sizeY);		
				REPORT(DETAILED, "sizeExpY=" << sizeExpY);		
				REPORT(DETAILED, "sizeZ=" << sizeZ);
				REPORT(DETAILED, "sizeZhigh=" << sizeZhigh);
				REPORT(DETAILED, "sizeExpZmZm1=" << sizeExpZmZm1);
				REPORT(DETAILED, "sizeExpZm1=" << sizeExpZm1);
			}
		}

		else {// generic case
			g=4;
			if(k==0 && d==0) { 		// if automatic mode, set up the parameters
				d=2; 
				k=9;

				if (wF<32){
					d=1;
					k=9;
				}
				else if (wF<60) {
					d=2;
					k=10;
				}
				else if(wF<100) {
					d=3;
					k=11;
				}
				else if(wF<140) {
					d=4;
					k=12;
				}
			}

			REPORT(DETAILED, "Generic case with k=" << k << " and degree d=" << d);
			// redefine all the parameters because g depends on the branch
			sizeY=wF+g;
			sizeExpY = wF+g+1; // e^Y has MSB weight 1
			sizeExpA = sizeExpY; 
			sizeZ = wF+g-k; 
			sizeZhigh=wF+g-2*k;
			sizeExpZmZm1 = wF+g - 2*k +1;
			sizeExpZm1 = sizeZ+1; // 
			sizeMultIn = sizeZ; // sacrificing accuracy where it costs
			REPORT(DETAILED, "k=" << k << " d=" << d);
			REPORT(DETAILED, "g=" << g);
			REPORT(DETAILED, "sizeY=" << sizeY);		
			REPORT(DETAILED, "sizeExpY=" << sizeExpY);		
			REPORT(DETAILED, "sizeZ=" << sizeZ);
			REPORT(DETAILED, "sizeZhigh=" << sizeZhigh);
			REPORT(DETAILED, "sizeExpZmZm1=" << sizeExpZmZm1);
			REPORT(DETAILED, "sizeExpZm1=" << sizeExpZm1);
		}



		// nY is in [-1/2, 1/2]


		int wFIn; // The actual size of the input 
		if(fullInput) 
			wFIn=wF+wE+g;
		else 
			wFIn=wF;

		addFPInput("X", wE, wFIn);
		addFPOutput("R", wE, wF, 2);  // 2 because faithfully rounded



		//********* Building a few MPFR constants, useful or obsolete *********
		mpz_class mpzLog2, mpzInvLog2;

		mpfr_t mp2, mp1, mplog2, mpinvlog2;

		mpfr_inits(mp1, mp2, NULL);
		mpfr_set_si(mp1, 1, GMP_RNDN);
		mpfr_set_si(mp2, 2, GMP_RNDN);

		// 1/log2 ~ 1.44, truncated, on sizeFirstKCM bits
		int sizeFirstKCM=wE+4;

		// All this mostly useless now that we have FixReal KCM
		mpfr_init2(mplog2, 3*(wE+wF+g));	// way too much precision
		mpfr_log(mplog2, mp2, GMP_RNDN);
		mpfr_init2(mpinvlog2, sizeFirstKCM);	
		mpfr_div(mpinvlog2, mp1, mplog2, GMP_RNDN);
		mpfr_mul_2si(mpinvlog2, mpinvlog2, sizeFirstKCM-1, GMP_RNDN); //Exact
		mpfr_get_z(mpzInvLog2.get_mpz_t(), mpinvlog2, GMP_RNDN);
		mpfr_clear(mplog2);

		//Computing log2 ~ 0.69 on wE+wF+g bits, rounded down, too
		mpfr_init2(mplog2, wE+wF+g);
		mpfr_log(mplog2, mp2, GMP_RNDN);
		mpfr_mul_2si(mplog2, mplog2, wE+wF+g, GMP_RNDN); //Exact
		mpfr_get_z(mpzLog2.get_mpz_t(), mplog2, GMP_RNDN);

		mpfr_clears(mp1, mp2, mplog2, mpinvlog2, NULL);

		addConstant("wE", "positive", wE);
		addConstant("wF", "positive", wF);
		addConstant("wFIn", "positive", wFIn);
		addConstant("g", "positive", g);

		int bias = (1<<(wE-1))-1;
		if(bias < wF+g){
			ostringstream e;
			e << "ERROR in FPExp, unable to build architecture if wF+g > 2^(wE-1)-1." <<endl;
			e << "      Try increasing wE." << endl;
			e << "      If you really need FPExp to work with such values, please report this as a bug :)" << endl;
			throw e.str();
		}



		//******** Input unpacking and shifting to fixed-point ********

		vhdl << tab  << declare("Xexn", 2) << " <= X(wE+wFIn+2 downto wE+wFIn+1);" << endl;
		vhdl << tab  << declare("XSign") << " <= X(wE+wFIn);" << endl;
		vhdl << tab  << declare("XexpField", wE) << " <= X(wE+wFIn-1 downto wFIn);" << endl;
		vhdl << tab  << declare("Xfrac", wFIn) << " <= X(wFIn-1 downto 0);" << endl;

		int e0 = bias - (wF+g);
		vhdl << tab  << declare("e0", wE+2) << " <= conv_std_logic_vector(" << e0 << ", wE+2);  -- bias - (wF+g)" << endl;
		vhdl << tab  << declare(getTarget()->adderDelay(wE+2), "shiftVal", wE+2) << " <= (\"00\" & XexpField) - e0; -- for a left shift" << endl;

		vhdl << tab  << "-- underflow when input is shifted to zero (shiftval<0), in which case exp = 1" << endl;
		vhdl << tab  << declare("resultWillBeOne") << " <= shiftVal(wE+1);" << endl;

		// As we don't have a signed shifter, shift first, complement next. TODO? replace with a signed shifter
		vhdl << tab << "--  mantissa with implicit bit" << endl;
		vhdl << tab  << declare("mXu", wFIn+1) << " <= \"1\" & Xfrac;" << endl;

#if 0  //  FIXME maxshift is too large, but fixing it breaks alignment
		// left shift
		int maxshift=wE+g-1; // maxX < 2^(wE-1); 
		Shifter* lshift = new Shifter(target, wFIn+1, maxshift , Shifter::Left);   
		addSubComponent(lshift);
		int shiftInSize = lshift->getShiftInWidth();
		vhdl << tab  << declare("shiftValIn", shiftInSize) << " <= shiftVal" << range(shiftInSize-1, 0) << ";" << endl;

		outPortMap(lshift, "R", "fixX");
		inPortMap(lshift, "S", "shiftValIn");
		inPortMap(lshift, "X", "mXu");
		vhdl << instance(lshift, "mantissa_shift");

		vhdl << tab  << "-- Partial overflow/underflow detection" << endl;
		vhdl << tab  << declare("oufl0") << " <= not shiftVal(wE+1) when shiftVal(wE downto 0) >= conv_std_logic_vector(" << maxshift << ", wE+1) else '0';" << endl;


#else


		// left shift
		vhdl << tab  << "-- Partial overflow/underflow detection" << endl;
		int maxshift=wE-1+ wF+g; // maxX < 2^(wE-1); 
		vhdl << tab  << declare(getTarget()->adderDelay(wE+1),"oufl0") << " <= not shiftVal(wE+1) when shiftVal(wE downto 0) >= conv_std_logic_vector(" << maxshift << ", wE+1) else '0';" << endl;


#if 0 // to remove when it works
		Shifter* lshift = new Shifter(target, wFIn+1, maxshift , Shifter::Left);   
		addSubComponent(lshift);
		int shiftInSize = lshift->getShiftInWidth();
		vhdl << tab  << declare("shiftValIn", shiftInSize) << " <= shiftVal" << range(shiftInSize-1, 0) << ";" << endl;

		outPortMap(lshift, "R", "fixX0");
		inPortMap(lshift, "S", "shiftValIn");
		inPortMap(lshift, "X", "mXu");
		vhdl << instance(lshift, "mantissa_shift");
#else
		int shiftInSize = intlog2(maxshift);
		vhdl << tab  << declare("shiftValIn", shiftInSize) << " <= shiftVal" << range(shiftInSize-1, 0) << ";" << endl;
		newInstance("Shifter",
								"mantissa_shift",
								"wIn=" + to_string(wFIn+1) + " maxShift=" + to_string(maxshift) + " dir=0",
								"X=>mXu,S=>shiftValIn",
								"R=>fixX0");

#endif

		
#endif	
		
		int sizeXfix = wE+wF+g; // still unsigned; msb=wE-1; lsb = -wF-g

		vhdl << tab << declare("fixX", sizeXfix) << " <= " << " fixX0" << 
		range(wE-1 + wF+g + wFIn+1 -1, wFIn) << 
		"when resultWillBeOne='0' else " << zg(sizeXfix) <<  ";" << endl;		

		int lsbXforFirstMult=-3; 
		int sizeXMulIn = wE-2 - lsbXforFirstMult +1; // msb=wE-2, lsb=-3
		vhdl << tab <<	declare("xMulIn", sizeXMulIn) << " <=  fixX" << 
		range(sizeXfix-2, sizeXfix - sizeXMulIn-1  ) << 
		"; -- truncation, error 2^-3" << endl;

		//***************** Multiplication by 1/log2 to get approximate result ******** 

#if 0 // remove when it works
		// FixRealKCM does the rounding to the proper place with the proper error
		FixRealKCM *mulInvLog2 = new  FixRealKCM(target,
		                                         false,  // unsigned input,
		                                         wE-2 , // msbIn,
		                                         lsbXforFirstMult, // lsbIn 
		                                         0,   // lsbOut,
		                                         "1/log(2)", //  constant
		                                         0.5 + 0.09 // error: we have 0.125 on X, and target is 0.5+0.22 
		                                         );
		addSubComponent(mulInvLog2);
		outPortMap(mulInvLog2, "R", "absK");
		inPortMap(mulInvLog2, "X", "xMulIn");
		vhdl << instance(mulInvLog2, "mulInvLog2");
#else
		newInstance("FixRealKCM",
								"MulInvLog2",
								 // unsigned here, the conversion to signed comes later
								 "signedIn=0 msbIn=" + to_string(wE-2)
								+ " lsbIn=" + to_string(lsbXforFirstMult)
								+ " lsbOut=0" 
								+ " constant=1/log(2)"
								+ " targetUlpError=" + to_string(0.5 + 0.09), // we have 0.125 on X, and target is 0.5+0.22
								"X=>xMulIn",
								"R=>absK");
				
#endif


		// Now I have two things to do in parallel: compute K, and compute absKLog2
		// First compute K
		vhdl << tab << declare(getTarget()->adderDelay(wE+1),
													 "minusAbsK",wE+1) << " <= " << rangeAssign(wE, 0, "'0'")<< " - ('0' & absK);"<<endl;
		// The synthesizer should be able to merge the addition and this mux,
		vhdl << tab << declare("K",wE+1) << " <= minusAbsK when  XSign='1'   else ('0' & absK);"<<endl;

#if 0 // to remove when it works
		FixRealKCM *mulLog2 = new FixRealKCM(target, 
		                                     false  /* unsigned input */, 
		                                     wE-1, // msbIn
		                                     0,    // lsbIn
		                                     -wF-g, // lsbOut
		                                     "log(2)", 
		                                     1.0 );

		addSubComponent(mulLog2);
		outPortMap(mulLog2, "R", "absKLog2");
		inPortMap(mulLog2, "X", "absK");
		vhdl << instance(mulLog2, "mulLog2");
#else
		newInstance("FixRealKCM",
								"MulLog2",
								// unsigned here, the conversion to signed comes later
								 "signedIn=0 msbIn=" + to_string(wE-1)
								+ " lsbIn=0"
								+ " lsbOut=" + to_string(-wF-g) 
								+ " constant=log(2)"
								+ " targetUlpError=1.0",
								"X=>absK",
								"R=>absKLog2");
				
#endif


		// absKLog2: msb wE-2, lsb -wF-g

		sizeY=wF+g; // This is also the weight of Y's LSB

		vhdl << tab << declare(getTarget()->logicDelay(), "subOp1",sizeY) << " <= fixX" << range(sizeY-1, 0) << " when XSign='0'"
		<< " else not (fixX" << range(sizeY-1, 0) << ");"<<endl;
		vhdl << tab << declare("subOp2",sizeY) << " <= absKLog2" << range(sizeY-1, 0) << " when XSign='1'"
		<< " else not (absKLog2" << range(sizeY-1, 0) << ");"<<endl;

#if 0 // to remove when it works
		double ctperiod = 1.0 / getTarget()->frequency(); 
		getTarget()->setFrequency( 1.0 / (ctperiod - getTarget()->LogicToRAMWireDelay() ) ); // Bogdan, WTF is that? 
		IntAdder *yPaddedAdder = new IntAdder(target, sizeY // we know the leading bits will cancel out
); 
		getTarget()->setFrequency( 1.0 / ctperiod );
		addSubComponent(yPaddedAdder);
		outPortMap( yPaddedAdder, "R", "Y");
		inPortMapCst ( yPaddedAdder, "Cin", "'1'");
		inPortMapCst ( yPaddedAdder, "Y", "subOp2");
		inPortMap( yPaddedAdder, "X", "subOp1");
		vhdl << instance(yPaddedAdder, "theYAdder") << endl;
#else
		newInstance("IntAdder",
								"theYAdder",
								"wIn=" + to_string(sizeY),// we know the leading bits will cancel out
								"X=>subOp1,Y=>subOp2",
								"R=>Y",
								"Cin=>'1'"); // it is a subtraction

#endif

		vhdl << tab << "-- Now compute the exp of this fixed-point value" <<endl;

		if(expYTabulated) {
#if 0 // to remove when it works...
			ExpYTable* table ;
			table = new ExpYTable(target, sizeY, sizeExpY); // e^A-1 has MSB weight 1
			addSubComponent(table);
			outPortMap(table, "Y", "expY");
			inPortMap(table, "X", "Y");
			vhdl << instance(table, "table");

#else
			vector<mpz_class> expYTableContent = ExpYTable(sizeY, sizeExpY); // e^A-1 has MSB weight 1
			Table::newUniqueInstance(this, "Y", "expY",
															 expYTableContent,
															 "ExpYTable",
															 sizeY, sizeExpY);
#endif
		}

		else{
			if(useMagicTableExpZmZm1 || useMagicTableExpZm1) { // use a dual table, works up to single precision			
				//The following is really designed for k=9
				if(k!=9){
					REPORT(0, "k!=9, setting it to 9 to use the magic exp dual table")
					k=9;	
				}
				vhdl << tab << declare("Addr1", k) << " <= Y" << range(sizeY-1, sizeY-k) << ";\n";
				vhdl << tab << declare("Z", sizeZ) << " <= Y" << range(sizeZ-1, 0) << ";\n";
				
				int sizeExpZPart;
				if(useMagicTableExpZmZm1){
					vhdl << tab << declare("Addr2", k) << " <= Z" << range(sizeZ-1, sizeZ-k) << ";\n";
					sizeExpZPart=sizeExpZmZm1;
				}
				else {// useMagicTableExpZm1
					vhdl << tab << declare("Addr2", k) << " <= Z";
					// possibly pad right with zeroes; If we are here, sizeZ<=k
					if(sizeZ<k)
						vhdl << " & " << rangeAssign(k-sizeZ-1,0, "'0'");
					vhdl<< ";\n";
					sizeExpZPart=sizeExpZm1;
				}

				vector<mpz_class> magicTableContent =  magicTable(sizeExpA, sizeExpZPart, useMagicTableExpZmZm1);
#if 0
				addSubComponent(table);

				// TODO: delegate this cycle management to Table
				/* Magic Table is an instance of DualTable which is, for now combinatorial */
				//				nextCycle(); //However, to get the MagicTable inferred as a dual-port ram, it needs buffered inputs			
				outPortMap(table, "Y2", "expZ_output");
				inPortMap(table, "X2", "Addr2");
				outPortMap(table, "Y1", "expA_output");
				inPortMap(table, "X1", "Addr1");
				vhdl << instance(table, "table");
#else
				THROWERROR("Sorry, I still need to resurrect DualTable");
#endif	 
				vhdl << tab << declare("expA", sizeExpA) << " <=  expA_output" << range(sizeExpA+sizeExpZPart-1, sizeExpZPart) << ";" << endl;

				if(useMagicTableExpZm1){
					vhdl << tab << declare("expZminus1", sizeExpZm1) << " <= expZ_output" << range(sizeExpZPart-1, 0) << ";" << endl;
				}
				else { // useMagicTableexpZmZm1
					vhdl << tab << declare("expZmZm1", sizeExpZmZm1) << " <= expZ_output" << range(sizeExpZPart-1, 0) << ";" << endl;
				}
				// TODO: If we are here, the rest of the computation fits in one DSP block: we should pack it for it.
			}


			else { // generic case, use a polynomial evaluator
				vhdl << tab << declare("Addr1", k) << " <= Y" << range(sizeY-1, sizeY-k) << ";\n";
				vhdl << tab << declare("Z", sizeZ) << " <= Y" << range(sizeZ-1, 0) << ";\n";
				vhdl << tab << declare("Zhigh", sizeZhigh) << " <= Z" << range(sizeZ-1, sizeZ-sizeZhigh) << ";\n";
#if 0				
				ExpYTable* table;
				table = new ExpYTable(target, k, sizeExpA); // e^A-1 has MSB weight 1
				addSubComponent(table);
				outPortMap(table, "Y", "expA");
				inPortMap(table, "X", "Addr1");
				vhdl << instance(table, "table");

#else
				vector<mpz_class> expYTableContent = ExpYTable(k, sizeExpA); // e^A-1 has MSB weight 1
				Table::newUniqueInstance(this, "Addr1", "expA",
																 expYTableContent,
																 "ExpYTable",
																 k, sizeExpA);
#endif

				REPORT(LIST, "Generating the polynomial approximation, this may take some time");
				// We want the LSB value to be  2^(wF+g)
				ostringstream function;
				function << "1b"<<2*k-1<<"*(exp(x*1b-" << k << ")-x*1b-" << k << "-1)";  // e^z-z-1
#if 0 // to remove when it works
				FixFunctionByPiecewisePoly *fe;
				fe = new FixFunctionByPiecewisePoly(target, function.str(), 
																						-sizeZhigh, // lsbIn,
																						-1, // msbOut // was -2*k
																						-wF-g+2*k-1, // lsbOut // was -wF-g 
																						d, // degree
																						true, // finalRounding
																						0.25 // approxErrorBudget, default
																						);
				addSubComponent(fe);
				inPortMap(fe, "X", "Zhigh");
				outPortMap(fe, "Y", "expZmZm1");
				vhdl << instance(fe, "poly");
#else
		newInstance("FixFunctionByPiecewisePoly",
								"poly",
								"f="+function.str()
								+" lsbIn=" + to_string(-sizeZhigh)
								+" msbOut=-1"
								+" lsbOut=" + to_string(-wF-g+2*k-1)
								+" d=" + to_string(d),
								"X=>Zhigh",
								"Y=>expZmZm1");
#endif

			}// end if magic table/generic

			// Do we need the adder that adds back Z to e^Z-Zm1? 
			if(!useMagicTableExpZm1) {
				// here we have in expZmZm1 e^Z-Z-1
				// Alignment of expZmZm10:  MSB has weight -2*k, LSB has weight -(wF+g).
				//		vhdl << tab << declare("ShouldBeZero2", (sizeExpY-
				//		sizeExpZmZm1)) << " <= expZmZm1_0" << range(sizeExpY-1,
				//		sizeExpZmZm1)  << "; -- for debug to check it is always
				//		0" <<endl;
				
				vhdl << tab << "-- Computing Z + (exp(Z)-1-Z)" << endl;

				
				vhdl << tab << declare( "expZminus1X", sizeExpZm1) << 
				" <= '0' & Z;"<<endl;

				vhdl << tab << declare( "expZminus1Y", sizeExpZm1) << " <= " <<
				rangeAssign(sizeZ, sizeZ-k+1, "'0'") << 
				" & expZmZm1 ;" << endl;
				
#if 0 // to remove when it works...
				addexpZminus1 = new IntAdder( target, sizeExpZm1);
				addSubComponent(addexpZminus1);
				inPortMap(addexpZminus1, "X", "expZminus1X");
				inPortMap(addexpZminus1, "Y", "expZminus1Y");
				inPortMapCst( addexpZminus1, "Cin" , " '0' ");
				outPortMap( addexpZminus1, "R", "expZminus1");
				vhdl << instance( addexpZminus1, "Adder_expZminus1");
#else
		newInstance("IntAdder",
								"Adder_expZminus1",
								"wIn=" + to_string(sizeExpZm1),
								"X=>expZminus1X,Y=>expZminus1Y",
								"R=>expZminus1",
								"Cin=>'0'");
#endif


			} // now we have in expZminus1 e^Z-1

			// Now, if we want g=3 (needed for the magic table to fit a BRAM for single prec)
			// we need to keep max error below 4 ulp.
			// Every half-ulp counts, in particular we need to round expA instead of truncating it...
			// The following "if" is because I have tried several alternatives to get rid of this addition.
			if(useMagicTableExpZm1 || useMagicTableExpZmZm1) {
				vhdl << tab << "-- Rounding expA to the same accuracy as expZminus1" << endl;
				vhdl << tab << "--   (truncation would not be accurate enough and require one more guard bit)" << endl;
#if 0 // to remove when it works...
				IntAdder* expArounded0 = new IntAdder( target, sizeMultIn+1);
				addSubComponent(expArounded0);
				
				inPortMapCst(expArounded0, "X", "expA"+range(sizeExpA-1, sizeExpA-sizeMultIn-1));
				inPortMapCst(expArounded0, "Y", zg(sizeMultIn+1,0));
				inPortMapCst( expArounded0, "Cin" , " '1' ");
				outPortMap( expArounded0, "R", "expArounded0");
				vhdl << instance( expArounded0, "Adder_expArounded0");
#else
				vhdl << tab << declare("expA_T", sizeMultIn+1) << " <= expA"+range(sizeExpA-1, sizeExpA-sizeMultIn-1) << ";" << endl;
				newInstance("IntAdder",
										"Adder_expArounded0",
										"wIn=" + to_string(sizeMultIn+1),
										"X=>expA_T",
										"R=>expArounded0",
										"Cin=>'1',Y=>" +  zg(sizeMultIn+1,0) ); // two constant inputs
#endif

				vhdl << tab << declare("expArounded", sizeMultIn) << " <= expArounded0" << range(sizeMultIn, 1) << ";" << endl;
			}
			else{ // if  generic we have a faithful expZmZm1, not a CR one: we need g=4, so anyway we do not need to worry
				vhdl << tab << "-- Truncating expA to the same accuracy as expZminus1" << endl;
				vhdl << tab << declare("expArounded", sizeMultIn) << " <= expA" << range(sizeExpA-1, sizeExpA-sizeMultIn) << ";" << endl;
			}

#if 0 // full product, truncated
			int sizeProd;
			sizeProd = sizeMultIn + sizeExpZm1;
			Operator* lowProd;
			lowProd = new IntMultiplier(target, sizeMultIn, sizeExpZm1,  
			                            0,  // untruncated
			                            false  /*unsigned*/
			                            );
			addSubComponent(lowProd);
			
			inPortMap(lowProd, "X", "expArounded");
			inPortMap(lowProd, "Y", "expZminus1");
			outPortMap(lowProd, "R", "lowerProduct");
			
			vhdl << instance(lowProd, "TheLowerProduct")<<endl;
			vhdl << tab << declare("extendedLowerProduct",sizeExpY) << " <= (" << rangeAssign(sizeExpY-1, sizeExpY-k+1, "'0'") 
			     << " & lowerProduct" << range(sizeProd-1, sizeProd - (sizeExpY-k+1)) << ");" << endl;


#else // using a truncated multiplier

			     int sizeProd;
			     sizeProd = sizeExpZm1+1;
#if 0 // to remove when it works
					 Operator* lowProd;
			     lowProd = new IntMultiplier(target, sizeMultIn, sizeExpZm1,  
			                            sizeProd,  // truncated
			                            false  /*unsigned*/
			                            );
			     addSubComponent(lowProd);

			     inPortMap(lowProd, "X", "expArounded");
			     inPortMap(lowProd, "Y", "expZminus1");
			     outPortMap(lowProd, "R", "lowerProduct");

			     vhdl << instance(lowProd, "TheLowerProduct")<<endl;
#else
					 newInstance("IntMultiplier",
											 "TheLowerProduct",
											 "wX=" + to_string(sizeMultIn)
											 +" wY=" + to_string(sizeExpZm1)
											 +" wOut=" + to_string(sizeProd)   // truncated
											 +" signedI0=0",
											 "X=>expArounded, Y=>expZminus1 ",
											 "R=>lowerProduct");
#endif


			vhdl << tab << declare("extendedLowerProduct",sizeExpY) << " <= (" << rangeAssign(sizeExpY-1, sizeExpY-k+1, "'0'") 
			<< " & lowerProduct" << range(sizeProd-1, 0) << ");" << endl;

#endif


			vhdl << tab << "-- Final addition -- the product MSB bit weight is -k+2 = "<< -k+2 << endl;
			// remember that sizeExpA==sizeExpY
#if 0 // to remove when it works...
			IntAdder *finalAdder = new IntAdder(target, sizeExpY);
			addSubComponent(finalAdder);
			
			
			inPortMap(finalAdder, "X", "expA");
			inPortMap(finalAdder, "Y", "extendedLowerProduct");
			inPortMapCst(finalAdder, "Cin", "'0'");
			outPortMap(finalAdder, "R", "expY");

			vhdl << instance(finalAdder,"TheFinalAdder") << endl;
#else
			newInstance("IntAdder",
									"TheFinalAdder",
									"wIn=" + to_string(sizeExpY),
									"X=>expA,Y=>extendedLowerProduct",
									"R=>expY",
									"Cin=>'0'");
#endif
		
		} // end if(expYTabulated)


		// The following is generic normalization/rounding code if we have in expY an approx of exp(y) of size 	sizeExpY 
		// with MSB of weight 2^1
		// We start a cycle here
//		nextCycle();

		vhdl << tab << declare("needNoNorm") << " <= expY(" << sizeExpY-1 << ");" << endl;
		vhdl << tab << "-- Rounding: all this should consume one row of LUTs" << endl; 
		vhdl << tab << declare(getTarget()->logicDelay(), "preRoundBiasSig", wE+wF+2)
		<< " <= conv_std_logic_vector(" << bias << ", wE+2)  & expY" << range(sizeExpY-2, sizeExpY-2-wF+1) << " when needNoNorm = '1'" << endl
		<< tab << tab << "else conv_std_logic_vector(" << bias-1 << ", wE+2)  & expY" << range(sizeExpY-3, sizeExpY-3-wF+1) << " ;" << endl;

		vhdl << tab << declare("roundBit") << " <= expY(" << sizeExpY-2-wF << ")  when needNoNorm = '1'    else expY(" <<  sizeExpY-3-wF << ") ;" << endl;
		vhdl << tab << declare("roundNormAddend", wE+wF+2) << " <= K(" << wE << ") & K & "<< rangeAssign(wF-1, 1, "'0'") << " & roundBit;" << endl;

		
#if 0 // to remove when it works
		IntAdder *roundedExpSigOperandAdder = new IntAdder(target, wE+wF+2);
		addSubComponent(roundedExpSigOperandAdder);
		
		inPortMap(roundedExpSigOperandAdder, "X", "preRoundBiasSig");
		inPortMap(roundedExpSigOperandAdder, "Y", "roundNormAddend");
		inPortMapCst(roundedExpSigOperandAdder, "Cin", "'0'");
		outPortMap(roundedExpSigOperandAdder, "R", "roundedExpSigRes");
		
		vhdl << instance(roundedExpSigOperandAdder,"roundedExpSigOperandAdder") << endl;
#else
		newInstance("IntAdder",
								"roundedExpSigOperandAdder",
								"wIn=" + to_string(wE+wF+2),
								"X=>preRoundBiasSig,Y=>roundNormAddend",
								"R=>roundedExpSigRes",
								"Cin=>'0'");
#endif
		vhdl << tab << declare(getTarget()->logicDelay(), "roundedExpSig", wE+wF+2) << " <= roundedExpSigRes when Xexn=\"01\" else "
		<< " \"000\" & (wE-2 downto 0 => '1') & (wF-1 downto 0 => '0');" << endl;

		vhdl << tab << declare(getTarget()->logicDelay(), "ofl1") << " <= not XSign and oufl0 and (not Xexn(1) and Xexn(0)); -- input positive, normal,  very large" << endl;
		vhdl << tab << declare("ofl2") << " <= not XSign and (roundedExpSig(wE+wF) and not roundedExpSig(wE+wF+1)) and (not Xexn(1) and Xexn(0)); -- input positive, normal, overflowed" << endl;
		vhdl << tab << declare("ofl3") << " <= not XSign and Xexn(1) and not Xexn(0);  -- input was -infty" << endl;
		vhdl << tab << declare("ofl") << " <= ofl1 or ofl2 or ofl3;" << endl;

		vhdl << tab << declare("ufl1") << " <= (roundedExpSig(wE+wF) and roundedExpSig(wE+wF+1))  and (not Xexn(1) and Xexn(0)); -- input normal" << endl;
		vhdl << tab << declare("ufl2") << " <= XSign and Xexn(1) and not Xexn(0);  -- input was -infty" << endl;
		vhdl << tab << declare("ufl3") << " <= XSign and oufl0  and (not Xexn(1) and Xexn(0)); -- input negative, normal,  very large" << endl;

		vhdl << tab << declare("ufl") << " <= ufl1 or ufl2 or ufl3;" << endl;

		vhdl << tab << declare("Rexn", 2) << " <= \"11\" when Xexn = \"11\"" << endl
		<< tab << tab << "else \"10\" when ofl='1'" << endl
		<< tab << tab << "else \"00\" when ufl='1'" << endl
		<< tab << tab << "else \"01\";" << endl;
		
		vhdl << tab << "R <= Rexn & '0' & roundedExpSig" << range(wE+wF-1, 0) << ";" << endl;

	}	

	FPExp::~FPExp()
	{
	}



	void FPExp::emulate(TestCase * tc)
	{
		/* Get I/O values */
		mpz_class svX = tc->getInputValue("X");

		/* Compute correct value */
		FPNumber fpx(wE, wF, svX);

		mpfr_t x, ru,rd;
		mpfr_init2(x,  1+wF);
		mpfr_init2(ru, 1+wF);
		mpfr_init2(rd, 1+wF); 
		fpx.getMPFR(x);
		mpfr_exp(rd, x, GMP_RNDD);
		mpfr_exp(ru, x, GMP_RNDU);
		FPNumber  fprd(wE, wF, rd);
		FPNumber  fpru(wE, wF, ru);
		mpz_class svRD = fprd.getSignalValue();
		mpz_class svRU = fpru.getSignalValue();
		tc->addExpectedOutput("R", svRD);
		tc->addExpectedOutput("R", svRU);
		mpfr_clears(x, ru, rd, NULL);
	}



	void FPExp::buildStandardTestCases(TestCaseList* tcl){
		TestCase *tc;

		mpfr_t x, y;
		FPNumber *fx, *fy;
		// double d;

		mpfr_init2(x, 1+wF);
		mpfr_init2(y, 1+wF);



		tc = new TestCase(this); 
		tc->addFPInput("X", log(2));
		emulate(tc);
		tcl->add(tc);

		tc = new TestCase(this); 
		tc->addFPInput("X", FPNumber::plusDirtyZero);
		emulate(tc);
		tcl->add(tc);

		tc = new TestCase(this); 
		tc->addFPInput("X", FPNumber::minusDirtyZero);
		emulate(tc);
		tcl->add(tc);



		tc = new TestCase(this); 
		tc->addFPInput("X", 1.0);
		emulate(tc);
		tcl->add(tc);

		tc = new TestCase(this); 
		tc->addFPInput("X", 2.0);
		emulate(tc);
		tcl->add(tc);

		tc = new TestCase(this); 
		tc->addFPInput("X", 1.5);
		emulate(tc);
		tcl->add(tc);

		tc = new TestCase(this); 
		tc->addFPInput("X", -1.0);
		emulate(tc);
		tcl->add(tc);

		tc = new TestCase(this); 
		tc->addFPInput("X", -2.0);
		emulate(tc);
		tcl->add(tc);

		tc = new TestCase(this); 
		tc->addFPInput("X", -3.0);
		emulate(tc);
		tcl->add(tc);

		tc = new TestCase(this); 
		tc->addComment("The largest number whose exp is finite");
		fx = new FPNumber(wE, wF, FPNumber::largestPositive);
		fx->getMPFR(x);
		mpfr_log(y, x, GMP_RNDN);
		//		cout << "A " << fx->getSignalValue() << endl;
		//		 d = mpfr_get_d(x, GMP_RNDN);
		// cout << d << endl;
		// d = mpfr_get_d(y, GMP_RNDN);
		// cout << d << endl;
		fy = new FPNumber(wE, wF, y); 
		tc->addFPInput("X", fy);
		emulate(tc);
		tcl->add(tc);
		delete(fx); 

		tc = new TestCase(this); 
		tc->addComment("The first number whose exp is infinite");
		mpfr_nextabove(y);
		fy = new FPNumber(wE, wF, y); 
		tc->addFPInput("X", fy);
		emulate(tc);
		tcl->add(tc);
		delete(fy);




		tc = new TestCase(this); 
		tc->addComment("The last number whose exp is nonzero");
		fx = new FPNumber(wE, wF, FPNumber::smallestPositive);
		fx->getMPFR(x);
		mpfr_log(y, x, GMP_RNDU);

		// cout << "A " << fx->getSignalValue() << endl;
		// d = mpfr_get_d(x, GMP_RNDN);
		// cout << d << endl;
		// d = mpfr_get_d(y, GMP_RNDN);
		// cout << d << endl;

		fy = new FPNumber(wE, wF, y); 
		tc->addFPInput("X", fy);
		emulate(tc);
		tcl->add(tc);
		delete(fx); 

		tc = new TestCase(this); 
		tc->addComment("The first number whose exp flushes to zero");
		mpfr_nextbelow(y);
		fy = new FPNumber(wE, wF, y); 
		tc->addFPInput("X", fy);
		emulate(tc);
		tcl->add(tc);
		delete(fy);

		mpfr_clears(x, y, NULL);
	}





	// One test out of 8 fully random (tests NaNs etc)
	// All the remaining ones test numbers with exponents between -wF-3 and wE-2,
	// For numbers outside this range, exp over/underflows or flushes to 1. 

	TestCase* FPExp::buildRandomTestCase(int i){
		TestCase *tc;
		tc = new TestCase(this); 
		mpz_class x;
		mpz_class normalExn = mpz_class(1)<<(wE+wF+1);
		mpz_class bias = ((1<<(wE-1))-1);
		/* Fill inputs */
		if ((i & 7) == 0) { //fully random
			x = getLargeRandom(wE+wF+3);
		}
		else
		{
				mpz_class e = (getLargeRandom(wE+wF) % (wE+wF+2) ) -wF-3; // Should be between -wF-3 and wE-2
				//cout << e << endl;
				e = bias + e;
				mpz_class sign = getLargeRandom(1);
				x  = getLargeRandom(wF) + (e << wF) + (sign<<(wE+wF)) + normalExn;
			}
			tc->addInput("X", x);
		/* Get correct outputs */
			emulate(tc);
			return tc;
		}




		OperatorPtr FPExp::parseArguments(OperatorPtr parentOp, Target *target, vector<string> &args) {
			int wE, wF, k, d, g;
			UserInterface::parseStrictlyPositiveInt(args, "wE", &wE); 
			UserInterface::parseStrictlyPositiveInt(args, "wF", &wF);
			UserInterface::parsePositiveInt(args, "k", &k);
			UserInterface::parsePositiveInt(args, "d", &d);
			UserInterface::parseInt(args, "g", &g);
			return new FPExp(parentOp, target, wE, wF, k, d, g);
		}


	
		TestList FPExp::unitTest(int index)
		{
		// the static list of mandatory tests
			TestList testStateList;
			vector<pair<string,string>> paramList;
			
			if(index==-1) 
		{ // The unit tests

			for(int wF=5; wF<53; wF+=1) // test various input widths
			{ 
				int nbByteWE = 6+(wF/10);
				while(nbByteWE>wF)
				{
					nbByteWE -= 2;
				}

				paramList.push_back(make_pair("wF",to_string(wF)));
				paramList.push_back(make_pair("wE",to_string(nbByteWE)));
				testStateList.push_back(paramList);
				paramList.clear();
			}
		}
		else     
		{
				// finite number of random test computed out of index
		}	

		return testStateList;
	}

	void FPExp::registerFactory(){
		UserInterface::add("FPExp", // name
			"A faithful floating-point exponential function.",
			"ElementaryFunctions",
			"", // seeAlso
			"wE(int): exponent size in bits; \
			wF(int): mantissa size in bits;  \
			d(int)=0: degree of the polynomial. 0 choses a sensible default.; \
			k(int)=0: input size to the range reduction table, should be between 5 and 15. 0 choses a sensible default.;\
			g(int)=-1: number of guard bits",
			"Parameter d and k control the DSP/RamBlock tradeoff. In both cases, a value of 0 choses a sensible default. Parameter g is mostly for internal use.<br> For all the details, see <a href=\"bib/flopoco.html#DinechinPasca2010-FPT\">this article</a>.",
			FPExp::parseArguments,
			FPExp::unitTest
			) ;
	}



}





