<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Smart Car Parking Managment System: NVIC Register Definitions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Smart Car Parking Managment System
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">NVIC Register Definitions<div class="ingroups"><a class="el" href="group__NVIC__Driver.html">NVIC Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Macros for accessing NVIC registers.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for NVIC Register Definitions:</div>
<div class="dyncontent">
<div class="center"><img src="group__NVIC__Register__Definitions.png" border="0" usemap="#agroup____NVIC____Register____Definitions" alt=""/></div>
<map name="agroup____NVIC____Register____Definitions" id="agroup____NVIC____Register____Definitions">
<area shape="rect" href="group__NVIC__Driver.html" title="NVIC driver APIs for STM32F401xx MCU." alt="" coords="5,5,104,31"/>
<area shape="rect" title="Macros for accessing NVIC registers." alt="" coords="152,5,339,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab37d21c2e44fe7e3967deaf10e30a763"><td class="memItemLeft" align="right" valign="top"><a id="gab37d21c2e44fe7e3967deaf10e30a763"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__Register__Definitions.html#gab37d21c2e44fe7e3967deaf10e30a763">NVIC_ISER0</a>&#160;&#160;&#160;(*(volatile uint32_t *)(<a class="el" href="group__CORTEX__M4__BASE__ADDRESSES.html#gaa0288691785a5f868238e0468b39523d">NVIC_BASE</a> + 0x0))</td></tr>
<tr class="memdesc:gab37d21c2e44fe7e3967deaf10e30a763"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Set Enable Register 0 (ISER0) Used to enable interrupts 0 to 31. Write a 1 to the corresponding bit position to enable an interrupt. <br /></td></tr>
<tr class="separator:gab37d21c2e44fe7e3967deaf10e30a763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeea822ab87e3ef3b207f26c6176a746c"><td class="memItemLeft" align="right" valign="top"><a id="gaeea822ab87e3ef3b207f26c6176a746c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__Register__Definitions.html#gaeea822ab87e3ef3b207f26c6176a746c">NVIC_ISER1</a>&#160;&#160;&#160;(*(volatile uint32_t *)(<a class="el" href="group__CORTEX__M4__BASE__ADDRESSES.html#gaa0288691785a5f868238e0468b39523d">NVIC_BASE</a> + 0x4))</td></tr>
<tr class="memdesc:gaeea822ab87e3ef3b207f26c6176a746c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Set Enable Register 1 (ISER1) Used to enable interrupts 32 to 63. Write a 1 to the corresponding bit position to enable an interrupt. <br /></td></tr>
<tr class="separator:gaeea822ab87e3ef3b207f26c6176a746c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1656caf06ddb60684c2a936b87f89fa"><td class="memItemLeft" align="right" valign="top"><a id="gaf1656caf06ddb60684c2a936b87f89fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__Register__Definitions.html#gaf1656caf06ddb60684c2a936b87f89fa">NVIC_ISER2</a>&#160;&#160;&#160;(*(volatile uint32_t *)(<a class="el" href="group__CORTEX__M4__BASE__ADDRESSES.html#gaa0288691785a5f868238e0468b39523d">NVIC_BASE</a> + 0x8))</td></tr>
<tr class="memdesc:gaf1656caf06ddb60684c2a936b87f89fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Set Enable Register 2 (ISER2) Used to enable interrupts 64 to 95. Write a 1 to the corresponding bit position to enable an interrupt. <br /></td></tr>
<tr class="separator:gaf1656caf06ddb60684c2a936b87f89fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11cfe60b26fed9d1df48860d0274983b"><td class="memItemLeft" align="right" valign="top"><a id="ga11cfe60b26fed9d1df48860d0274983b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__Register__Definitions.html#ga11cfe60b26fed9d1df48860d0274983b">NVIC_ICER0</a>&#160;&#160;&#160;(*(volatile uint32_t *)(<a class="el" href="group__CORTEX__M4__BASE__ADDRESSES.html#gaa0288691785a5f868238e0468b39523d">NVIC_BASE</a> + 0x80))</td></tr>
<tr class="memdesc:ga11cfe60b26fed9d1df48860d0274983b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Clear Enable Register 0 (ICER0) Used to disable interrupts 0 to 31. Write a 1 to the corresponding bit position to disable an interrupt. <br /></td></tr>
<tr class="separator:ga11cfe60b26fed9d1df48860d0274983b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab65a09923e3fb94e67ea4642b7f85ccf"><td class="memItemLeft" align="right" valign="top"><a id="gab65a09923e3fb94e67ea4642b7f85ccf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__Register__Definitions.html#gab65a09923e3fb94e67ea4642b7f85ccf">NVIC_ICER1</a>&#160;&#160;&#160;(*(volatile uint32_t *)(<a class="el" href="group__CORTEX__M4__BASE__ADDRESSES.html#gaa0288691785a5f868238e0468b39523d">NVIC_BASE</a> + 0x84))</td></tr>
<tr class="memdesc:gab65a09923e3fb94e67ea4642b7f85ccf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Clear Enable Register 1 (ICER1) Used to disable interrupts 32 to 63. Write a 1 to the corresponding bit position to disable an interrupt. <br /></td></tr>
<tr class="separator:gab65a09923e3fb94e67ea4642b7f85ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3652891fd1762d24da3ddcbd9e3165f"><td class="memItemLeft" align="right" valign="top"><a id="gad3652891fd1762d24da3ddcbd9e3165f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NVIC__Register__Definitions.html#gad3652891fd1762d24da3ddcbd9e3165f">NVIC_ICER2</a>&#160;&#160;&#160;(*(volatile uint32_t *)(<a class="el" href="group__CORTEX__M4__BASE__ADDRESSES.html#gaa0288691785a5f868238e0468b39523d">NVIC_BASE</a> + 0x88))</td></tr>
<tr class="memdesc:gad3652891fd1762d24da3ddcbd9e3165f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Clear Enable Register 2 (ICER2) Used to disable interrupts 64 to 95. Write a 1 to the corresponding bit position to disable an interrupt. <br /></td></tr>
<tr class="separator:gad3652891fd1762d24da3ddcbd9e3165f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Macros for accessing NVIC registers. </p>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
