GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/timo/Verilog/8sc_tang_nano_20k/src/alu.v'
Analyzing Verilog file '/home/timo/Verilog/8sc_tang_nano_20k/src/d_register.v'
Analyzing Verilog file '/home/timo/Verilog/8sc_tang_nano_20k/src/d_flipflop.v'
Analyzing Verilog file '/home/timo/Verilog/8sc_tang_nano_20k/src/register_file.v'
Analyzing Verilog file '/home/timo/Verilog/8sc_tang_nano_20k/src/negator.v'
Analyzing Verilog file '/home/timo/Verilog/8sc_tang_nano_20k/src/control_unit.v'
Analyzing Verilog file '/home/timo/Verilog/8sc_tang_nano_20k/src/instruction_rom.v'
Analyzing Verilog file '/home/timo/Verilog/8sc_tang_nano_20k/src/memory.v'
Analyzing Verilog file '/home/timo/Verilog/8sc_tang_nano_20k/src/top.v'
Undeclared symbol 'parsed_direction', assumed default net type 'wire'("/home/timo/Verilog/8sc_tang_nano_20k/src/top.v":61)
Compiling module 'top'("/home/timo/Verilog/8sc_tang_nano_20k/src/top.v":1)
Compiling module 'd_register'("/home/timo/Verilog/8sc_tang_nano_20k/src/d_register.v":1)
Compiling module 'd_flipflop'("/home/timo/Verilog/8sc_tang_nano_20k/src/d_flipflop.v":1)
Compiling module 'memory'("/home/timo/Verilog/8sc_tang_nano_20k/src/memory.v":1)
Compiling module 'instruction_rom'("/home/timo/Verilog/8sc_tang_nano_20k/src/instruction_rom.v":1)
Compiling module 'alu'("/home/timo/Verilog/8sc_tang_nano_20k/src/alu.v":1)
Compiling module 'negator'("/home/timo/Verilog/8sc_tang_nano_20k/src/negator.v":1)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("/home/timo/Verilog/8sc_tang_nano_20k/src/negator.v":12)
Compiling module 'control_unit'("/home/timo/Verilog/8sc_tang_nano_20k/src/control_unit.v":1)
Compiling module 'register_file'("/home/timo/Verilog/8sc_tang_nano_20k/src/register_file.v":1)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "d_flipflop" instantiated to "gt_flipflop" is swept in optimizing("/home/timo/Verilog/8sc_tang_nano_20k/src/top.v":76)
WARN  (NL0002) : The module "negator" instantiated to "negate" is swept in optimizing("/home/timo/Verilog/8sc_tang_nano_20k/src/top.v":84)
[95%] Generate netlist file "/home/timo/Verilog/8sc_tang_nano_20k/impl/gwsynthesis/8sc_tang_nano_20k.vg" completed
[100%] Generate report file "/home/timo/Verilog/8sc_tang_nano_20k/impl/gwsynthesis/8sc_tang_nano_20k_syn.rpt.html" completed
GowinSynthesis finish
