{"vcs1":{"timestamp_begin":1730915281.625097560, "rt":1.77, "ut":0.38, "st":0.26}}
{"vcselab":{"timestamp_begin":1730915283.492920905, "rt":1.13, "ut":0.28, "st":0.17}}
{"link":{"timestamp_begin":1730915284.715237497, "rt":0.35, "ut":0.12, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730915280.809691037}
{"VCS_COMP_START_TIME": 1730915280.809691037}
{"VCS_COMP_END_TIME": 1730915286.407283338}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 329760}}
{"stitch_vcselab": {"peak_mem": 215160}}
