Command: vcs -full64 -ntb_opts uvm-1.2 -debug_all -l elab.log -sim_res=1ns -cm line+tgl+branch \
-cm_hier cm.cfg -top tb -o tb.simv
Doing common elaboration 
                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Thu Jul 30 14:27:43 2020
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all -debug_region+cell+encrypt' instead.

Top Level Modules:
       tb
       uvm_custom_install_recording
TimeScale is 1 ns / 1 ns

Warning-[CM-HIER-FNF] File not found
  The file 'cm.cfg' (given by '-cm_hier' option) does not exist.
  The option will be ignored. Please make sure that the file exists.

VCS Coverage Metrics Release O-2018.09-SP2_Full64 Copyright (c) 1991-2018 by Synopsys Inc.
Starting vcs inline pass...
10 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling package uvm_pkg
recompiling package rsa_pkg
recompiling module tb
recompiling package _vcs_DPI_package
recompiling package _vcs_msglog
recompiling module uvm_custom_install_recording
recompiling module rsa_intf
recompiling module v_ARS_RSACypher
recompiling module v_ARS_modmult
All of 10 modules done
make[1]: Entering directory '/home/chongyu/project/rsa_uvm/v_file/sim/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
g++ -w  -pipe -DVCSMX -DUVM_DPI_DO_TYPE_CHECK -fPIC -O -I/opt/synopsys/vcs/O-2018.09-SP2/include \
-c /opt/synopsys/vcs/O-2018.09-SP2/etc/uvm-1.2/dpi/uvm_dpi.cc
if [ -x ../tb.simv ]; then chmod -x ../tb.simv; fi
g++  -o ../tb.simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/tb.simv.daidir/ -Wl,-rpath=./tb.simv.daidir/ \
-Wl,-rpath='$ORIGIN'/tb.simv.daidir//scsim.db.dir  -rdynamic -Wl,-rpath=/opt/synopsys/vcs/O-2018.09-SP2/linux64/lib \
-L/opt/synopsys/vcs/O-2018.09-SP2/linux64/lib uvm_dpi.o   objs/amcQw_d.o   _21693_archive_1.so \
SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lzerosoft_rt_stubs -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim \
-lreader_common /opt/synopsys/vcs/O-2018.09-SP2/linux64/lib/libBA.a -luclinative \
/opt/synopsys/vcs/O-2018.09-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive -lvcsucli \
-Wl,-no-whole-archive       ./../tb.simv.daidir/vc_hdrs.o    /opt/synopsys/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
-ldl  -lc -lm -lpthread -ldl 
../tb.simv up to date
make[1]: Leaving directory '/home/chongyu/project/rsa_uvm/v_file/sim/csrc'
CPU time: 9.986 seconds to compile + .433 seconds to elab + .783 seconds to link
