#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x129e06980 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x129e06bf0 .scope module, "addr_counter" "addr_counter" 3 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "evt_in";
    .port_info 3 /OUTPUT 4 "hcount_out";
    .port_info 4 /OUTPUT 3 "vcount_out";
P_0x129e06d60 .param/l "HCOUNT" 0 3 4, +C4<00000000000000000000000000001010>;
P_0x129e06da0 .param/l "VCOUNT" 0 3 5, +C4<00000000000000000000000000000101>;
o0x120008010 .functor BUFZ 1, C4<z>; HiZ drive
v0x12b014ec0_0 .net "clk_in", 0 0, o0x120008010;  0 drivers
o0x120008070 .functor BUFZ 1, C4<z>; HiZ drive
v0x12b014fa0_0 .net "evt_in", 0 0, o0x120008070;  0 drivers
v0x12b015030_0 .net "hcount_out", 3 0, v0x12b0144b0_0;  1 drivers
v0x12b0150e0_0 .net "increment_vcount", 0 0, v0x12b014610_0;  1 drivers
o0x1200080d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12b0151b0_0 .net "rst_in", 0 0, o0x1200080d0;  0 drivers
v0x12b0152c0_0 .net "vcount_out", 2 0, v0x12b014bb0_0;  1 drivers
S_0x12b004080 .scope module, "hcounter" "spec_evt_counter" 3 16, 4 2 0, S_0x129e06bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "evt_in";
    .port_info 3 /OUTPUT 4 "count_out";
    .port_info 4 /OUTPUT 1 "hit_max_out_almost";
P_0x12b004250 .param/l "MAX_COUNT" 0 4 4, +C4<00000000000000000000000000001010>;
v0x12b004400_0 .net "clk_in", 0 0, o0x120008010;  alias, 0 drivers
v0x12b0144b0_0 .var "count_out", 3 0;
v0x12b014560_0 .net "evt_in", 0 0, o0x120008070;  alias, 0 drivers
v0x12b014610_0 .var "hit_max_out_almost", 0 0;
v0x12b0146b0_0 .net "rst_in", 0 0, o0x1200080d0;  alias, 0 drivers
E_0x12b0043a0 .event posedge, v0x12b004400_0;
S_0x12b014810 .scope module, "vcounter" "spec_evt_counter" 3 25, 4 2 0, S_0x129e06bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "evt_in";
    .port_info 3 /OUTPUT 3 "count_out";
    .port_info 4 /OUTPUT 1 "hit_max_out_almost";
P_0x12b0149d0 .param/l "MAX_COUNT" 0 4 4, +C4<00000000000000000000000000000101>;
v0x12b014b00_0 .net "clk_in", 0 0, o0x120008010;  alias, 0 drivers
v0x12b014bb0_0 .var "count_out", 2 0;
v0x12b014c40_0 .net "evt_in", 0 0, v0x12b014610_0;  alias, 1 drivers
v0x12b014d10_0 .var "hit_max_out_almost", 0 0;
v0x12b014da0_0 .net "rst_in", 0 0, o0x1200080d0;  alias, 0 drivers
S_0x129e06f00 .scope module, "cocotb_iverilog_dump" "cocotb_iverilog_dump" 5 1;
 .timescale -9 -12;
    .scope S_0x12b004080;
T_0 ;
    %wait E_0x12b0043a0;
    %load/vec4 v0x12b0146b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12b0144b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b014610_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x12b0144b0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.4, 4;
    %load/vec4 v0x12b014560_0;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x12b0144b0_0;
    %load/vec4 v0x12b014560_0;
    %pad/u 4;
    %add;
    %assign/vec4 v0x12b0144b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12b014610_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x12b0144b0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0x12b014560_0;
    %and;
T_0.7;
    %flag_set/vec4 8;
    %jmp/0 T_0.5, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_0.6, 8;
T_0.5 ; End of true expr.
    %load/vec4 v0x12b0144b0_0;
    %load/vec4 v0x12b014560_0;
    %pad/u 4;
    %add;
    %jmp/0 T_0.6, 8;
 ; End of false expr.
    %blend;
T_0.6;
    %assign/vec4 v0x12b0144b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b014610_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12b014810;
T_1 ;
    %wait E_0x12b0043a0;
    %load/vec4 v0x12b014da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12b014bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b014d10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12b014bb0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.4, 4;
    %load/vec4 v0x12b014c40_0;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x12b014bb0_0;
    %load/vec4 v0x12b014c40_0;
    %pad/u 3;
    %add;
    %assign/vec4 v0x12b014bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12b014d10_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x12b014bb0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.7, 4;
    %load/vec4 v0x12b014c40_0;
    %and;
T_1.7;
    %flag_set/vec4 8;
    %jmp/0 T_1.5, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_1.6, 8;
T_1.5 ; End of true expr.
    %load/vec4 v0x12b014bb0_0;
    %load/vec4 v0x12b014c40_0;
    %pad/u 3;
    %add;
    %jmp/0 T_1.6, 8;
 ; End of false expr.
    %blend;
T_1.6;
    %assign/vec4 v0x12b014bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b014d10_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x129e06f00;
T_2 ;
    %vpi_call/w 5 3 "$dumpfile", "/Users/remi/Desktop/fpga-depth-mapping/peripheral_fpga/sim/sim_build/addr_counter.fst" {0 0 0};
    %vpi_call/w 5 4 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x129e06bf0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "/Users/remi/Desktop/fpga-depth-mapping/peripheral_fpga/hdl/addr_counter.sv";
    "/Users/remi/Desktop/fpga-depth-mapping/peripheral_fpga/hdl/spec_evt_counter.sv";
    "/Users/remi/Desktop/fpga-depth-mapping/peripheral_fpga/sim/sim_build/cocotb_iverilog_dump.v";
