{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 25 11:41:51 2019 " "Info: Processing started: Mon Feb 25 11:41:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rs232_ku -c rs232_ku " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rs232_ku -c rs232_ku" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rs232_ku.v(113) " "Warning (10268): Verilog HDL information at rs232_ku.v(113): always construct contains both blocking and non-blocking assignments" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 113 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rs232_ku.v(156) " "Warning (10268): Verilog HDL information at rs232_ku.v(156): always construct contains both blocking and non-blocking assignments" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 156 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_ku.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file rs232_ku.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232_ku " "Info: Found entity 1: rs232_ku" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 BaudTickGen " "Info: Found entity 2: BaudTickGen" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 197 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Info: Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen BaudTickGen:inst " "Info: Elaborating entity \"BaudTickGen\" for hierarchy \"BaudTickGen:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 88 248 344 184 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_ku rs232_ku:inst1 " "Info: Elaborating entity \"rs232_ku\" for hierarchy \"rs232_ku:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 136 656 808 264 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter rs232_ku.v(14) " "Warning (10036): Verilog HDL or VHDL warning at rs232_ku.v(14): object \"counter\" assigned a value but never read" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "code rs232_ku.v(16) " "Warning (10036): Verilog HDL or VHDL warning at rs232_ku.v(16): object \"code\" assigned a value but never read" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "voltage rs232_ku.v(17) " "Warning (10036): Verilog HDL or VHDL warning at rs232_ku.v(17): object \"voltage\" assigned a value but never read" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "power rs232_ku.v(18) " "Warning (10036): Verilog HDL or VHDL warning at rs232_ku.v(18): object \"power\" assigned a value but never read" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "k rs232_ku.v(24) " "Warning (10036): Verilog HDL or VHDL warning at rs232_ku.v(24): object \"k\" assigned a value but never read" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j rs232_ku.v(25) " "Warning (10036): Verilog HDL or VHDL warning at rs232_ku.v(25): object \"j\" assigned a value but never read" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 rs232_ku.v(55) " "Warning (10230): Verilog HDL assignment warning at rs232_ku.v(55): truncated value with size 32 to match size of target (3)" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "194 8 rs232_ku.v(121) " "Warning (10230): Verilog HDL assignment warning at rs232_ku.v(121): truncated value with size 194 to match size of target (8)" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 rs232_ku.v(125) " "Warning (10230): Verilog HDL assignment warning at rs232_ku.v(125): truncated value with size 32 to match size of target (10)" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen rs232_ku:inst1\|BaudTickGen:tickgen " "Info: Elaborating entity \"BaudTickGen\" for hierarchy \"rs232_ku:inst1\|BaudTickGen:tickgen\"" {  } { { "rs232_ku.v" "tickgen" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.map.smsg " "Info: Generated suppressed messages file C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "219 " "Info: Implemented 219 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "208 " "Info: Implemented 208 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 25 11:42:03 2019 " "Info: Processing ended: Mon Feb 25 11:42:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 25 11:42:07 2019 " "Info: Processing started: Mon Feb 25 11:42:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off rs232_ku -c rs232_ku " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off rs232_ku -c rs232_ku" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "rs232_ku EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"rs232_ku\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/rs232_ku/" 0 { } { { 0 { 0 ""} 0 500 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/rs232_ku/" 0 { } { { 0 { 0 ""} 0 501 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/rs232_ku/" 0 { } { { 0 { 0 ""} 0 502 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 11 " "Critical Warning: No exact pin location assignment(s) for 1 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk2 " "Info: Pin clk2 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk2 } } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 176 488 656 192 "clk2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/rs232_ku/" 0 { } { { 0 { 0 ""} 0 191 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk2 (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk2 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs232_ku:inst1\|m\[2\] " "Info: Destination node rs232_ku:inst1\|m\[2\]" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs232_ku:inst1|m[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/rs232_ku/" 0 { } { { 0 { 0 ""} 0 40 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk2 } } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 176 488 656 192 "clk2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/rs232_ku/" 0 { } { { 0 { 0 ""} 0 191 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN D12 (CLK10, LVDSCLK5n, Input)) " "Info: Automatically promoted node clk (placed in PIN D12 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 112 80 248 128 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/rs232_ku/" 0 { } { { 0 { 0 ""} 0 187 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rs232_ku:inst1\|m\[2\]  " "Info: Automatically promoted node rs232_ku:inst1\|m\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs232_ku:inst1\|m\[2\]~0 " "Info: Destination node rs232_ku:inst1\|m\[2\]~0" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs232_ku:inst1|m[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/rs232_ku/" 0 { } { { 0 { 0 ""} 0 231 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCK " "Info: Destination node SCK" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SCK } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCK" } } } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 160 808 984 176 "SCK" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/rs232_ku/" 0 { } { { 0 { 0 ""} 0 189 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs232_ku:inst1|m[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/rs232_ku/" 0 { } { { 0 { 0 ""} 0 40 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "fpga_clk " "Warning: Node \"fpga_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fpga_clk" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.567 ns register register " "Info: Estimated most critical path is register to register delay of 6.567 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rs232_ku:inst1\|TxD_shift\[0\] 1 REG LAB_X34_Y10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X34_Y10; Fanout = 1; REG Node = 'rs232_ku:inst1\|TxD_shift\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs232_ku:inst1|TxD_shift[0] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.656 ns) + CELL(0.545 ns) 2.201 ns rs232_ku:inst1\|TxD~0 2 COMB LAB_X12_Y12 1 " "Info: 2: + IC(1.656 ns) + CELL(0.545 ns) = 2.201 ns; Loc. = LAB_X12_Y12; Fanout = 1; COMB Node = 'rs232_ku:inst1\|TxD~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.201 ns" { rs232_ku:inst1|TxD_shift[0] rs232_ku:inst1|TxD~0 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.322 ns) 4.333 ns rs232_ku:inst1\|TxD~1 3 COMB LAB_X22_Y8 1 " "Info: 3: + IC(1.810 ns) + CELL(0.322 ns) = 4.333 ns; Loc. = LAB_X22_Y8; Fanout = 1; COMB Node = 'rs232_ku:inst1\|TxD~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.132 ns" { rs232_ku:inst1|TxD~0 rs232_ku:inst1|TxD~1 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.816 ns) + CELL(0.322 ns) 6.471 ns rs232_ku:inst1\|TxD~2 4 COMB LAB_X6_Y5 1 " "Info: 4: + IC(1.816 ns) + CELL(0.322 ns) = 6.471 ns; Loc. = LAB_X6_Y5; Fanout = 1; COMB Node = 'rs232_ku:inst1\|TxD~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.138 ns" { rs232_ku:inst1|TxD~1 rs232_ku:inst1|TxD~2 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.567 ns rs232_ku:inst1\|TxD 5 REG LAB_X6_Y5 2 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 6.567 ns; Loc. = LAB_X6_Y5; Fanout = 2; REG Node = 'rs232_ku:inst1\|TxD'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { rs232_ku:inst1|TxD~2 rs232_ku:inst1|TxD } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.285 ns ( 19.57 % ) " "Info: Total cell delay = 1.285 ns ( 19.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.282 ns ( 80.43 % ) " "Info: Total interconnect delay = 5.282 ns ( 80.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.567 ns" { rs232_ku:inst1|TxD_shift[0] rs232_ku:inst1|TxD~0 rs232_ku:inst1|TxD~1 rs232_ku:inst1|TxD~2 rs232_ku:inst1|TxD } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X25_Y14 X37_Y27 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "6 " "Warning: Found 6 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tick 0 " "Info: Pin \"tick\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCK 0 " "Info: Pin \"SCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOSI 0 " "Info: Pin \"MOSI\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS1 0 " "Info: Pin \"SS1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TxD 0 " "Info: Pin \"TxD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TxD_busy 0 " "Info: Pin \"TxD_busy\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 25 11:42:25 2019 " "Info: Processing ended: Mon Feb 25 11:42:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 25 11:42:29 2019 " "Info: Processing started: Mon Feb 25 11:42:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off rs232_ku -c rs232_ku " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off rs232_ku -c rs232_ku" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 25 11:42:33 2019 " "Info: Processing ended: Mon Feb 25 11:42:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 25 11:42:38 2019 " "Info: Processing started: Mon Feb 25 11:42:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off rs232_ku -c rs232_ku --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off rs232_ku -c rs232_ku --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 112 80 248 128 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk2 " "Info: Assuming node \"clk2\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 176 488 656 192 "clk2" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "rs232_ku:inst1\|m\[2\] " "Info: Detected ripple clock \"rs232_ku:inst1\|m\[2\]\" as buffer" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 12 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rs232_ku:inst1\|m\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register BaudTickGen:inst\|Acc\[1\] register BaudTickGen:inst\|Acc\[16\] 350.39 MHz 2.854 ns Internal " "Info: Clock \"clk\" has Internal fmax of 350.39 MHz between source register \"BaudTickGen:inst\|Acc\[1\]\" and destination register \"BaudTickGen:inst\|Acc\[16\]\" (period= 2.854 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.615 ns + Longest register register " "Info: + Longest register to register delay is 2.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BaudTickGen:inst\|Acc\[1\] 1 REG LCFF_X14_Y9_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y9_N1; Fanout = 2; REG Node = 'BaudTickGen:inst\|Acc\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BaudTickGen:inst|Acc[1] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.495 ns) 0.847 ns BaudTickGen:inst\|Acc\[1\]~17 2 COMB LCCOMB_X14_Y9_N0 2 " "Info: 2: + IC(0.352 ns) + CELL(0.495 ns) = 0.847 ns; Loc. = LCCOMB_X14_Y9_N0; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Acc\[1\]~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { BaudTickGen:inst|Acc[1] BaudTickGen:inst|Acc[1]~17 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.927 ns BaudTickGen:inst\|Acc\[2\]~19 3 COMB LCCOMB_X14_Y9_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.927 ns; Loc. = LCCOMB_X14_Y9_N2; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Acc\[2\]~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Acc[1]~17 BaudTickGen:inst|Acc[2]~19 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.007 ns BaudTickGen:inst\|Acc\[3\]~21 4 COMB LCCOMB_X14_Y9_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.007 ns; Loc. = LCCOMB_X14_Y9_N4; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Acc\[3\]~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Acc[2]~19 BaudTickGen:inst|Acc[3]~21 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.087 ns BaudTickGen:inst\|Acc\[4\]~23 5 COMB LCCOMB_X14_Y9_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.087 ns; Loc. = LCCOMB_X14_Y9_N6; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Acc\[4\]~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Acc[3]~21 BaudTickGen:inst|Acc[4]~23 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.167 ns BaudTickGen:inst\|Acc\[5\]~25 6 COMB LCCOMB_X14_Y9_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.167 ns; Loc. = LCCOMB_X14_Y9_N8; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Acc\[5\]~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Acc[4]~23 BaudTickGen:inst|Acc[5]~25 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.247 ns BaudTickGen:inst\|Acc\[6\]~27 7 COMB LCCOMB_X14_Y9_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.247 ns; Loc. = LCCOMB_X14_Y9_N10; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Acc\[6\]~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Acc[5]~25 BaudTickGen:inst|Acc[6]~27 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.327 ns BaudTickGen:inst\|Acc\[7\]~29 8 COMB LCCOMB_X14_Y9_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.327 ns; Loc. = LCCOMB_X14_Y9_N12; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Acc\[7\]~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Acc[6]~27 BaudTickGen:inst|Acc[7]~29 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.501 ns BaudTickGen:inst\|Acc\[8\]~31 9 COMB LCCOMB_X14_Y9_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 1.501 ns; Loc. = LCCOMB_X14_Y9_N14; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Acc\[8\]~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { BaudTickGen:inst|Acc[7]~29 BaudTickGen:inst|Acc[8]~31 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.581 ns BaudTickGen:inst\|Acc\[9\]~33 10 COMB LCCOMB_X14_Y9_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 1.581 ns; Loc. = LCCOMB_X14_Y9_N16; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Acc\[9\]~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Acc[8]~31 BaudTickGen:inst|Acc[9]~33 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.661 ns BaudTickGen:inst\|Acc\[10\]~35 11 COMB LCCOMB_X14_Y9_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 1.661 ns; Loc. = LCCOMB_X14_Y9_N18; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Acc\[10\]~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Acc[9]~33 BaudTickGen:inst|Acc[10]~35 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.741 ns BaudTickGen:inst\|Acc\[11\]~37 12 COMB LCCOMB_X14_Y9_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 1.741 ns; Loc. = LCCOMB_X14_Y9_N20; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Acc\[11\]~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Acc[10]~35 BaudTickGen:inst|Acc[11]~37 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.821 ns BaudTickGen:inst\|Acc\[12\]~39 13 COMB LCCOMB_X14_Y9_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 1.821 ns; Loc. = LCCOMB_X14_Y9_N22; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Acc\[12\]~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Acc[11]~37 BaudTickGen:inst|Acc[12]~39 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.901 ns BaudTickGen:inst\|Acc\[13\]~41 14 COMB LCCOMB_X14_Y9_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 1.901 ns; Loc. = LCCOMB_X14_Y9_N24; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Acc\[13\]~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Acc[12]~39 BaudTickGen:inst|Acc[13]~41 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.981 ns BaudTickGen:inst\|Acc\[14\]~43 15 COMB LCCOMB_X14_Y9_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 1.981 ns; Loc. = LCCOMB_X14_Y9_N26; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Acc\[14\]~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Acc[13]~41 BaudTickGen:inst|Acc[14]~43 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.061 ns BaudTickGen:inst\|Acc\[15\]~45 16 COMB LCCOMB_X14_Y9_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.061 ns; Loc. = LCCOMB_X14_Y9_N28; Fanout = 1; COMB Node = 'BaudTickGen:inst\|Acc\[15\]~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Acc[14]~43 BaudTickGen:inst|Acc[15]~45 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.519 ns BaudTickGen:inst\|Acc\[16\]~46 17 COMB LCCOMB_X14_Y9_N30 1 " "Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 2.519 ns; Loc. = LCCOMB_X14_Y9_N30; Fanout = 1; COMB Node = 'BaudTickGen:inst\|Acc\[16\]~46'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { BaudTickGen:inst|Acc[15]~45 BaudTickGen:inst|Acc[16]~46 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.615 ns BaudTickGen:inst\|Acc\[16\] 18 REG LCFF_X14_Y9_N31 1 " "Info: 18: + IC(0.000 ns) + CELL(0.096 ns) = 2.615 ns; Loc. = LCFF_X14_Y9_N31; Fanout = 1; REG Node = 'BaudTickGen:inst\|Acc\[16\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { BaudTickGen:inst|Acc[16]~46 BaudTickGen:inst|Acc[16] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.263 ns ( 86.54 % ) " "Info: Total cell delay = 2.263 ns ( 86.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.352 ns ( 13.46 % ) " "Info: Total interconnect delay = 0.352 ns ( 13.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.615 ns" { BaudTickGen:inst|Acc[1] BaudTickGen:inst|Acc[1]~17 BaudTickGen:inst|Acc[2]~19 BaudTickGen:inst|Acc[3]~21 BaudTickGen:inst|Acc[4]~23 BaudTickGen:inst|Acc[5]~25 BaudTickGen:inst|Acc[6]~27 BaudTickGen:inst|Acc[7]~29 BaudTickGen:inst|Acc[8]~31 BaudTickGen:inst|Acc[9]~33 BaudTickGen:inst|Acc[10]~35 BaudTickGen:inst|Acc[11]~37 BaudTickGen:inst|Acc[12]~39 BaudTickGen:inst|Acc[13]~41 BaudTickGen:inst|Acc[14]~43 BaudTickGen:inst|Acc[15]~45 BaudTickGen:inst|Acc[16]~46 BaudTickGen:inst|Acc[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.615 ns" { BaudTickGen:inst|Acc[1] {} BaudTickGen:inst|Acc[1]~17 {} BaudTickGen:inst|Acc[2]~19 {} BaudTickGen:inst|Acc[3]~21 {} BaudTickGen:inst|Acc[4]~23 {} BaudTickGen:inst|Acc[5]~25 {} BaudTickGen:inst|Acc[6]~27 {} BaudTickGen:inst|Acc[7]~29 {} BaudTickGen:inst|Acc[8]~31 {} BaudTickGen:inst|Acc[9]~33 {} BaudTickGen:inst|Acc[10]~35 {} BaudTickGen:inst|Acc[11]~37 {} BaudTickGen:inst|Acc[12]~39 {} BaudTickGen:inst|Acc[13]~41 {} BaudTickGen:inst|Acc[14]~43 {} BaudTickGen:inst|Acc[15]~45 {} BaudTickGen:inst|Acc[16]~46 {} BaudTickGen:inst|Acc[16] {} } { 0.000ns 0.352ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.834 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 112 80 248 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.244 ns clk~clkctrl 2 COMB CLKCTRL_G11 16 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 112 80 248 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.834 ns BaudTickGen:inst\|Acc\[16\] 3 REG LCFF_X14_Y9_N31 1 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.834 ns; Loc. = LCFF_X14_Y9_N31; Fanout = 1; REG Node = 'BaudTickGen:inst\|Acc\[16\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl BaudTickGen:inst|Acc[16] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 56.74 % ) " "Info: Total cell delay = 1.608 ns ( 56.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 43.26 % ) " "Info: Total interconnect delay = 1.226 ns ( 43.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clk clk~clkctrl BaudTickGen:inst|Acc[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clk {} clk~combout {} clk~clkctrl {} BaudTickGen:inst|Acc[16] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.834 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 112 80 248 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.244 ns clk~clkctrl 2 COMB CLKCTRL_G11 16 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 112 80 248 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.834 ns BaudTickGen:inst\|Acc\[1\] 3 REG LCFF_X14_Y9_N1 2 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.834 ns; Loc. = LCFF_X14_Y9_N1; Fanout = 2; REG Node = 'BaudTickGen:inst\|Acc\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl BaudTickGen:inst|Acc[1] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 56.74 % ) " "Info: Total cell delay = 1.608 ns ( 56.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 43.26 % ) " "Info: Total interconnect delay = 1.226 ns ( 43.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clk clk~clkctrl BaudTickGen:inst|Acc[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clk {} clk~combout {} clk~clkctrl {} BaudTickGen:inst|Acc[1] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clk clk~clkctrl BaudTickGen:inst|Acc[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clk {} clk~combout {} clk~clkctrl {} BaudTickGen:inst|Acc[16] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clk clk~clkctrl BaudTickGen:inst|Acc[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clk {} clk~combout {} clk~clkctrl {} BaudTickGen:inst|Acc[1] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.615 ns" { BaudTickGen:inst|Acc[1] BaudTickGen:inst|Acc[1]~17 BaudTickGen:inst|Acc[2]~19 BaudTickGen:inst|Acc[3]~21 BaudTickGen:inst|Acc[4]~23 BaudTickGen:inst|Acc[5]~25 BaudTickGen:inst|Acc[6]~27 BaudTickGen:inst|Acc[7]~29 BaudTickGen:inst|Acc[8]~31 BaudTickGen:inst|Acc[9]~33 BaudTickGen:inst|Acc[10]~35 BaudTickGen:inst|Acc[11]~37 BaudTickGen:inst|Acc[12]~39 BaudTickGen:inst|Acc[13]~41 BaudTickGen:inst|Acc[14]~43 BaudTickGen:inst|Acc[15]~45 BaudTickGen:inst|Acc[16]~46 BaudTickGen:inst|Acc[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.615 ns" { BaudTickGen:inst|Acc[1] {} BaudTickGen:inst|Acc[1]~17 {} BaudTickGen:inst|Acc[2]~19 {} BaudTickGen:inst|Acc[3]~21 {} BaudTickGen:inst|Acc[4]~23 {} BaudTickGen:inst|Acc[5]~25 {} BaudTickGen:inst|Acc[6]~27 {} BaudTickGen:inst|Acc[7]~29 {} BaudTickGen:inst|Acc[8]~31 {} BaudTickGen:inst|Acc[9]~33 {} BaudTickGen:inst|Acc[10]~35 {} BaudTickGen:inst|Acc[11]~37 {} BaudTickGen:inst|Acc[12]~39 {} BaudTickGen:inst|Acc[13]~41 {} BaudTickGen:inst|Acc[14]~43 {} BaudTickGen:inst|Acc[15]~45 {} BaudTickGen:inst|Acc[16]~46 {} BaudTickGen:inst|Acc[16] {} } { 0.000ns 0.352ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clk clk~clkctrl BaudTickGen:inst|Acc[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clk {} clk~combout {} clk~clkctrl {} BaudTickGen:inst|Acc[16] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clk clk~clkctrl BaudTickGen:inst|Acc[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clk {} clk~combout {} clk~clkctrl {} BaudTickGen:inst|Acc[1] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk2 register rs232_ku:inst1\|count2\[0\] register rs232_ku:inst1\|TxD 161.08 MHz 6.208 ns Internal " "Info: Clock \"clk2\" has Internal fmax of 161.08 MHz between source register \"rs232_ku:inst1\|count2\[0\]\" and destination register \"rs232_ku:inst1\|TxD\" (period= 6.208 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.979 ns + Longest register register " "Info: + Longest register to register delay is 5.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rs232_ku:inst1\|count2\[0\] 1 REG LCFF_X22_Y8_N31 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y8_N31; Fanout = 4; REG Node = 'rs232_ku:inst1\|count2\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs232_ku:inst1|count2[0] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.809 ns) + CELL(0.322 ns) 2.131 ns rs232_ku:inst1\|TxD~0 2 COMB LCCOMB_X12_Y12_N10 1 " "Info: 2: + IC(1.809 ns) + CELL(0.322 ns) = 2.131 ns; Loc. = LCCOMB_X12_Y12_N10; Fanout = 1; COMB Node = 'rs232_ku:inst1\|TxD~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.131 ns" { rs232_ku:inst1|count2[0] rs232_ku:inst1|TxD~0 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.727 ns) + CELL(0.178 ns) 4.036 ns rs232_ku:inst1\|TxD~1 3 COMB LCCOMB_X22_Y8_N8 1 " "Info: 3: + IC(1.727 ns) + CELL(0.178 ns) = 4.036 ns; Loc. = LCCOMB_X22_Y8_N8; Fanout = 1; COMB Node = 'rs232_ku:inst1\|TxD~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { rs232_ku:inst1|TxD~0 rs232_ku:inst1|TxD~1 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.669 ns) + CELL(0.178 ns) 5.883 ns rs232_ku:inst1\|TxD~2 4 COMB LCCOMB_X6_Y5_N0 1 " "Info: 4: + IC(1.669 ns) + CELL(0.178 ns) = 5.883 ns; Loc. = LCCOMB_X6_Y5_N0; Fanout = 1; COMB Node = 'rs232_ku:inst1\|TxD~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.847 ns" { rs232_ku:inst1|TxD~1 rs232_ku:inst1|TxD~2 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.979 ns rs232_ku:inst1\|TxD 5 REG LCFF_X6_Y5_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 5.979 ns; Loc. = LCFF_X6_Y5_N1; Fanout = 2; REG Node = 'rs232_ku:inst1\|TxD'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { rs232_ku:inst1|TxD~2 rs232_ku:inst1|TxD } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.774 ns ( 12.95 % ) " "Info: Total cell delay = 0.774 ns ( 12.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.205 ns ( 87.05 % ) " "Info: Total interconnect delay = 5.205 ns ( 87.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.979 ns" { rs232_ku:inst1|count2[0] rs232_ku:inst1|TxD~0 rs232_ku:inst1|TxD~1 rs232_ku:inst1|TxD~2 rs232_ku:inst1|TxD } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.979 ns" { rs232_ku:inst1|count2[0] {} rs232_ku:inst1|TxD~0 {} rs232_ku:inst1|TxD~1 {} rs232_ku:inst1|TxD~2 {} rs232_ku:inst1|TxD {} } { 0.000ns 1.809ns 1.727ns 1.669ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.010 ns - Smallest " "Info: - Smallest clock skew is 0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 destination 2.856 ns + Shortest register " "Info: + Shortest clock path from clock \"clk2\" to destination register is 2.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk2 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 176 488 656 192 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk2~clkctrl 2 COMB CLKCTRL_G2 64 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 64; COMB Node = 'clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk2 clk2~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 176 488 656 192 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 2.856 ns rs232_ku:inst1\|TxD 3 REG LCFF_X6_Y5_N1 2 " "Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.856 ns; Loc. = LCFF_X6_Y5_N1; Fanout = 2; REG Node = 'rs232_ku:inst1\|TxD'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { clk2~clkctrl rs232_ku:inst1|TxD } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.00 % ) " "Info: Total cell delay = 1.628 ns ( 57.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.228 ns ( 43.00 % ) " "Info: Total interconnect delay = 1.228 ns ( 43.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { clk2 clk2~clkctrl rs232_ku:inst1|TxD } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} rs232_ku:inst1|TxD {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 source 2.846 ns - Longest register " "Info: - Longest clock path from clock \"clk2\" to source register is 2.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk2 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 176 488 656 192 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk2~clkctrl 2 COMB CLKCTRL_G2 64 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 64; COMB Node = 'clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk2 clk2~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 176 488 656 192 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 2.846 ns rs232_ku:inst1\|count2\[0\] 3 REG LCFF_X22_Y8_N31 4 " "Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.846 ns; Loc. = LCFF_X22_Y8_N31; Fanout = 4; REG Node = 'rs232_ku:inst1\|count2\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { clk2~clkctrl rs232_ku:inst1|count2[0] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.20 % ) " "Info: Total cell delay = 1.628 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.218 ns ( 42.80 % ) " "Info: Total interconnect delay = 1.218 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clk2 clk2~clkctrl rs232_ku:inst1|count2[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} rs232_ku:inst1|count2[0] {} } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { clk2 clk2~clkctrl rs232_ku:inst1|TxD } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} rs232_ku:inst1|TxD {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clk2 clk2~clkctrl rs232_ku:inst1|count2[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} rs232_ku:inst1|count2[0] {} } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 156 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.979 ns" { rs232_ku:inst1|count2[0] rs232_ku:inst1|TxD~0 rs232_ku:inst1|TxD~1 rs232_ku:inst1|TxD~2 rs232_ku:inst1|TxD } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.979 ns" { rs232_ku:inst1|count2[0] {} rs232_ku:inst1|TxD~0 {} rs232_ku:inst1|TxD~1 {} rs232_ku:inst1|TxD~2 {} rs232_ku:inst1|TxD {} } { 0.000ns 1.809ns 1.727ns 1.669ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { clk2 clk2~clkctrl rs232_ku:inst1|TxD } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} rs232_ku:inst1|TxD {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clk2 clk2~clkctrl rs232_ku:inst1|count2[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} rs232_ku:inst1|count2[0] {} } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk2 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"clk2\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "rs232_ku:inst1\|m\[1\] rs232_ku:inst1\|m\[2\] clk2 117 ps " "Info: Found hold time violation between source  pin or register \"rs232_ku:inst1\|m\[1\]\" and destination pin or register \"rs232_ku:inst1\|m\[2\]\" for clock \"clk2\" (Hold time is 117 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.738 ns + Largest " "Info: + Largest clock skew is 0.738 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 destination 3.597 ns + Longest register " "Info: + Longest clock path from clock \"clk2\" to destination register is 3.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk2 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 176 488 656 192 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.969 ns) + CELL(0.602 ns) 3.597 ns rs232_ku:inst1\|m\[2\] 2 REG LCFF_X25_Y24_N1 3 " "Info: 2: + IC(1.969 ns) + CELL(0.602 ns) = 3.597 ns; Loc. = LCFF_X25_Y24_N1; Fanout = 3; REG Node = 'rs232_ku:inst1\|m\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.571 ns" { clk2 rs232_ku:inst1|m[2] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 45.26 % ) " "Info: Total cell delay = 1.628 ns ( 45.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.969 ns ( 54.74 % ) " "Info: Total interconnect delay = 1.969 ns ( 54.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.597 ns" { clk2 rs232_ku:inst1|m[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.597 ns" { clk2 {} clk2~combout {} rs232_ku:inst1|m[2] {} } { 0.000ns 0.000ns 1.969ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 source 2.859 ns - Shortest register " "Info: - Shortest clock path from clock \"clk2\" to source register is 2.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk2 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 176 488 656 192 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk2~clkctrl 2 COMB CLKCTRL_G2 64 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 64; COMB Node = 'clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk2 clk2~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 176 488 656 192 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 2.859 ns rs232_ku:inst1\|m\[1\] 3 REG LCFF_X25_Y24_N7 2 " "Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.859 ns; Loc. = LCFF_X25_Y24_N7; Fanout = 2; REG Node = 'rs232_ku:inst1\|m\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { clk2~clkctrl rs232_ku:inst1|m[1] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.94 % ) " "Info: Total cell delay = 1.628 ns ( 56.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.231 ns ( 43.06 % ) " "Info: Total interconnect delay = 1.231 ns ( 43.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clk2 clk2~clkctrl rs232_ku:inst1|m[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} rs232_ku:inst1|m[1] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.597 ns" { clk2 rs232_ku:inst1|m[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.597 ns" { clk2 {} clk2~combout {} rs232_ku:inst1|m[2] {} } { 0.000ns 0.000ns 1.969ns } { 0.000ns 1.026ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clk2 clk2~clkctrl rs232_ku:inst1|m[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} rs232_ku:inst1|m[1] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 54 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.630 ns - Shortest register register " "Info: - Shortest register to register delay is 0.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rs232_ku:inst1\|m\[1\] 1 REG LCFF_X25_Y24_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y24_N7; Fanout = 2; REG Node = 'rs232_ku:inst1\|m\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs232_ku:inst1|m[1] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.178 ns) 0.534 ns rs232_ku:inst1\|m\[2\]~0 2 COMB LCCOMB_X25_Y24_N0 1 " "Info: 2: + IC(0.356 ns) + CELL(0.178 ns) = 0.534 ns; Loc. = LCCOMB_X25_Y24_N0; Fanout = 1; COMB Node = 'rs232_ku:inst1\|m\[2\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { rs232_ku:inst1|m[1] rs232_ku:inst1|m[2]~0 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.630 ns rs232_ku:inst1\|m\[2\] 3 REG LCFF_X25_Y24_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.630 ns; Loc. = LCFF_X25_Y24_N1; Fanout = 3; REG Node = 'rs232_ku:inst1\|m\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { rs232_ku:inst1|m[2]~0 rs232_ku:inst1|m[2] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.274 ns ( 43.49 % ) " "Info: Total cell delay = 0.274 ns ( 43.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.356 ns ( 56.51 % ) " "Info: Total interconnect delay = 0.356 ns ( 56.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { rs232_ku:inst1|m[1] rs232_ku:inst1|m[2]~0 rs232_ku:inst1|m[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.630 ns" { rs232_ku:inst1|m[1] {} rs232_ku:inst1|m[2]~0 {} rs232_ku:inst1|m[2] {} } { 0.000ns 0.356ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.597 ns" { clk2 rs232_ku:inst1|m[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.597 ns" { clk2 {} clk2~combout {} rs232_ku:inst1|m[2] {} } { 0.000ns 0.000ns 1.969ns } { 0.000ns 1.026ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clk2 clk2~clkctrl rs232_ku:inst1|m[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} rs232_ku:inst1|m[1] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { rs232_ku:inst1|m[1] rs232_ku:inst1|m[2]~0 rs232_ku:inst1|m[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.630 ns" { rs232_ku:inst1|m[1] {} rs232_ku:inst1|m[2]~0 {} rs232_ku:inst1|m[2] {} } { 0.000ns 0.356ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "rs232_ku:inst1\|TxD_state\[2\] TxD_start clk2 1.814 ns register " "Info: tsu for register \"rs232_ku:inst1\|TxD_state\[2\]\" (data pin = \"TxD_start\", clock pin = \"clk2\") is 1.814 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.698 ns + Longest pin register " "Info: + Longest pin to register delay is 4.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns TxD_start 1 PIN PIN_L22 11 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 11; PIN Node = 'TxD_start'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TxD_start } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 192 488 656 208 "TxD_start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.175 ns) + CELL(0.544 ns) 3.745 ns rs232_ku:inst1\|Mux1~0 2 COMB LCCOMB_X22_Y8_N24 1 " "Info: 2: + IC(2.175 ns) + CELL(0.544 ns) = 3.745 ns; Loc. = LCCOMB_X22_Y8_N24; Fanout = 1; COMB Node = 'rs232_ku:inst1\|Mux1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { TxD_start rs232_ku:inst1|Mux1~0 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.545 ns) 4.602 ns rs232_ku:inst1\|Mux1~1 3 COMB LCCOMB_X22_Y8_N18 1 " "Info: 3: + IC(0.312 ns) + CELL(0.545 ns) = 4.602 ns; Loc. = LCCOMB_X22_Y8_N18; Fanout = 1; COMB Node = 'rs232_ku:inst1\|Mux1~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { rs232_ku:inst1|Mux1~0 rs232_ku:inst1|Mux1~1 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.698 ns rs232_ku:inst1\|TxD_state\[2\] 4 REG LCFF_X22_Y8_N19 11 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 4.698 ns; Loc. = LCFF_X22_Y8_N19; Fanout = 11; REG Node = 'rs232_ku:inst1\|TxD_state\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { rs232_ku:inst1|Mux1~1 rs232_ku:inst1|TxD_state[2] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.211 ns ( 47.06 % ) " "Info: Total cell delay = 2.211 ns ( 47.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.487 ns ( 52.94 % ) " "Info: Total interconnect delay = 2.487 ns ( 52.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.698 ns" { TxD_start rs232_ku:inst1|Mux1~0 rs232_ku:inst1|Mux1~1 rs232_ku:inst1|TxD_state[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.698 ns" { TxD_start {} TxD_start~combout {} rs232_ku:inst1|Mux1~0 {} rs232_ku:inst1|Mux1~1 {} rs232_ku:inst1|TxD_state[2] {} } { 0.000ns 0.000ns 2.175ns 0.312ns 0.000ns } { 0.000ns 1.026ns 0.544ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 156 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 destination 2.846 ns - Shortest register " "Info: - Shortest clock path from clock \"clk2\" to destination register is 2.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk2 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 176 488 656 192 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk2~clkctrl 2 COMB CLKCTRL_G2 64 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 64; COMB Node = 'clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk2 clk2~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 176 488 656 192 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 2.846 ns rs232_ku:inst1\|TxD_state\[2\] 3 REG LCFF_X22_Y8_N19 11 " "Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.846 ns; Loc. = LCFF_X22_Y8_N19; Fanout = 11; REG Node = 'rs232_ku:inst1\|TxD_state\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { clk2~clkctrl rs232_ku:inst1|TxD_state[2] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.20 % ) " "Info: Total cell delay = 1.628 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.218 ns ( 42.80 % ) " "Info: Total interconnect delay = 1.218 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clk2 clk2~clkctrl rs232_ku:inst1|TxD_state[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} rs232_ku:inst1|TxD_state[2] {} } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.698 ns" { TxD_start rs232_ku:inst1|Mux1~0 rs232_ku:inst1|Mux1~1 rs232_ku:inst1|TxD_state[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.698 ns" { TxD_start {} TxD_start~combout {} rs232_ku:inst1|Mux1~0 {} rs232_ku:inst1|Mux1~1 {} rs232_ku:inst1|TxD_state[2] {} } { 0.000ns 0.000ns 2.175ns 0.312ns 0.000ns } { 0.000ns 1.026ns 0.544ns 0.545ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clk2 clk2~clkctrl rs232_ku:inst1|TxD_state[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} rs232_ku:inst1|TxD_state[2] {} } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk2 SS1 rs232_ku:inst1\|SS1 13.392 ns register " "Info: tco from clock \"clk2\" to destination pin \"SS1\" through register \"rs232_ku:inst1\|SS1\" is 13.392 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 source 7.691 ns + Longest register " "Info: + Longest clock path from clock \"clk2\" to source register is 7.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk2 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 176 488 656 192 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.969 ns) + CELL(0.879 ns) 3.874 ns rs232_ku:inst1\|m\[2\] 2 REG LCFF_X25_Y24_N1 3 " "Info: 2: + IC(1.969 ns) + CELL(0.879 ns) = 3.874 ns; Loc. = LCFF_X25_Y24_N1; Fanout = 3; REG Node = 'rs232_ku:inst1\|m\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { clk2 rs232_ku:inst1|m[2] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.239 ns) + CELL(0.000 ns) 6.113 ns rs232_ku:inst1\|m\[2\]~clkctrl 3 COMB CLKCTRL_G15 74 " "Info: 3: + IC(2.239 ns) + CELL(0.000 ns) = 6.113 ns; Loc. = CLKCTRL_G15; Fanout = 74; COMB Node = 'rs232_ku:inst1\|m\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.239 ns" { rs232_ku:inst1|m[2] rs232_ku:inst1|m[2]~clkctrl } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.602 ns) 7.691 ns rs232_ku:inst1\|SS1 4 REG LCFF_X34_Y10_N17 1 " "Info: 4: + IC(0.976 ns) + CELL(0.602 ns) = 7.691 ns; Loc. = LCFF_X34_Y10_N17; Fanout = 1; REG Node = 'rs232_ku:inst1\|SS1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { rs232_ku:inst1|m[2]~clkctrl rs232_ku:inst1|SS1 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 32.60 % ) " "Info: Total cell delay = 2.507 ns ( 32.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.184 ns ( 67.40 % ) " "Info: Total interconnect delay = 5.184 ns ( 67.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.691 ns" { clk2 rs232_ku:inst1|m[2] rs232_ku:inst1|m[2]~clkctrl rs232_ku:inst1|SS1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.691 ns" { clk2 {} clk2~combout {} rs232_ku:inst1|m[2] {} rs232_ku:inst1|m[2]~clkctrl {} rs232_ku:inst1|SS1 {} } { 0.000ns 0.000ns 1.969ns 2.239ns 0.976ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.424 ns + Longest register pin " "Info: + Longest register to pin delay is 5.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rs232_ku:inst1\|SS1 1 REG LCFF_X34_Y10_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y10_N17; Fanout = 1; REG Node = 'rs232_ku:inst1\|SS1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs232_ku:inst1|SS1 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.448 ns) + CELL(2.976 ns) 5.424 ns SS1 2 PIN PIN_B14 0 " "Info: 2: + IC(2.448 ns) + CELL(2.976 ns) = 5.424 ns; Loc. = PIN_B14; Fanout = 0; PIN Node = 'SS1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.424 ns" { rs232_ku:inst1|SS1 SS1 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 192 808 984 208 "SS1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.976 ns ( 54.87 % ) " "Info: Total cell delay = 2.976 ns ( 54.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.448 ns ( 45.13 % ) " "Info: Total interconnect delay = 2.448 ns ( 45.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.424 ns" { rs232_ku:inst1|SS1 SS1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.424 ns" { rs232_ku:inst1|SS1 {} SS1 {} } { 0.000ns 2.448ns } { 0.000ns 2.976ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.691 ns" { clk2 rs232_ku:inst1|m[2] rs232_ku:inst1|m[2]~clkctrl rs232_ku:inst1|SS1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.691 ns" { clk2 {} clk2~combout {} rs232_ku:inst1|m[2] {} rs232_ku:inst1|m[2]~clkctrl {} rs232_ku:inst1|SS1 {} } { 0.000ns 0.000ns 1.969ns 2.239ns 0.976ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.424 ns" { rs232_ku:inst1|SS1 SS1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.424 ns" { rs232_ku:inst1|SS1 {} SS1 {} } { 0.000ns 2.448ns } { 0.000ns 2.976ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "rs232_ku:inst1\|store\[8\] MISO clk2 0.679 ns register " "Info: th for register \"rs232_ku:inst1\|store\[8\]\" (data pin = \"MISO\", clock pin = \"clk2\") is 0.679 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 destination 7.714 ns + Longest register " "Info: + Longest clock path from clock \"clk2\" to destination register is 7.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk2 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 176 488 656 192 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.969 ns) + CELL(0.879 ns) 3.874 ns rs232_ku:inst1\|m\[2\] 2 REG LCFF_X25_Y24_N1 3 " "Info: 2: + IC(1.969 ns) + CELL(0.879 ns) = 3.874 ns; Loc. = LCFF_X25_Y24_N1; Fanout = 3; REG Node = 'rs232_ku:inst1\|m\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { clk2 rs232_ku:inst1|m[2] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.239 ns) + CELL(0.000 ns) 6.113 ns rs232_ku:inst1\|m\[2\]~clkctrl 3 COMB CLKCTRL_G15 74 " "Info: 3: + IC(2.239 ns) + CELL(0.000 ns) = 6.113 ns; Loc. = CLKCTRL_G15; Fanout = 74; COMB Node = 'rs232_ku:inst1\|m\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.239 ns" { rs232_ku:inst1|m[2] rs232_ku:inst1|m[2]~clkctrl } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.602 ns) 7.714 ns rs232_ku:inst1\|store\[8\] 4 REG LCFF_X35_Y26_N17 2 " "Info: 4: + IC(0.999 ns) + CELL(0.602 ns) = 7.714 ns; Loc. = LCFF_X35_Y26_N17; Fanout = 2; REG Node = 'rs232_ku:inst1\|store\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { rs232_ku:inst1|m[2]~clkctrl rs232_ku:inst1|store[8] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 32.50 % ) " "Info: Total cell delay = 2.507 ns ( 32.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.207 ns ( 67.50 % ) " "Info: Total interconnect delay = 5.207 ns ( 67.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.714 ns" { clk2 rs232_ku:inst1|m[2] rs232_ku:inst1|m[2]~clkctrl rs232_ku:inst1|store[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.714 ns" { clk2 {} clk2~combout {} rs232_ku:inst1|m[2] {} rs232_ku:inst1|m[2]~clkctrl {} rs232_ku:inst1|store[8] {} } { 0.000ns 0.000ns 1.969ns 2.239ns 0.999ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 113 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.321 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns MISO 1 PIN PIN_A13 9 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A13; Fanout = 9; PIN Node = 'MISO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MISO } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 160 488 656 176 "MISO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.841 ns) + CELL(0.521 ns) 7.225 ns rs232_ku:inst1\|store\[8\]~1 2 COMB LCCOMB_X35_Y26_N16 1 " "Info: 2: + IC(5.841 ns) + CELL(0.521 ns) = 7.225 ns; Loc. = LCCOMB_X35_Y26_N16; Fanout = 1; COMB Node = 'rs232_ku:inst1\|store\[8\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.362 ns" { MISO rs232_ku:inst1|store[8]~1 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.321 ns rs232_ku:inst1\|store\[8\] 3 REG LCFF_X35_Y26_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.321 ns; Loc. = LCFF_X35_Y26_N17; Fanout = 2; REG Node = 'rs232_ku:inst1\|store\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { rs232_ku:inst1|store[8]~1 rs232_ku:inst1|store[8] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.480 ns ( 20.22 % ) " "Info: Total cell delay = 1.480 ns ( 20.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.841 ns ( 79.78 % ) " "Info: Total interconnect delay = 5.841 ns ( 79.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.321 ns" { MISO rs232_ku:inst1|store[8]~1 rs232_ku:inst1|store[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.321 ns" { MISO {} MISO~combout {} rs232_ku:inst1|store[8]~1 {} rs232_ku:inst1|store[8] {} } { 0.000ns 0.000ns 5.841ns 0.000ns } { 0.000ns 0.863ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.714 ns" { clk2 rs232_ku:inst1|m[2] rs232_ku:inst1|m[2]~clkctrl rs232_ku:inst1|store[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.714 ns" { clk2 {} clk2~combout {} rs232_ku:inst1|m[2] {} rs232_ku:inst1|m[2]~clkctrl {} rs232_ku:inst1|store[8] {} } { 0.000ns 0.000ns 1.969ns 2.239ns 0.999ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.321 ns" { MISO rs232_ku:inst1|store[8]~1 rs232_ku:inst1|store[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.321 ns" { MISO {} MISO~combout {} rs232_ku:inst1|store[8]~1 {} rs232_ku:inst1|store[8] {} } { 0.000ns 0.000ns 5.841ns 0.000ns } { 0.000ns 0.863ns 0.521ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "156 " "Info: Peak virtual memory: 156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 25 11:42:39 2019 " "Info: Processing ended: Mon Feb 25 11:42:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Info: Quartus II Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
