#-----------------------------------------------------------
# Vivado v2014.2
# SW Build 932637 on Wed Jun 11 13:24:38 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Sun Jun 28 13:47:19 2015
# Process ID: 9816
# Log file: C:/Users/user/Desktop/zybo/xilinx3/lab2/vivado.log
# Journal file: C:/Users/user/Desktop/zybo/xilinx3/lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Users\user\Desktop\zybo\xilinx3\lab2\lab2.xpr}
INFO: [Project 1-313] Project file moved from 'D:/xilinx3/lab2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2014.2/data/ip'.
open_project: Time (s): cpu = 00:00:41 ; elapsed = 00:01:27 . Memory (MB): peak = 732.660 ; gain = 95.664
open_bd_design {C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - led1
Adding component instance block -- xilinx.com:ip:processing_system7:5.4 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - btns_4bit
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - led2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - led3
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - led4
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - latchPin
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - sw_4bit
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - clockPin
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - dataPin
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:01:05 ; elapsed = 00:02:03 . Memory (MB): peak = 940.766 ; gain = 180.523
regenerate_bd_layout
set_property location {1020 921} [get_bd_intf_ports dataPin]
startgroup
copy_bd_objs /  [get_bd_intf_ports {dataPin}]
set_property location {1025 916} [get_bd_intf_ports dataPin1]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property location {1025 916} [get_bd_intf_ports dataPin1]'
INFO: [Common 17-17] undo 'copy_bd_objs /  [get_bd_intf_ports {dataPin}]'
INFO: [Common 17-17] undo 'startgroup'
set_property location {1029 913} [get_bd_intf_ports dataPin]
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from F:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from F:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from F:/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from F:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from F:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from F:/Xilinx/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/led1/U0'
Finished Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/led1/U0'
Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/led1/U0'
Finished Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/led1/U0'
Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/btns_4bit/U0'
Finished Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/btns_4bit/U0'
Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/btns_4bit/U0'
Finished Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/btns_4bit/U0'
Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xdc] for cell 'system_i/led2/U0'
Finished Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xdc] for cell 'system_i/led2/U0'
Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2_board.xdc] for cell 'system_i/led2/U0'
Finished Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2_board.xdc] for cell 'system_i/led2/U0'
Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3.xdc] for cell 'system_i/led3/U0'
Finished Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3.xdc] for cell 'system_i/led3/U0'
Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3_board.xdc] for cell 'system_i/led3/U0'
Finished Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3_board.xdc] for cell 'system_i/led3/U0'
Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4.xdc] for cell 'system_i/led4/U0'
Finished Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4.xdc] for cell 'system_i/led4/U0'
Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4_board.xdc] for cell 'system_i/led4/U0'
Finished Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4_board.xdc] for cell 'system_i/led4/U0'
Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xdc] for cell 'system_i/latchPin/U0'
Finished Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xdc] for cell 'system_i/latchPin/U0'
Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5_board.xdc] for cell 'system_i/latchPin/U0'
Finished Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5_board.xdc] for cell 'system_i/latchPin/U0'
Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.xdc] for cell 'system_i/sw_4bit/U0'
Finished Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.xdc] for cell 'system_i/sw_4bit/U0'
Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6_board.xdc] for cell 'system_i/sw_4bit/U0'
Finished Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6_board.xdc] for cell 'system_i/sw_4bit/U0'
Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_7/system_axi_gpio_0_7.xdc] for cell 'system_i/clockPin/U0'
Finished Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_7/system_axi_gpio_0_7.xdc] for cell 'system_i/clockPin/U0'
Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_7/system_axi_gpio_0_7_board.xdc] for cell 'system_i/clockPin/U0'
Finished Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_7/system_axi_gpio_0_7_board.xdc] for cell 'system_i/clockPin/U0'
Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_8/system_axi_gpio_0_8.xdc] for cell 'system_i/dataPin/U0'
Finished Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_8/system_axi_gpio_0_8.xdc] for cell 'system_i/dataPin/U0'
Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_8/system_axi_gpio_0_8_board.xdc] for cell 'system_i/dataPin/U0'
Finished Parsing XDC File [c:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_8/system_axi_gpio_0_8_board.xdc] for cell 'system_i/dataPin/U0'
Parsing XDC File [C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_o[1]'. [C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_o[0]'. [C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_o[0]'. [C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_o[1]'. [C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'ledarray_tri_o[2]'. [C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'ledarray_tri_o[1]'. [C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'ledarray_tri_o[0]'. [C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'ledarray_tri_o[0]'. [C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'ledarray_tri_o[1]'. [C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'ledarray_tri_o[2]'. [C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:44]
Finished Parsing XDC File [C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_7/system_axi_gpio_0_7.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_8/system_axi_gpio_0_8.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_7/system_axi_gpio_0_7.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_8/system_axi_gpio_0_8.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:01:06 ; elapsed = 00:01:46 . Memory (MB): peak = 1147.938 ; gain = 199.320
save_bd_design
Wrote  : <C:/Users/user/Desktop/zybo/xilinx3/lab2/lab2.srcs/sources_1/bd/system/system.bd> 
save_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 1447.309 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 28 15:39:22 2015...
