<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 30th Design Automation Conference</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/dac.png" alt="Proceedings of the 30th Design Automation Conference" title="Proceedings of the 30th Design Automation Conference" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/AUTO/1993/DAC-1993.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2>Alfred E. Dunlop<br/><em>Proceedings of the 30th Design Automation Conference</em><br/>DAC, 1993.</h2>
<div class="rbox">
<strong><a href="AUTO.html">AUTO</a></strong><hr/><a href="http://dblp.uni-trier.de/rec/html/conf/dac/1993">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+30th+Design+Automation+Conference%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick=""/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DAC-1993,
<span class="uri">	acmid         = "<a href="http://dl.acm.org/citation.cfm?id=157485">157485</a>",
</span>	address       = "Proceedings of the 30th Design Automation Conference. Dallas, Texas, USA",
	booktitle     = "{DAC}",
	editor        = "<a href="person/Alfred_E_Dunlop.html">Alfred E. Dunlop</a>",
<span id="isbn">	isbn          = "0-89791-577-1",
</span>	publisher     = "{ACM Press}",
	title         = "{Proceedings of the 30th Design Automation Conference}",
	year          = 1993,
}</pre>
</div>
<hr/>
<h3>Contents (141 items)</h3><dl class="toc"><div class="rbox"><span class="tag">24 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">18 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">18 ×<a href="tag/using.html">#using</a></span><br/><span class="tag">14 ×<a href="tag/algorithm.html">#algorithm</a></span><br/><span class="tag">13 ×<a href="tag/named.html">#named</a></span><br/><span class="tag">12 ×<a href="tag/multi.html">#multi</a></span><br/><span class="tag">12 ×<a href="tag/synthesis.html">#synthesis</a></span><br/><span class="tag">10 ×<a href="tag/optimisation.html">#optimisation</a></span><br/><span class="tag">9 ×<a href="tag/fault.html">#fault</a></span><br/><span class="tag">9 ×<a href="tag/logic.html">#logic</a></span><br/></div><dt><a href="DAC-1993-ChuML.html">DAC-1993-ChuML</a> <span class="tag"><a href="tag/finite.html" title="finite">#finite</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/state%20machine.html" title="state machine">#state machine</a></span></dt><dd>An Efficient Critical Race-Free State Assignment Technique for Asynchronous Finite State Machines (<abbr title="Tam Anh Chu">TAC</abbr>, <abbr title="Narayana Mani">NM</abbr>, <abbr title="Clement K. C. Leung">CKCL</abbr>), pp. 2–6.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-MoonB.html">DAC-1993-MoonB</a></dt><dd>Elimination of Dynamic hazards by Factoring (<abbr title="Cho W. Moon">CWM</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>), pp. 7–13.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1993-Leveugle.html">DAC-1993-Leveugle</a> <span class="tag"><a href="tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span></dt><dd>Optimized State Assignment of single fault Tolerant FSMs Based on SEC Codes (<abbr title="Régis Leveugle">RL</abbr>), pp. 14–18.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-Tokarnia.html">DAC-1993-Tokarnia</a></dt><dd>Minimal Shift Counters and Frequency Division (<abbr title="Alice M. Tokarnia">AMT</abbr>), pp. 19–24.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-ChoHMPS.html">DAC-1993-ChoHMPS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="tag/traversal.html" title="traversal">#traversal</a></span></dt><dd>Algorithms for Approximate FSM Traversal (<abbr title="Hyunwoo Cho">HC</abbr>, <abbr title="Gary D. Hachtel">GDH</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Bernard Plessier">BP</abbr>, <abbr title="Fabio Somenzi">FS</abbr>), pp. 25–30.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-OhlrichEGS.html">DAC-1993-OhlrichEGS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="tag/morphism.html" title="morphism">#morphism</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>SubGemini: Identifying SubCircuits using a Fast Subgraph Isomorphism Algorithm (<abbr title="Miles Ohlrich">MO</abbr>, <abbr title="Carl Ebeling">CE</abbr>, <abbr title="Eka Ginting">EG</abbr>, <abbr title="Lisa Sather">LS</abbr>), pp. 31–37.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1993-LadageL.html">DAC-1993-LadageL</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Resistance Extraction using a Routing Algorithm (<abbr title="Lorenz Ladage">LL</abbr>, <abbr title="Rainer Leupers">RL</abbr>), pp. 38–42.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-LaiFW.html">DAC-1993-LaiFW</a> <span class="tag"><a href="tag/data%20type.html" title="data type">#data type</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/query.html" title="query">#query</a></span></dt><dd>HV/VH Trees: A New Spatial Data Structure for Fast Region Queries (<abbr title="Glenn G. Lai">GGL</abbr>, <abbr title="Donald S. Fussell">DSF</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 43–47.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-GirczycC.html">DAC-1993-GirczycC</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/quality.html" title="quality">#quality</a></span> <span class="tag"><a href="tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Increasing Design Quality and Engineering Productivity through Design Reuse (<abbr title="Emil F. Girczyc">EFG</abbr>, <abbr title="Steve Carlson">SC</abbr>), pp. 48–53.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-ClarkeMZFY.html">DAC-1993-ClarkeMZFY</a> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Spectral Transforms for Large Boolean Functions with Applications to Technology Mapping (<abbr title="Edmund M. Clarke">EMC</abbr>, <abbr title="Kenneth L. McMillan">KLM</abbr>, <abbr title="Xudong Zhao">XZ</abbr>, <abbr title="Masahiro Fujita">MF</abbr>, <abbr title="J. Yang">JY</abbr>), pp. 54–60.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1993-SiegelMD.html">DAC-1993-SiegelMD</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Automatic Technology Mapping for Generalized Fundamental-Mode Asynchronous Designs (<abbr title="Polly Siegel">PS</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="David L. Dill">DLD</abbr>), pp. 61–67.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1993-TsuiPD.html">DAC-1993-TsuiPD</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Technology Decomposition and Mapping Targeting Low Power Dissipation (<abbr title="Chi-Ying Tsui">CYT</abbr>, <abbr title="Massoud Pedram">MP</abbr>, <abbr title="Alvin M. Despain">AMD</abbr>), pp. 68–73.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-TiwariAM.html">DAC-1993-TiwariAM</a></dt><dd>Technology Mapping for Lower Power (<abbr title="Vivek Tiwari">VT</abbr>, <abbr title="Pranav Ashar">PA</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 74–79.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-PomeranzR.html">DAC-1993-PomeranzR</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>INCREDYBLE-TG: INCREmental DYnamic test generation based on LEarning (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 80–85.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-ChengK.html">DAC-1993-ChengK</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/finite.html" title="finite">#finite</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/state%20machine.html" title="state machine">#state machine</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Automatic Functional Test Generation Using the Extended Finite State Machine Model (<abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="A. S. Krishnakumar">ASK</abbr>), pp. 86–91.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-SantucciCG.html">DAC-1993-SantucciCG</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Speed up of Behavioral A.T.P.G. using a Heuristic Criterion (<abbr title="Jean François Santucci">JFS</abbr>, <abbr title="Anne-Lise Courbis">ALC</abbr>, <abbr title="Norbert Giambiasi">NG</abbr>), pp. 92–96.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-MotoharaHMMKSS.html">DAC-1993-MotoharaHMMKSS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/traversal.html" title="traversal">#traversal</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>A State Traversal Algorithm Using a State Covariance Matrix (<abbr title="Akira Motohara">AM</abbr>, <abbr title="Toshinori Hosokawa">TH</abbr>, <abbr title="Michiaki Muraoka">MM</abbr>, <abbr title="Hidetsugu Maekawa">HM</abbr>, <abbr title="Kazuhiro Kayashima">KK</abbr>, <abbr title="Yasuharu Shimeki">YS</abbr>, <abbr title="Seichi Shin">SS</abbr>), pp. 97–101.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-KajiharaPKR.html">DAC-1993-KajiharaPKR</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Cost-Effective Generation of Minimal Test Sets for Stuck-at Faults in Combinational Logic Circuits (<abbr title="Seiji Kajihara">SK</abbr>, <abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Kozo Kinoshita">KK</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 102–106.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-AgrawalAV.html">DAC-1993-AgrawalAV</a> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Sequential Circuit Test Generation on a Distributed System (<abbr title="Prathima Agrawal">PA</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>, <abbr title="Joan Villoldo">JV</abbr>), pp. 107–111.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-ChangA.html">DAC-1993-ChangA</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>VIPER: An Efficient Vigorously Sensitizable Path Extractor (<abbr title="Hoon Chang">HC</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>), pp. 112–117.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-HuangPS.html">DAC-1993-HuangPS</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="tag/polynomial.html" title="polynomial">#polynomial</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>A Polynomial-Time Heuristic Approach to Approximate a Solution to the False Path Problem (<abbr title="Shiang-Tang Huang">STH</abbr>, <abbr title="Tai-Ming Parng">TMP</abbr>, <abbr title="Jyuo-Min Shyu">JMS</abbr>), pp. 118–122.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-KawarabayashiSS.html">DAC-1993-KawarabayashiSS</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A Verification Technique for Gated Clock (<abbr title="Masamichi Kawarabayashi">MK</abbr>, <abbr title="Narendra V. Shenoy">NVS</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 123–127.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-LamBS.html">DAC-1993-LamBS</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Circuit Delay Models and Their Exact Computation Using Timed Boolean Functions (<abbr title="William K. C. Lam">WKCL</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 128–134.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1993-JoneF.html">DAC-1993-JoneF</a> <span class="tag"><a href="tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Timing Optimization By Gate Resizing And Critical Path Identification (<abbr title="Wen-Ben Jone">WBJ</abbr>, <abbr title="Chen-Liang Fang">CLF</abbr>), pp. 135–140.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-Keutzer.html">DAC-1993-Keutzer</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/what.html" title="what">#what</a></span></dt><dd>What is the Next Big Productivity Boost for Designers? (Panel Abstract) (<abbr title="Kurt Keutzer">KK</abbr>), p. 141.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1993-GraebWA.html">DAC-1993-GraebWA</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Improved Methods for Worst-Case Analysis and Optimization Incorporating Operating Tolerances (<abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Claudia U. Wieser">CUW</abbr>, <abbr title="Kurt Antreich">KA</abbr>), pp. 142–147.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-Nagaraj.html">DAC-1993-Nagaraj</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A New Optimizer for Performance Optimization of Analog Integrated Circuits (<abbr title="N. S. Nagaraj">NSN</abbr>), pp. 148–153.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-DharchoudhuryK.html">DAC-1993-DharchoudhuryK</a> <span class="tag"><a href="tag/variability.html" title="variability">#variability</a></span> <span class="tag"><a href="tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Performance-Constrained Worst-Case Variability Minimization of VLSI Circuits (<abbr title="Abhijit Dharchoudhury">AD</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 154–158.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-LiuCS.html">DAC-1993-LiuCS</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Analog System Verification in the Presence of Parasitics Using Behavioral Simulation (<abbr title="Edward W. Y. Liu">EWYL</abbr>, <abbr title="Henry C. Chang">HCC</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 159–163.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-Rose.html">DAC-1993-Rose</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Logic Emulation: A Niche or a Future Standard for Design Verification? (Panel Abstract) (<abbr title="Jonathan Rose">JR</abbr>), p. 164.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1993-PullelaMP.html">DAC-1993-PullelaMP</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Reliable Non-Zero Skew Clock Trees Using Wire Width Optimization (<abbr title="Satyamurthy Pullela">SP</abbr>, <abbr title="Noel Menezes">NM</abbr>, <abbr title="Lawrence T. Pillage">LTP</abbr>), pp. 165–170.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-LimCW.html">DAC-1993-LimCW</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance Oriented Rectilinear Steiner Trees (<abbr title="Andrew Lim">AL</abbr>, <abbr title="Siu-Wing Cheng">SWC</abbr>, <abbr title="Ching-Ting Wu">CTW</abbr>), pp. 171–176.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-HongXKCH.html">DAC-1993-HongXKCH</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>Performance-Driven Steiner Tree Algorithm for Global Routing (<abbr title="Xianlong Hong">XH</abbr>, <abbr title="Tianxiong Xue">TX</abbr>, <abbr title="Ernest S. Kuh">ESK</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>, <abbr title="Jin Huang">JH</abbr>), pp. 177–181.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-BoeseKR.html">DAC-1993-BoeseKR</a></dt><dd>High-Performance Routing Trees With Identified Critical Sinks (<abbr title="Kenneth D. Boese">KDB</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Gabriel Robins">GR</abbr>), pp. 182–187.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-ChenCHK.html">DAC-1993-ChenCHK</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span></dt><dd>The Sea-of-Wires Array Aynthesis System (<abbr title="Ing-Yi Chen">IYC</abbr>, <abbr title="Geng-Lin Chen">GLC</abbr>, <abbr title="Fredrick J. Hill">FJH</abbr>, <abbr title="Sy-Yen Kuo">SYK</abbr>), pp. 188–193.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-VemuriMSKRV.html">DAC-1993-VemuriMSKRV</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>Experiences in Functional Validation of a High Level Synthesis System (<abbr title="Ranga Vemuri">RV</abbr>, <abbr title="Paddy Mamtora">PM</abbr>, <abbr title="Praveen Sinha">PS</abbr>, <abbr title="Nand Kumar">NK</abbr>, <abbr title="Jayanta Roy">JR</abbr>, <abbr title="Raghu Vutukuru">RV</abbr>), pp. 194–201.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1993-WooK.html">DAC-1993-WooK</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Method of Partitioning Circuits for Multiple-FPGA Implementation. (<abbr title="Nam Sung Woo">NSW</abbr>, <abbr title="Jaeseok Kim">JK</abbr>), pp. 202–207.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-SawkarT.html">DAC-1993-SawkarT</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance Directed Technology Mapping for Look-Up Table Based FPGAs (<abbr title="Prashant Sawkar">PS</abbr>, <abbr title="Donald E. Thomas">DET</abbr>), pp. 208–212.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-CongD.html">DAC-1993-CongD</a> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Area/Depth Trade-off in LUT-Based FPGA Technology Mapping (<abbr title="Jason Cong">JC</abbr>, <abbr title="Yuzheng Ding">YD</abbr>), pp. 213–218.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-Mehendale.html">DAC-1993-Mehendale</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>MIM: Logic Module Independent Technology Mapping for Design and Evaluation of Antifuse-based FPGAs (<abbr title="Mahesh Mehendale">MM</abbr>), pp. 219–223.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-MurgaiBS.html">DAC-1993-MurgaiBS</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Sequential Synthesis for Table Look Up Programmable Gate Arrays (<abbr title="Rajeev Murgai">RM</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 224–229.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-VaishnavP.html">DAC-1993-VaishnavP</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Routability-Driven Fanout Optimization (<abbr title="Hirendu Vaishnav">HV</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 230–235.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-ChickermaneRBP.html">DAC-1993-ChickermaneRBP</a></dt><dd>Non-Scan Design-for-Testability Techniques for Sequential Circuits (<abbr title="Vivek Chickermane">VC</abbr>, <abbr title="Elizabeth M. Rudnick">EMR</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>, <abbr title="Janak H. Patel">JHP</abbr>), pp. 236–241.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-SrinivasanGB.html">DAC-1993-SrinivasanGB</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/pseudo.html" title="pseudo">#pseudo</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>An Efficient Partitioning Strategy for Pseudo-Exhaustive Testing (<abbr title="Rajagopalan Srinivasan">RS</abbr>, <abbr title="Sandeep K. Gupta">SKG</abbr>, <abbr title="Melvin A. Breuer">MAB</abbr>), pp. 242–248.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1993-KagarisT.html">DAC-1993-KagarisT</a></dt><dd>Partial Scan with Retiming (<abbr title="Dimitrios Kagaris">DK</abbr>, <abbr title="Spyros Tragoudas">ST</abbr>), pp. 249–254.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-ParikhA.html">DAC-1993-ParikhA</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/cost%20analysis.html" title="cost analysis">#cost analysis</a></span></dt><dd>A Cost-Based Approach to Partial Scan (<abbr title="Prashant S. Parikh">PSP</abbr>, <abbr title="Miron Abramovici">MA</abbr>), pp. 255–259.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-MatsunagaMB.html">DAC-1993-MatsunagaMB</a> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/transitive.html" title="transitive">#transitive</a></span></dt><dd>On Computing the Transitive Closure of a State Transition Relation (<abbr title="Yusuke Matsunaga">YM</abbr>, <abbr title="Patrick C. McGeer">PCM</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>), pp. 260–265.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-HuD.html">DAC-1993-HuD</a> <span class="tag"><a href="tag/dependence.html" title="dependence">#dependence</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span></dt><dd>Reducing BDD Size by Exploiting Functional Dependencies (<abbr title="Alan J. Hu">AJH</abbr>, <abbr title="David L. Dill">DLD</abbr>), pp. 266–271.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-Minato.html">DAC-1993-Minato</a> <span class="tag"><a href="tag/combinator.html" title="combinator">#combinator</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="tag/set.html" title="set">#set</a></span></dt><dd>Zero-Suppressed BDDs for Set Manipulation in Combinatorial Problems (<abbr title="Shin-ichi Minato">SiM</abbr>), pp. 272–277.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-LauK.html">DAC-1993-LauK</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Information Modelling of EDIF (<abbr title="Rachel Y. W. Lau">RYWL</abbr>, <abbr title="Hilary J. Kahn">HJK</abbr>), pp. 278–283.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-Pollock.html">DAC-1993-Pollock</a> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>Life Expectancy of Standards (Panel Abstract) (<abbr title="Stephen R. Pollock">SRP</abbr>), p. 284.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1993-NouraniP.html">DAC-1993-NouraniP</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>A Layout Estimation Algorithm for RTL Datapaths (<abbr title="Mehrdad Nourani">MN</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>), pp. 285–291.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1993-LeeJW.html">DAC-1993-LeeJW</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Behavioral Synthesis of Highly Testable Data Paths under the Non-Scan and Partial Scan Environments (<abbr title="Tien-Chien Lee">TCL</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>, <abbr title="Wayne Wolf">WW</abbr>), pp. 292–297.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-KimL.html">DAC-1993-KimL</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Utilization of Multiport Memories in Data Path Synthesis (<abbr title="Taewhan Kim">TK</abbr>, <abbr title="C. L. Liu">CLL</abbr>), pp. 298–302.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-GhoshNSP.html">DAC-1993-GhoshNSP</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Architectural Synthesis of Performance-Driven Multipliers with Accumulator Interleaving (<abbr title="Debabrata Ghosh">DG</abbr>, <abbr title="S. K. Nandy">SKN</abbr>, <abbr title="P. Sadayappan">PS</abbr>, <abbr title="K. Parthasarathy">KP</abbr>), pp. 303–307.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-Wolf.html">DAC-1993-Wolf</a> <span class="tag"><a href="tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Embedded Systems and Hardware-Software Co-Design: Panacea or Pandora’s Box? (Panel Abstract) (<abbr title="Wayne Wolf">WW</abbr>), p. 308.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1993-RajaramanW.html">DAC-1993-RajaramanW</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Optimal Clustering for Delay Minimization (<abbr title="Rajmohan Rajaraman">RR</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 309–314.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-KuznarBK.html">DAC-1993-KuznarBK</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Cost Minimization of Partitions into Multiple Devices (<abbr title="Roman Kuznar">RK</abbr>, <abbr title="Franc Brglez">FB</abbr>, <abbr title="Krzysztof Kozminski">KK</abbr>), pp. 315–320.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-NagR.html">DAC-1993-NagR</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Iterative Wirability and Performance Improvement for FPGAs (<abbr title="Sudip Nag">SN</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 321–325.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-ChanSZ.html">DAC-1993-ChanSZ</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>On Routability Prediction for Field-Programmable Gate Arrays (<abbr title="Pak K. Chan">PKC</abbr>, <abbr title="Martine D. F. Schlag">MDFS</abbr>, <abbr title="Jason Y. Zien">JYZ</abbr>), pp. 326–330.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-Nurnberger.html">DAC-1993-Nurnberger</a> <span class="tag"><a href="tag/policy.html" title="policy">#policy</a></span></dt><dd>The Clinton/Gore Technology Policies (<abbr title="Ralph D. Nurnberger">RDN</abbr>), pp. 331–335.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-WangDNS.html">DAC-1993-WangDNS</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>High-Level Synthesis of Scalable Architectures for IIR Filters using Multichip Modules (<abbr title="Haigeng Wang">HW</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Alexandru Nicolau">AN</abbr>, <abbr title="Kai-Yeung Siu">KYS</abbr>), pp. 336–342.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1993-ChatterjeeR.html">DAC-1993-ChatterjeeR</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>An Architectural Transformation Program for Optimization of Digital Systems by Multi-Level Decomposition (<abbr title="Abhijit Chatterjee">AC</abbr>, <abbr title="Rabindra K. Roy">RKR</abbr>), pp. 343–348.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-SharmaJ.html">DAC-1993-SharmaJ</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>InSyn: Integrated Scheduling for DSP Applications (<abbr title="Alok Sharma">AS</abbr>, <abbr title="Rajiv Jain">RJ</abbr>), pp. 349–354.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-SharmaJ93a.html">DAC-1993-SharmaJ93a</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Estimating Architectural Resources and Performance for High-Level Synthesis Applications (<abbr title="Alok Sharma">AS</abbr>, <abbr title="Rajiv Jain">RJ</abbr>), pp. 355–360.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-CarlsonC.html">DAC-1993-CarlsonC</a> <span class="tag"><a href="tag/order.html" title="order">#order</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance Enhancement of CMOS VLSI Circuits by Transistor Reordering (<abbr title="Bradley S. Carlson">BSC</abbr>, <abbr title="C. Y. Roger Chen">CYRC</abbr>), pp. 361–366.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-YuanPR.html">DAC-1993-YuanPR</a> <span class="tag"><a href="tag/component.html" title="component">#component</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Evaluation of Parts by Mixed-Level DC-Connected Components in Logic Simulation (<abbr title="Dah-Cherng Yuan">DCY</abbr>, <abbr title="Lawrence T. Pillage">LTP</abbr>, <abbr title="Joseph T. Rahmeh">JTR</abbr>), pp. 367–372.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-Gennart.html">DAC-1993-Gennart</a> <span class="tag"><a href="tag/comparative.html" title="comparative">#comparative</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>Comparative Design Validation Based on Event Pattern Mappings (<abbr title="Benoit A. Gennart">BAG</abbr>), pp. 373–378.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-StamoulisH.html">DAC-1993-StamoulisH</a> <span class="tag"><a href="tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Improved Techniques for Probabilistic Simulation Including Signal Correlation Effects (<abbr title="Georgios I. Stamoulis">GIS</abbr>, <abbr title="Ibrahim N. Hajj">INH</abbr>), pp. 379–383.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-KriplaniNYH.html">DAC-1993-KriplaniNYH</a> <span class="tag"><a href="tag/correlation.html" title="correlation">#correlation</a></span></dt><dd>Resolving Signal Correlations for Estimating Maximum Currents in CMOS Combinational Circuits (<abbr title="Harish Kriplani">HK</abbr>, <abbr title="Farid N. Najm">FNN</abbr>, <abbr title="Ping Yang">PY</abbr>, <abbr title="Ibrahim N. Hajj">INH</abbr>), pp. 384–388.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-BamjiV.html">DAC-1993-BamjiV</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>MSTC: A Method for Identifying Overconstraints during Hierarchical Compaction (<abbr title="Cyrus Bamji">CB</abbr>, <abbr title="Ravi Varadarajan">RV</abbr>), pp. 389–394.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-YaoCDNL.html">DAC-1993-YaoCDNL</a> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Cell-Based Hierarchical Pitchmatching Compaction Using Minimal LP (<abbr title="So-Zen Yao">SZY</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>, <abbr title="Debaprosad Dutt">DD</abbr>, <abbr title="Surendra Nahar">SN</abbr>, <abbr title="Chi-Yuan Lo">CYL</abbr>), pp. 395–400.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-PanDL.html">DAC-1993-PanDL</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Optimal Graph Constraint Reduction for Symbolic Layout Compaction (<abbr title="Peichen Pan">PP</abbr>, <abbr title="Sai-keung Dong">SkD</abbr>, <abbr title="C. L. Liu">CLL</abbr>), pp. 401–406.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-DaoMHOM.html">DAC-1993-DaoMHOM</a></dt><dd>A Compaction Method for Full Chip VLSI Layouts (<abbr title="Joseph Dao">JD</abbr>, <abbr title="Nobu Matsumoto">NM</abbr>, <abbr title="Tsuneo Hamai">TH</abbr>, <abbr title="Chusei Ogawa">CO</abbr>, <abbr title="Shojiro Mori">SM</abbr>), pp. 407–412.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-ChaiyakulGR.html">DAC-1993-ChaiyakulGR</a></dt><dd>High-Level Transformations for Minimizing Syntactic Variances (<abbr title="Viraphol Chaiyakul">VC</abbr>, <abbr title="Daniel Gajski">DG</abbr>, <abbr title="Loganath Ramachandran">LR</abbr>), pp. 413–418.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-PapachristouHN.html">DAC-1993-PapachristouHN</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>An Approach for Redesigning in Data Path Synthesis (<abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="Haidar Harmanani">HH</abbr>, <abbr title="Mehrdad Nourani">MN</abbr>), pp. 419–423.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-SeawrightB.html">DAC-1993-SeawrightB</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>High-Level Symbolic Construction Technique for High Performance Sequential Synthesis (<abbr title="Andrew Seawright">AS</abbr>, <abbr title="Forrest Brewer">FB</abbr>), pp. 424–428.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-KarriO.html">DAC-1993-KarriO</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>High-Level Synthesis of Fault-Secure Microarchitectures (<abbr title="Ramesh Karri">RK</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 429–433.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-HaworthB.html">DAC-1993-HaworthB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards Optimal System-Level Design (<abbr title="Manjote S. Haworth">MSH</abbr>, <abbr title="William P. Birmingham">WPB</abbr>), pp. 434–438.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-PomeranzRU.html">DAC-1993-PomeranzRU</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>NEST: A Non-Enumerative Test Generation Method for Path Delay Faults in Combinational Circuits (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>, <abbr title="Prasanti Uppaluri">PU</abbr>), pp. 439–445.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1993-LamSBS.html">DAC-1993-LamSBS</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Delay Fault Coverage and Performance Tradeoffs (<abbr title="William K. C. Lam">WKCL</abbr>, <abbr title="Alexander Saldanha">AS</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 446–452.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1993-ChakrabortyAB.html">DAC-1993-ChakrabortyAB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Design for Testability for Path Delay faults in Sequential Circuits (<abbr title="Tapan J. Chakraborty">TJC</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>, <abbr title="Michael L. Bushnell">MLB</abbr>), pp. 453–457.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-ChessL.html">DAC-1993-ChessL</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Bridge Fault simulation strategies for CMOS integrated Circuits (<abbr title="Brian Chess">BC</abbr>, <abbr title="Tracy Larrabee">TL</abbr>), pp. 458–462.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-RhoSP.html">DAC-1993-RhoSP</a> <span class="tag"><a href="tag/finite.html" title="finite">#finite</a></span> <span class="tag"><a href="tag/sequence.html" title="sequence">#sequence</a></span> <span class="tag"><a href="tag/state%20machine.html" title="state machine">#state machine</a></span></dt><dd>Minimum Length Synchronizing Sequences of Finite State Machine (<abbr title="June-Kyung Rho">JKR</abbr>, <abbr title="Fabio Somenzi">FS</abbr>, <abbr title="Carl Pixley">CP</abbr>), pp. 463–468.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-JoyceS.html">DAC-1993-JoyceS</a> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="tag/symbolic%20computation.html" title="symbolic computation">#symbolic computation</a></span></dt><dd>Linking BDD-Based Symbolic Evaluation to Interactive Theorem-Proving (<abbr title="Jeffrey J. Joyce">JJJ</abbr>, <abbr title="Carl-Johan H. Seger">CJHS</abbr>), pp. 469–474.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-HojatiSBK.html">DAC-1993-HojatiSBK</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/model%20checking.html" title="model checking">#model checking</a></span></dt><dd>A Unified Approach to Language Containment and Fair CTL Model Checking (<abbr title="Ramin Hojati">RH</abbr>, <abbr title="Thomas R. Shiple">TRS</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Robert P. Kurshan">RPK</abbr>), pp. 475–481.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1993-Johnson.html">DAC-1993-Johnson</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span></dt><dd>Are EDA Platform Preferences About to Shift? (Panel Abstract) (<abbr title="William S. Johnson">WSJ</abbr>), p. 482.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1993-ChakradharDPR.html">DAC-1993-ChakradharDPR</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Sequential Circuit Delay optimization Using Global Path Delays (<abbr title="Srimat T. Chakradhar">STC</abbr>, <abbr title="Sujit Dey">SD</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>, <abbr title="Steven G. Rothweiler">SGR</abbr>), pp. 483–489.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1993-ShenoyBS.html">DAC-1993-ShenoyBS</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Resynthesis of Multi-Phase Pipelines (<abbr title="Narendra V. Shenoy">NVS</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 490–496.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1993-PapaefthymiouR.html">DAC-1993-PapaefthymiouR</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>TIM: A Timing Package for Two-Phase, Level-Clocked Circuitry (<abbr title="Marios C. Papaefthymiou">MCP</abbr>, <abbr title="Keith H. Randall">KHR</abbr>), pp. 497–502.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-ChungWH.html">DAC-1993-ChungWH</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Diagnosis and Correction of Logic Design Errors in Digital Circuits (<abbr title="Pi-Yu Chung">PYC</abbr>, <abbr title="Yi-Min Wang">YMW</abbr>, <abbr title="Ibrahim N. Hajj">INH</abbr>), pp. 503–508.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-NagiCA.html">DAC-1993-NagiCA</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>DRAFTS: Discretized Analog Circuit Fault Simulator (<abbr title="Naveena Nagi">NN</abbr>, <abbr title="Abhijit Chatterjee">AC</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>), pp. 509–514.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-MeyerC.html">DAC-1993-MeyerC</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Fast Hierarchical Multi-Level Fault Simulation of Sequential Circuits with Switch-Level Accuracy (<abbr title="Wolfgang Meyer">WM</abbr>, <abbr title="Raul Camposano">RC</abbr>), pp. 515–519.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-ChakravartyG.html">DAC-1993-ChakravartyG</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>An Algorithm for Diagnosing Two-Line Bridging Faults in Combinational Circuits (<abbr title="Sreejit Chakravarty">SC</abbr>, <abbr title="Yiming Gong">YG</abbr>), pp. 520–524.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-Lee.html">DAC-1993-Lee</a> <span class="tag"><a href="tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A Bounded 2D Contour Searching Algorithm for Floorplan Design with Arbitrarily Shaped Rectilinear and Soft Modules (<abbr title="Tsu-chang Lee">TcL</abbr>), pp. 525–530.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-HamadaCC.html">DAC-1993-HamadaCC</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Prime: A Timing-Driven Placement Tool using A Piecewise Linear Resistive Network Approach (<abbr title="Takeo Hamada">TH</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>, <abbr title="Paul M. Chau">PMC</abbr>), pp. 531–536.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-ChoS.html">DAC-1993-ChoS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A Nuffer Distribution Algorithm for High-Speed Clock Routing (<abbr title="Jun Dong Cho">JDC</abbr>, <abbr title="Majid Sarrafzadeh">MS</abbr>), pp. 537–543.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1993-MogakiSKH.html">DAC-1993-MogakiSKH</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Cooperative Approach to a Practical Analog LSI Layout System (<abbr title="Masato Mogaki">MM</abbr>, <abbr title="Yoichi Shiraishi">YS</abbr>, <abbr title="Mitsuyuki Kimura">MK</abbr>, <abbr title="Tetsuro Hino">TH</abbr>), pp. 544–549.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-GanapathyA.html">DAC-1993-GanapathyA</a> <span class="tag"><a href="tag/pseudo.html" title="pseudo">#pseudo</a></span></dt><dd>Selective Pseudo Scan: Combinational ATPG with Reduced Scan in a Full Custom RISC Microprocessor (<abbr title="Gopi Ganapathy">GG</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>), pp. 550–555.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-WanG.html">DAC-1993-WanG</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>ABLE: AMD Backplane for Layout Engines (<abbr title="Kenneth W. Wan">KWW</abbr>, <abbr title="Roshan A. Gidwani">RAG</abbr>), pp. 556–560.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-Duvall.html">DAC-1993-Duvall</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Practical Statistical Design of Complex Integrated Circuit Products (<abbr title="Steven G. Duvall">SGD</abbr>), pp. 561–565.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-ChaoLS.html">DAC-1993-ChaoLS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Rotation Scheduling: A Loop Pipelining Algorithm (<abbr title="Liang-Fang Chao">LFC</abbr>, <abbr title="Andrea S. LaPaugh">ASL</abbr>, <abbr title="Edwin Hsing-Mean Sha">EHMS</abbr>), pp. 566–572.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1993-IqbalPDP.html">DAC-1993-IqbalPDP</a> <span class="tag"><a href="tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Critical Path Minimization Using Retiming and Algebraic Speed-Up (<abbr title="Zia Iqbal">ZI</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>, <abbr title="Sujit Dey">SD</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 573–577.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-HuangJHHW.html">DAC-1993-HuangJHHW</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>A Tree-Based Scheduling Algorithm for Control-Dominated Circuits (<abbr title="S. H. Huang">SHH</abbr>, <abbr title="Y. L. Jeang">YLJ</abbr>, <abbr title="C. T. Hwang">CTH</abbr>, <abbr title="Y. C. Hsu">YCH</abbr>, <abbr title="J. F. Wang">JFW</abbr>), pp. 578–582.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-CloutierT.html">DAC-1993-CloutierT</a> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/set.html" title="set">#set</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Pipelined Instruction Set Processors (<abbr title="Richard J. Cloutier">RJC</abbr>, <abbr title="Donald E. Thomas">DET</abbr>), pp. 583–588.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-McFarland.html">DAC-1993-McFarland</a></dt><dd>Military to Commercial Conversion: Is it Necessary, Is it Practical, Is it Possible? (Panel Abstract) (<abbr title="Michael C. McFarland">MCM</abbr>), p. 589.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1993-KhooC.html">DAC-1993-KhooC</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Multilayer MCM Router Based on Four-Via Routing (<abbr title="Kei-Yong Khoo">KYK</abbr>, <abbr title="Jason Cong">JC</abbr>), pp. 590–595.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-HuangHCK.html">DAC-1993-HuangHCK</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Timing-Driven Global Routing Algorithm (<abbr title="Jin Huang">JH</abbr>, <abbr title="Xianlong Hong">XH</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>, <abbr title="Ernest S. Kuh">ESK</abbr>), pp. 596–600.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-LewisP.html">DAC-1993-LewisP</a></dt><dd>A Negative Reinforcement Method for PGA Routing (<abbr title="Forbes D. Lewis">FDL</abbr>, <abbr title="Wang Chia-Chi Pong">WCCP</abbr>), pp. 601–605.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-CongLZ.html">DAC-1993-CongLZ</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>Performance-Driven Interconnect Design Based on Distributed RC Delay Model (<abbr title="Jason Cong">JC</abbr>, <abbr title="Kwok-Shing Leung">KSL</abbr>, <abbr title="Dian Zhou">DZ</abbr>), pp. 606–611.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-Edahiro.html">DAC-1993-Edahiro</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>A Clustering-Based Optimization Algorithm in Zero-Skew Routings (<abbr title="Masato Edahiro">ME</abbr>), pp. 612–616.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-Collett.html">DAC-1993-Collett</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Multi-vendor Tool Integration Experiences (Panel Abstract) (<abbr title="Ronald Collett">RC</abbr>), p. 617.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1993-McGeerSBS.html">DAC-1993-McGeerSBS</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Espresso-Signature: A New Exact Minimizer for Logic Functions (<abbr title="Patrick C. McGeer">PCM</abbr>, <abbr title="Jagesh V. Sanghavi">JVS</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 618–624.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1993-CoudertMF.html">DAC-1993-CoudertMF</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>A New Viewpoint on Two-Level Logic Minimization (<abbr title="Olivier Coudert">OC</abbr>, <abbr title="Jean Christophe Madre">JCM</abbr>, <abbr title="Henri Fraisse">HF</abbr>), pp. 625–630.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-DamianiYM.html">DAC-1993-DamianiYM</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimization of Combinational Logic Circuits Based on Compatible Gates (<abbr title="Maurizio Damiani">MD</abbr>, <abbr title="Jerry Chih-Yuan Yang">JCYY</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 631–636.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-EvekingH.html">DAC-1993-EvekingH</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimization and Resynthesis of Complex Data-Paths (<abbr title="Hans Eveking">HE</abbr>, <abbr title="Stefan Höreth">SH</abbr>), pp. 637–641.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-LaiPV.html">DAC-1993-LaiPV</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>BDD Based Decomposition of Logic Functions with Application to FPGA Synthesis (<abbr title="Yung-Te Lai">YTL</abbr>, <abbr title="Massoud Pedram">MP</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>), pp. 642–647.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-SuttonBD.html">DAC-1993-SuttonBD</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Design Management Using Dynamically Defined Flows (<abbr title="Peter R. Sutton">PRS</abbr>, <abbr title="Jay B. Brockman">JBB</abbr>, <abbr title="Stephen W. Director">SWD</abbr>), pp. 648–653.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-SilvaK.html">DAC-1993-SilvaK</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/documentation.html" title="documentation">#documentation</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span></dt><dd>Active Documentation: A New Interface for VLSI Design (<abbr title="Mário J. Silva">MJS</abbr>, <abbr title="Randy H. Katz">RHK</abbr>), pp. 654–660.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1993-MandayamV.html">DAC-1993-MandayamV</a> <span class="tag"><a href="tag/attribute%20grammar.html" title="attribute grammar">#attribute grammar</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Performance Specification Using Attributed Grammars (<abbr title="Ram Mandayam">RM</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 661–667.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1993-GiumaleK.html">DAC-1993-GiumaleK</a></dt><dd>An Information Model of Time (<abbr title="Cristian A. Giumale">CAG</abbr>, <abbr title="Hilary J. Kahn">HJK</abbr>), pp. 668–672.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-Kra.html">DAC-1993-Kra</a> <span class="tag"><a href="tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>A Cross-Debugging Method for Hardware/Software Co-design Environments (<abbr title="Yehuda Kra">YK</abbr>), pp. 673–677.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-KamonTW.html">DAC-1993-KamonTW</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>FastHenry: A Multipole-Accelerated 3-D Inductance Extraction Program (<abbr title="Mattan Kamon">MK</abbr>, <abbr title="Michael J. Tsuk">MJT</abbr>, <abbr title="Jacob White">JW</abbr>), pp. 678–683.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-ChouCC.html">DAC-1993-ChouCC</a> <span class="tag"><a href="tag/finite.html" title="finite">#finite</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>High-Speed Interconnect Modeling and High-Accuracy Simulation Using SPICE and Finite Element Methods (<abbr title="Tai-Yu Chou">TYC</abbr>, <abbr title="Jay Cosentino">JC</abbr>, <abbr title="Zoltan J. Cendes">ZJC</abbr>), pp. 684–690.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1993-SriramK.html">DAC-1993-SriramK</a> <span class="tag"><a href="tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast Approximation of the Transient Response of Lossy Transmision Line Trees (<abbr title="Mysore Sriram">MS</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 691–696.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-HaqueC.html">DAC-1993-HaqueC</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>Analysis and Reliable Design of ECL Circuits with Distributed RLC Interconnections (<abbr title="Monjurul Haque">MH</abbr>, <abbr title="Salim Chowdhury">SC</abbr>), pp. 697–701.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-HeebPR.html">DAC-1993-HeebPR</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Frequency Domain Microwave Modeling Using Retarded Partial Element Equivalent Circuits (<abbr title="Hansruedi Heeb">HH</abbr>, <abbr title="Saila Ponnapalli">SP</abbr>, <abbr title="Albert E. Ruehli">AER</abbr>), pp. 702–706.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-Yarnikh.html">DAC-1993-Yarnikh</a></dt><dd>The State of CAD and VLSI in Russia (<abbr title="Valery Yarnikh">VY</abbr>), pp. 707–708.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1993-Tatarnikov.html">DAC-1993-Tatarnikov</a></dt><dd>The State of VHDL in Russia (<abbr title="Yuri Tatarnikov">YT</abbr>), pp. 709–711.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-1993-Birger.html">DAC-1993-Birger</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>The State of Simulation in Russia (<abbr title="Alexander Birger">AB</abbr>), pp. 712–715.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1993-Mikhov.html">DAC-1993-Mikhov</a></dt><dd>The State of EDA in Russian Universities (<abbr title="Valery M. Mikhov">VMM</abbr>), pp. 716–719.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1993-YangLYD.html">DAC-1993-YangLYD</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An Efficient Non-Quasi-Static Diode Model for Circuit Simulation (<abbr title="Andrew T. Yang">ATY</abbr>, <abbr title="Yu Liu">YL</abbr>, <abbr title="Jack T. Yao">JTY</abbr>, <abbr title="R. R. Daniels">RRD</abbr>), pp. 720–725.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-LiaoDWC.html">DAC-1993-LiaoDWC</a> <span class="tag"><a href="tag/metaprogramming.html" title="metaprogramming">#metaprogramming</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/polynomial.html" title="polynomial">#polynomial</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>S-Parameter Based Macro Model of Distributed-Lumped Networks Using Exponentially Decayed Polynomial Function (<abbr title="Haifang Liao">HL</abbr>, <abbr title="Wayne Wei-Ming Dai">WWMD</abbr>, <abbr title="Rui Wang">RW</abbr>, <abbr title="Fung-Yuel Chang">FYC</abbr>), pp. 726–731.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-ChiproutN.html">DAC-1993-ChiproutN</a> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Addressing High-Speed Interconnect Issues in Asymptotic Waveform Evaluation (<abbr title="Eli Chiprout">EC</abbr>, <abbr title="Michel S. Nakhla">MSN</abbr>), pp. 732–736.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-VisweswariahW.html">DAC-1993-VisweswariahW</a> <span class="tag"><a href="tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Incremental Event-Driven Simulation of Digital FET Circuits (<abbr title="Chandramouli Visweswariah">CV</abbr>, <abbr title="Jalal A. Wehbeh">JAW</abbr>), pp. 737–741.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-Darringer.html">DAC-1993-Darringer</a></dt><dd>Where in the World Should CAD Software be Made? (Panel Abstract) (<abbr title="John A. Darringer">JAD</abbr>), p. 742.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1993-AlpertK.html">DAC-1993-AlpertK</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Geometric Embeddings for Faster and Better Multi-Way Netlist Partitioning (<abbr title="Charles J. Alpert">CJA</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>), pp. 743–748.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-ChanSZ93a.html">DAC-1993-ChanSZ93a</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Spectral K-Way Ratio-Cut Partitioning and Clustering (<abbr title="Pak K. Chan">PKC</abbr>, <abbr title="Martine D. F. Schlag">MDFS</abbr>, <abbr title="Jason Y. Zien">JYZ</abbr>), pp. 749–754.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-CongS.html">DAC-1993-CongS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/bottom-up.html" title="bottom-up">#bottom-up</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>A Parallel Bottom-Up Clustering Algorithm with Applications to Circuit Partitioning in VLSI Design (<abbr title="Jason Cong">JC</abbr>, <abbr title="M'Lissa Smith">MS</abbr>), pp. 755–760.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1993-ShihK.html">DAC-1993-ShihK</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/polynomial.html" title="polynomial">#polynomial</a></span> <span class="tag"><a href="tag/programming.html" title="programming">#programming</a></span></dt><dd>Quadratic Boolean Programming for Performance-Driven System Partitioning (<abbr title="Minshine Shih">MS</abbr>, <abbr title="Ernest S. Kuh">ESK</abbr>), pp. 761–765.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1993-Wadhwani.html">DAC-1993-Wadhwani</a> <span class="tag"><a href="tag/component.html" title="component">#component</a></span> <span class="tag"><a href="tag/library.html" title="library">#library</a></span></dt><dd>The Key to EDA Results: Component &amp; Library Management (Panel Abstract) (<abbr title="Romesh Wadhwani">RW</abbr>), p. 766.</dd> <div class="pagevis" style="width:0px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>