
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={1,rS,0,offset}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= PC.Out=>IMem.RAddr                                      Premise(F3)
	S6= IMem.RAddr=addr                                         Path(S4,S5)
	S7= CP0.ASID=>IMem.ASID                                     Premise(F4)
	S8= IMem.ASID=pid                                           Path(S3,S7)
	S9= IMem.Out={1,rS,0,offset}                                IMem-Read(S8,S6,S2)
	S10= IMem.Out=>FU.IR_IF                                     Premise(F5)
	S11= FU.IR_IF={1,rS,0,offset}                               Path(S9,S10)
	S12= IMem.Out=>IR_ID.In                                     Premise(F6)
	S13= IR_ID.In={1,rS,0,offset}                               Path(S9,S12)
	S14= FU.Halt_IF=>CU_IF.Halt                                 Premise(F7)
	S15= FU.Bub_IF=>CU_IF.Bub                                   Premise(F8)
	S16= IR_ID.Out=>FU.IR_ID                                    Premise(F9)
	S17= IR_ID.Out31_26=>CU_ID.Op                               Premise(F10)
	S18= IR_ID.Out25_21=>GPR.RReg1                              Premise(F11)
	S19= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F12)
	S20= GPR.Rdata1=>FU.InID1                                   Premise(F13)
	S21= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F14)
	S22= FU.OutID1=>A_EX.In                                     Premise(F15)
	S23= IR_ID.Out=>IR_EX.In                                    Premise(F16)
	S24= FU.Halt_ID=>CU_ID.Halt                                 Premise(F17)
	S25= FU.Bub_ID=>CU_ID.Bub                                   Premise(F18)
	S26= IR_EX.Out=>FU.IR_EX                                    Premise(F19)
	S27= IR_EX.Out31_26=>CU_EX.Op                               Premise(F20)
	S28= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F21)
	S29= IR_EX.Out15_0=>SEXT.In                                 Premise(F22)
	S30= PC.CIA=>ALU.A                                          Premise(F23)
	S31= SEXT.Out=>ALU.B                                        Premise(F24)
	S32= ALU.Out=>ALUOut_MEM.In                                 Premise(F25)
	S33= A_EX.Out=>CMPU.A                                       Premise(F26)
	S34= B_EX.Out=>CMPU.B                                       Premise(F27)
	S35= CMPU.lt=>ConditionReg_MEM.In                           Premise(F28)
	S36= IR_EX.Out=>IR_MEM.In                                   Premise(F29)
	S37= IR_MEM.Out=>FU.IR_MEM                                  Premise(F30)
	S38= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F31)
	S39= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F32)
	S40= ALUOut_MEM.Out=>PC.In                                  Premise(F33)
	S41= ConditionReg_MEM.Out=>CU_MEM.lt                        Premise(F34)
	S42= IR_MEM.Out=>IR_WB.In                                   Premise(F35)
	S43= ConditionReg_MEM.Out=>ConditionReg_WB.In               Premise(F36)
	S44= IR_WB.Out=>FU.IR_WB                                    Premise(F37)
	S45= IR_WB.Out31_26=>CU_WB.Op                               Premise(F38)
	S46= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F39)
	S47= CtrlPC=0                                               Premise(F40)
	S48= CtrlPCInc=1                                            Premise(F41)
	S49= PC[Out]=addr+4                                         PC-Inc(S1,S47,S48)
	S50= PC[CIA]=addr                                           PC-Inc(S1,S47,S48)
	S51= CtrlIMem=0                                             Premise(F42)
	S52= IMem[{pid,addr}]={1,rS,0,offset}                       IMem-Hold(S2,S51)
	S53= CtrlASIDIn=0                                           Premise(F43)
	S54= CtrlCP0=0                                              Premise(F44)
	S55= CP0[ASID]=pid                                          CP0-Hold(S0,S54)
	S56= CtrlEPCIn=0                                            Premise(F45)
	S57= CtrlExCodeIn=0                                         Premise(F46)
	S58= CtrlIR_ID=1                                            Premise(F47)
	S59= [IR_ID]={1,rS,0,offset}                                IR_ID-Write(S13,S58)
	S60= CtrlGPR=0                                              Premise(F48)
	S61= CtrlA_EX=0                                             Premise(F49)
	S62= CtrlB_EX=0                                             Premise(F50)
	S63= CtrlIR_EX=0                                            Premise(F51)
	S64= CtrlALUOut_MEM=0                                       Premise(F52)
	S65= CtrlConditionReg_MEM=0                                 Premise(F53)
	S66= CtrlIR_MEM=0                                           Premise(F54)
	S67= CtrlIR_WB=0                                            Premise(F55)
	S68= CtrlConditionReg_WB=0                                  Premise(F56)
	S69= GPR[rS]=a                                              Premise(F57)

ID	S70= PC.Out=addr+4                                          PC-Out(S49)
	S71= PC.CIA=addr                                            PC-Out(S50)
	S72= PC.CIA31_28=addr[31:28]                                PC-Out(S50)
	S73= CP0.ASID=pid                                           CP0-Read-ASID(S55)
	S74= IR_ID.Out={1,rS,0,offset}                              IR-Out(S59)
	S75= IR_ID.Out31_26=1                                       IR-Out(S59)
	S76= IR_ID.Out25_21=rS                                      IR-Out(S59)
	S77= IR_ID.Out20_16=0                                       IR-Out(S59)
	S78= IR_ID.Out15_0=offset                                   IR-Out(S59)
	S79= PC.Out=>IMem.RAddr                                     Premise(F58)
	S80= IMem.RAddr=addr+4                                      Path(S70,S79)
	S81= CP0.ASID=>IMem.ASID                                    Premise(F59)
	S82= IMem.ASID=pid                                          Path(S73,S81)
	S83= IMem.Out=>FU.IR_IF                                     Premise(F60)
	S84= IMem.Out=>IR_ID.In                                     Premise(F61)
	S85= FU.Halt_IF=>CU_IF.Halt                                 Premise(F62)
	S86= FU.Bub_IF=>CU_IF.Bub                                   Premise(F63)
	S87= IR_ID.Out=>FU.IR_ID                                    Premise(F64)
	S88= FU.IR_ID={1,rS,0,offset}                               Path(S74,S87)
	S89= IR_ID.Out31_26=>CU_ID.Op                               Premise(F65)
	S90= CU_ID.Op=1                                             Path(S75,S89)
	S91= IR_ID.Out25_21=>GPR.RReg1                              Premise(F66)
	S92= GPR.RReg1=rS                                           Path(S76,S91)
	S93= GPR.Rdata1=a                                           GPR-Read(S92,S69)
	S94= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F67)
	S95= CU_ID.IRFunc1=0                                        Path(S77,S94)
	S96= GPR.Rdata1=>FU.InID1                                   Premise(F68)
	S97= FU.InID1=a                                             Path(S93,S96)
	S98= FU.OutID1=FU(a)                                        FU-Forward(S97)
	S99= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F69)
	S100= FU.InID1_RReg=rS                                      Path(S76,S99)
	S101= FU.OutID1=>A_EX.In                                    Premise(F70)
	S102= A_EX.In=FU(a)                                         Path(S98,S101)
	S103= B_EX.In=32'b0                                         Premise(F71)
	S104= IR_ID.Out=>IR_EX.In                                   Premise(F72)
	S105= IR_EX.In={1,rS,0,offset}                              Path(S74,S104)
	S106= FU.Halt_ID=>CU_ID.Halt                                Premise(F73)
	S107= FU.Bub_ID=>CU_ID.Bub                                  Premise(F74)
	S108= FU.InID2_RReg=5'b00000                                Premise(F75)
	S109= IR_EX.Out=>FU.IR_EX                                   Premise(F76)
	S110= IR_EX.Out31_26=>CU_EX.Op                              Premise(F77)
	S111= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F78)
	S112= IR_EX.Out15_0=>SEXT.In                                Premise(F79)
	S113= PC.CIA=>ALU.A                                         Premise(F80)
	S114= ALU.A=addr                                            Path(S71,S113)
	S115= SEXT.Out=>ALU.B                                       Premise(F81)
	S116= ALU.Out=>ALUOut_MEM.In                                Premise(F82)
	S117= A_EX.Out=>CMPU.A                                      Premise(F83)
	S118= B_EX.Out=>CMPU.B                                      Premise(F84)
	S119= CMPU.lt=>ConditionReg_MEM.In                          Premise(F85)
	S120= IR_EX.Out=>IR_MEM.In                                  Premise(F86)
	S121= IR_MEM.Out=>FU.IR_MEM                                 Premise(F87)
	S122= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F88)
	S123= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F89)
	S124= ALUOut_MEM.Out=>PC.In                                 Premise(F90)
	S125= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F91)
	S126= IR_MEM.Out=>IR_WB.In                                  Premise(F92)
	S127= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F93)
	S128= IR_WB.Out=>FU.IR_WB                                   Premise(F94)
	S129= IR_WB.Out31_26=>CU_WB.Op                              Premise(F95)
	S130= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F96)
	S131= CtrlPC=0                                              Premise(F97)
	S132= CtrlPCInc=0                                           Premise(F98)
	S133= PC[CIA]=addr                                          PC-Hold(S50,S132)
	S134= PC[Out]=addr+4                                        PC-Hold(S49,S131,S132)
	S135= CtrlIMem=0                                            Premise(F99)
	S136= IMem[{pid,addr}]={1,rS,0,offset}                      IMem-Hold(S52,S135)
	S137= CtrlASIDIn=0                                          Premise(F100)
	S138= CtrlCP0=0                                             Premise(F101)
	S139= CP0[ASID]=pid                                         CP0-Hold(S55,S138)
	S140= CtrlEPCIn=0                                           Premise(F102)
	S141= CtrlExCodeIn=0                                        Premise(F103)
	S142= CtrlIR_ID=0                                           Premise(F104)
	S143= [IR_ID]={1,rS,0,offset}                               IR_ID-Hold(S59,S142)
	S144= CtrlGPR=0                                             Premise(F105)
	S145= GPR[rS]=a                                             GPR-Hold(S69,S144)
	S146= CtrlA_EX=1                                            Premise(F106)
	S147= [A_EX]=FU(a)                                          A_EX-Write(S102,S146)
	S148= CtrlB_EX=1                                            Premise(F107)
	S149= [B_EX]=32'b0                                          B_EX-Write(S103,S148)
	S150= CtrlIR_EX=1                                           Premise(F108)
	S151= [IR_EX]={1,rS,0,offset}                               IR_EX-Write(S105,S150)
	S152= CtrlALUOut_MEM=0                                      Premise(F109)
	S153= CtrlConditionReg_MEM=0                                Premise(F110)
	S154= CtrlIR_MEM=0                                          Premise(F111)
	S155= CtrlIR_WB=0                                           Premise(F112)
	S156= CtrlConditionReg_WB=0                                 Premise(F113)

EX	S157= PC.CIA=addr                                           PC-Out(S133)
	S158= PC.CIA31_28=addr[31:28]                               PC-Out(S133)
	S159= PC.Out=addr+4                                         PC-Out(S134)
	S160= CP0.ASID=pid                                          CP0-Read-ASID(S139)
	S161= IR_ID.Out={1,rS,0,offset}                             IR-Out(S143)
	S162= IR_ID.Out31_26=1                                      IR-Out(S143)
	S163= IR_ID.Out25_21=rS                                     IR-Out(S143)
	S164= IR_ID.Out20_16=0                                      IR-Out(S143)
	S165= IR_ID.Out15_0=offset                                  IR-Out(S143)
	S166= A_EX.Out=FU(a)                                        A_EX-Out(S147)
	S167= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S147)
	S168= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S147)
	S169= B_EX.Out=32'b0                                        B_EX-Out(S149)
	S170= B_EX.Out1_0={32'b0}[1:0]                              B_EX-Out(S149)
	S171= B_EX.Out4_0={32'b0}[4:0]                              B_EX-Out(S149)
	S172= IR_EX.Out={1,rS,0,offset}                             IR_EX-Out(S151)
	S173= IR_EX.Out31_26=1                                      IR_EX-Out(S151)
	S174= IR_EX.Out25_21=rS                                     IR_EX-Out(S151)
	S175= IR_EX.Out20_16=0                                      IR_EX-Out(S151)
	S176= IR_EX.Out15_0=offset                                  IR_EX-Out(S151)
	S177= PC.Out=>IMem.RAddr                                    Premise(F114)
	S178= IMem.RAddr=addr+4                                     Path(S159,S177)
	S179= CP0.ASID=>IMem.ASID                                   Premise(F115)
	S180= IMem.ASID=pid                                         Path(S160,S179)
	S181= IMem.Out=>FU.IR_IF                                    Premise(F116)
	S182= IMem.Out=>IR_ID.In                                    Premise(F117)
	S183= FU.Halt_IF=>CU_IF.Halt                                Premise(F118)
	S184= FU.Bub_IF=>CU_IF.Bub                                  Premise(F119)
	S185= IR_ID.Out=>FU.IR_ID                                   Premise(F120)
	S186= FU.IR_ID={1,rS,0,offset}                              Path(S161,S185)
	S187= IR_ID.Out31_26=>CU_ID.Op                              Premise(F121)
	S188= CU_ID.Op=1                                            Path(S162,S187)
	S189= IR_ID.Out25_21=>GPR.RReg1                             Premise(F122)
	S190= GPR.RReg1=rS                                          Path(S163,S189)
	S191= GPR.Rdata1=a                                          GPR-Read(S190,S145)
	S192= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F123)
	S193= CU_ID.IRFunc1=0                                       Path(S164,S192)
	S194= GPR.Rdata1=>FU.InID1                                  Premise(F124)
	S195= FU.InID1=a                                            Path(S191,S194)
	S196= FU.OutID1=FU(a)                                       FU-Forward(S195)
	S197= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F125)
	S198= FU.InID1_RReg=rS                                      Path(S163,S197)
	S199= FU.OutID1=>A_EX.In                                    Premise(F126)
	S200= A_EX.In=FU(a)                                         Path(S196,S199)
	S201= IR_ID.Out=>IR_EX.In                                   Premise(F127)
	S202= IR_EX.In={1,rS,0,offset}                              Path(S161,S201)
	S203= FU.Halt_ID=>CU_ID.Halt                                Premise(F128)
	S204= FU.Bub_ID=>CU_ID.Bub                                  Premise(F129)
	S205= IR_EX.Out=>FU.IR_EX                                   Premise(F130)
	S206= FU.IR_EX={1,rS,0,offset}                              Path(S172,S205)
	S207= IR_EX.Out31_26=>CU_EX.Op                              Premise(F131)
	S208= CU_EX.Op=1                                            Path(S173,S207)
	S209= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F132)
	S210= CU_EX.IRFunc1=0                                       Path(S175,S209)
	S211= IR_EX.Out15_0=>SEXT.In                                Premise(F133)
	S212= SEXT.In=offset                                        Path(S176,S211)
	S213= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S212)
	S214= PC.CIA=>ALU.A                                         Premise(F134)
	S215= ALU.A=addr                                            Path(S157,S214)
	S216= SEXT.Out=>ALU.B                                       Premise(F135)
	S217= ALU.B={14{offset[15]},offset,2{0}}                    Path(S213,S216)
	S218= ALU.Func=6'b010010                                    Premise(F136)
	S219= ALU.Out=addr+{14{offset[15]},offset,2{0}}             ALU(S215,S217)
	S220= ALU.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]   ALU(S215,S217)
	S221= ALU.CMP=Compare0(addr+{14{offset[15]},offset,2{0}})   ALU(S215,S217)
	S222= ALU.OV=OverFlow(addr+{14{offset[15]},offset,2{0}})    ALU(S215,S217)
	S223= ALU.CA=Carry(addr+{14{offset[15]},offset,2{0}})       ALU(S215,S217)
	S224= ALU.Out=>ALUOut_MEM.In                                Premise(F137)
	S225= ALUOut_MEM.In=addr+{14{offset[15]},offset,2{0}}       Path(S219,S224)
	S226= A_EX.Out=>CMPU.A                                      Premise(F138)
	S227= CMPU.A=FU(a)                                          Path(S166,S226)
	S228= B_EX.Out=>CMPU.B                                      Premise(F139)
	S229= CMPU.B=32'b0                                          Path(S169,S228)
	S230= CMPU.Func=6'b000011                                   Premise(F140)
	S231= CMPU.Out=CompareS(FU(a),32'b0)                        CMPU-CMPS(S227,S229)
	S232= CMPU.zero=CompareS(FU(a),32'b0)                       CMPU-CMPS(S227,S229)
	S233= CMPU.gt=CompareS(FU(a),32'b0)                         CMPU-CMPS(S227,S229)
	S234= CMPU.lt=CompareS(FU(a),32'b0)                         CMPU-CMPS(S227,S229)
	S235= CMPU.lt=>ConditionReg_MEM.In                          Premise(F141)
	S236= ConditionReg_MEM.In=CompareS(FU(a),32'b0)             Path(S234,S235)
	S237= IR_EX.Out=>IR_MEM.In                                  Premise(F142)
	S238= IR_MEM.In={1,rS,0,offset}                             Path(S172,S237)
	S239= FU.InEX_WReg=5'b00000                                 Premise(F143)
	S240= IR_MEM.Out=>FU.IR_MEM                                 Premise(F144)
	S241= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F145)
	S242= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F146)
	S243= ALUOut_MEM.Out=>PC.In                                 Premise(F147)
	S244= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F148)
	S245= IR_MEM.Out=>IR_WB.In                                  Premise(F149)
	S246= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F150)
	S247= IR_WB.Out=>FU.IR_WB                                   Premise(F151)
	S248= IR_WB.Out31_26=>CU_WB.Op                              Premise(F152)
	S249= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F153)
	S250= CtrlPC=0                                              Premise(F154)
	S251= CtrlPCInc=0                                           Premise(F155)
	S252= PC[CIA]=addr                                          PC-Hold(S133,S251)
	S253= PC[Out]=addr+4                                        PC-Hold(S134,S250,S251)
	S254= CtrlIMem=0                                            Premise(F156)
	S255= IMem[{pid,addr}]={1,rS,0,offset}                      IMem-Hold(S136,S254)
	S256= CtrlASIDIn=0                                          Premise(F157)
	S257= CtrlCP0=0                                             Premise(F158)
	S258= CP0[ASID]=pid                                         CP0-Hold(S139,S257)
	S259= CtrlEPCIn=0                                           Premise(F159)
	S260= CtrlExCodeIn=0                                        Premise(F160)
	S261= CtrlIR_ID=0                                           Premise(F161)
	S262= [IR_ID]={1,rS,0,offset}                               IR_ID-Hold(S143,S261)
	S263= CtrlGPR=0                                             Premise(F162)
	S264= GPR[rS]=a                                             GPR-Hold(S145,S263)
	S265= CtrlA_EX=0                                            Premise(F163)
	S266= [A_EX]=FU(a)                                          A_EX-Hold(S147,S265)
	S267= CtrlB_EX=0                                            Premise(F164)
	S268= [B_EX]=32'b0                                          B_EX-Hold(S149,S267)
	S269= CtrlIR_EX=0                                           Premise(F165)
	S270= [IR_EX]={1,rS,0,offset}                               IR_EX-Hold(S151,S269)
	S271= CtrlALUOut_MEM=1                                      Premise(F166)
	S272= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Write(S225,S271)
	S273= CtrlConditionReg_MEM=1                                Premise(F167)
	S274= [ConditionReg_MEM]=CompareS(FU(a),32'b0)              ConditionReg_MEM-Write(S236,S273)
	S275= CtrlIR_MEM=1                                          Premise(F168)
	S276= [IR_MEM]={1,rS,0,offset}                              IR_MEM-Write(S238,S275)
	S277= CtrlIR_WB=0                                           Premise(F169)
	S278= CtrlConditionReg_WB=0                                 Premise(F170)

MEM	S279= PC.CIA=addr                                           PC-Out(S252)
	S280= PC.CIA31_28=addr[31:28]                               PC-Out(S252)
	S281= PC.Out=addr+4                                         PC-Out(S253)
	S282= CP0.ASID=pid                                          CP0-Read-ASID(S258)
	S283= IR_ID.Out={1,rS,0,offset}                             IR-Out(S262)
	S284= IR_ID.Out31_26=1                                      IR-Out(S262)
	S285= IR_ID.Out25_21=rS                                     IR-Out(S262)
	S286= IR_ID.Out20_16=0                                      IR-Out(S262)
	S287= IR_ID.Out15_0=offset                                  IR-Out(S262)
	S288= A_EX.Out=FU(a)                                        A_EX-Out(S266)
	S289= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S266)
	S290= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S266)
	S291= B_EX.Out=32'b0                                        B_EX-Out(S268)
	S292= B_EX.Out1_0={32'b0}[1:0]                              B_EX-Out(S268)
	S293= B_EX.Out4_0={32'b0}[4:0]                              B_EX-Out(S268)
	S294= IR_EX.Out={1,rS,0,offset}                             IR_EX-Out(S270)
	S295= IR_EX.Out31_26=1                                      IR_EX-Out(S270)
	S296= IR_EX.Out25_21=rS                                     IR_EX-Out(S270)
	S297= IR_EX.Out20_16=0                                      IR_EX-Out(S270)
	S298= IR_EX.Out15_0=offset                                  IR_EX-Out(S270)
	S299= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_MEM-Out(S272)
	S300= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S272)
	S301= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S272)
	S302= ConditionReg_MEM.Out=CompareS(FU(a),32'b0)            ConditionReg_MEM-Out(S274)
	S303= ConditionReg_MEM.Out1_0={CompareS(FU(a),32'b0)}[1:0]  ConditionReg_MEM-Out(S274)
	S304= ConditionReg_MEM.Out4_0={CompareS(FU(a),32'b0)}[4:0]  ConditionReg_MEM-Out(S274)
	S305= IR_MEM.Out={1,rS,0,offset}                            IR_MEM-Out(S276)
	S306= IR_MEM.Out31_26=1                                     IR_MEM-Out(S276)
	S307= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S276)
	S308= IR_MEM.Out20_16=0                                     IR_MEM-Out(S276)
	S309= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S276)
	S310= PC.Out=>IMem.RAddr                                    Premise(F171)
	S311= IMem.RAddr=addr+4                                     Path(S281,S310)
	S312= CP0.ASID=>IMem.ASID                                   Premise(F172)
	S313= IMem.ASID=pid                                         Path(S282,S312)
	S314= IMem.Out=>FU.IR_IF                                    Premise(F173)
	S315= IMem.Out=>IR_ID.In                                    Premise(F174)
	S316= FU.Halt_IF=>CU_IF.Halt                                Premise(F175)
	S317= FU.Bub_IF=>CU_IF.Bub                                  Premise(F176)
	S318= IR_ID.Out=>FU.IR_ID                                   Premise(F177)
	S319= FU.IR_ID={1,rS,0,offset}                              Path(S283,S318)
	S320= IR_ID.Out31_26=>CU_ID.Op                              Premise(F178)
	S321= CU_ID.Op=1                                            Path(S284,S320)
	S322= IR_ID.Out25_21=>GPR.RReg1                             Premise(F179)
	S323= GPR.RReg1=rS                                          Path(S285,S322)
	S324= GPR.Rdata1=a                                          GPR-Read(S323,S264)
	S325= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F180)
	S326= CU_ID.IRFunc1=0                                       Path(S286,S325)
	S327= GPR.Rdata1=>FU.InID1                                  Premise(F181)
	S328= FU.InID1=a                                            Path(S324,S327)
	S329= FU.OutID1=FU(a)                                       FU-Forward(S328)
	S330= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F182)
	S331= FU.InID1_RReg=rS                                      Path(S285,S330)
	S332= FU.OutID1=>A_EX.In                                    Premise(F183)
	S333= A_EX.In=FU(a)                                         Path(S329,S332)
	S334= IR_ID.Out=>IR_EX.In                                   Premise(F184)
	S335= IR_EX.In={1,rS,0,offset}                              Path(S283,S334)
	S336= FU.Halt_ID=>CU_ID.Halt                                Premise(F185)
	S337= FU.Bub_ID=>CU_ID.Bub                                  Premise(F186)
	S338= IR_EX.Out=>FU.IR_EX                                   Premise(F187)
	S339= FU.IR_EX={1,rS,0,offset}                              Path(S294,S338)
	S340= IR_EX.Out31_26=>CU_EX.Op                              Premise(F188)
	S341= CU_EX.Op=1                                            Path(S295,S340)
	S342= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F189)
	S343= CU_EX.IRFunc1=0                                       Path(S297,S342)
	S344= IR_EX.Out15_0=>SEXT.In                                Premise(F190)
	S345= SEXT.In=offset                                        Path(S298,S344)
	S346= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S345)
	S347= PC.CIA=>ALU.A                                         Premise(F191)
	S348= ALU.A=addr                                            Path(S279,S347)
	S349= SEXT.Out=>ALU.B                                       Premise(F192)
	S350= ALU.B={14{offset[15]},offset,2{0}}                    Path(S346,S349)
	S351= ALU.Out=>ALUOut_MEM.In                                Premise(F193)
	S352= A_EX.Out=>CMPU.A                                      Premise(F194)
	S353= CMPU.A=FU(a)                                          Path(S288,S352)
	S354= B_EX.Out=>CMPU.B                                      Premise(F195)
	S355= CMPU.B=32'b0                                          Path(S291,S354)
	S356= CMPU.lt=>ConditionReg_MEM.In                          Premise(F196)
	S357= IR_EX.Out=>IR_MEM.In                                  Premise(F197)
	S358= IR_MEM.In={1,rS,0,offset}                             Path(S294,S357)
	S359= IR_MEM.Out=>FU.IR_MEM                                 Premise(F198)
	S360= FU.IR_MEM={1,rS,0,offset}                             Path(S305,S359)
	S361= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F199)
	S362= CU_MEM.Op=1                                           Path(S306,S361)
	S363= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F200)
	S364= CU_MEM.IRFunc1=0                                      Path(S308,S363)
	S365= ALUOut_MEM.Out=>PC.In                                 Premise(F201)
	S366= PC.In=addr+{14{offset[15]},offset,2{0}}               Path(S299,S365)
	S367= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F202)
	S368= CU_MEM.lt=CompareS(FU(a),32'b0)                       Path(S302,S367)
	S369= IR_MEM.Out=>IR_WB.In                                  Premise(F203)
	S370= IR_WB.In={1,rS,0,offset}                              Path(S305,S369)
	S371= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F204)
	S372= ConditionReg_WB.In=CompareS(FU(a),32'b0)              Path(S302,S371)
	S373= FU.InMEM_WReg=5'b00000                                Premise(F205)
	S374= IR_WB.Out=>FU.IR_WB                                   Premise(F206)
	S375= IR_WB.Out31_26=>CU_WB.Op                              Premise(F207)
	S376= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F208)
	S377= CtrlPC=1                                              Premise(F209)
	S378= CtrlPCInc=0                                           Premise(F210)
	S379= PC[CIA]=addr                                          PC-Hold(S252,S378)
	S380= PC[Out]=addr+{14{offset[15]},offset,2{0}}             PC-Write(S366,S377,S378)
	S381= CtrlIMem=0                                            Premise(F211)
	S382= IMem[{pid,addr}]={1,rS,0,offset}                      IMem-Hold(S255,S381)
	S383= CtrlASIDIn=0                                          Premise(F212)
	S384= CtrlCP0=0                                             Premise(F213)
	S385= CP0[ASID]=pid                                         CP0-Hold(S258,S384)
	S386= CtrlEPCIn=0                                           Premise(F214)
	S387= CtrlExCodeIn=0                                        Premise(F215)
	S388= CtrlIR_ID=0                                           Premise(F216)
	S389= [IR_ID]={1,rS,0,offset}                               IR_ID-Hold(S262,S388)
	S390= CtrlGPR=0                                             Premise(F217)
	S391= GPR[rS]=a                                             GPR-Hold(S264,S390)
	S392= CtrlA_EX=0                                            Premise(F218)
	S393= [A_EX]=FU(a)                                          A_EX-Hold(S266,S392)
	S394= CtrlB_EX=0                                            Premise(F219)
	S395= [B_EX]=32'b0                                          B_EX-Hold(S268,S394)
	S396= CtrlIR_EX=0                                           Premise(F220)
	S397= [IR_EX]={1,rS,0,offset}                               IR_EX-Hold(S270,S396)
	S398= CtrlALUOut_MEM=0                                      Premise(F221)
	S399= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S272,S398)
	S400= CtrlConditionReg_MEM=0                                Premise(F222)
	S401= [ConditionReg_MEM]=CompareS(FU(a),32'b0)              ConditionReg_MEM-Hold(S274,S400)
	S402= CtrlIR_MEM=0                                          Premise(F223)
	S403= [IR_MEM]={1,rS,0,offset}                              IR_MEM-Hold(S276,S402)
	S404= CtrlIR_WB=1                                           Premise(F224)
	S405= [IR_WB]={1,rS,0,offset}                               IR_WB-Write(S370,S404)
	S406= CtrlConditionReg_WB=1                                 Premise(F225)
	S407= [ConditionReg_WB]=CompareS(FU(a),32'b0)               ConditionReg_WB-Write(S372,S406)

WB	S408= PC.CIA=addr                                           PC-Out(S379)
	S409= PC.CIA31_28=addr[31:28]                               PC-Out(S379)
	S410= PC.Out=addr+{14{offset[15]},offset,2{0}}              PC-Out(S380)
	S411= CP0.ASID=pid                                          CP0-Read-ASID(S385)
	S412= IR_ID.Out={1,rS,0,offset}                             IR-Out(S389)
	S413= IR_ID.Out31_26=1                                      IR-Out(S389)
	S414= IR_ID.Out25_21=rS                                     IR-Out(S389)
	S415= IR_ID.Out20_16=0                                      IR-Out(S389)
	S416= IR_ID.Out15_0=offset                                  IR-Out(S389)
	S417= A_EX.Out=FU(a)                                        A_EX-Out(S393)
	S418= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S393)
	S419= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S393)
	S420= B_EX.Out=32'b0                                        B_EX-Out(S395)
	S421= B_EX.Out1_0={32'b0}[1:0]                              B_EX-Out(S395)
	S422= B_EX.Out4_0={32'b0}[4:0]                              B_EX-Out(S395)
	S423= IR_EX.Out={1,rS,0,offset}                             IR_EX-Out(S397)
	S424= IR_EX.Out31_26=1                                      IR_EX-Out(S397)
	S425= IR_EX.Out25_21=rS                                     IR_EX-Out(S397)
	S426= IR_EX.Out20_16=0                                      IR_EX-Out(S397)
	S427= IR_EX.Out15_0=offset                                  IR_EX-Out(S397)
	S428= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_MEM-Out(S399)
	S429= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S399)
	S430= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S399)
	S431= ConditionReg_MEM.Out=CompareS(FU(a),32'b0)            ConditionReg_MEM-Out(S401)
	S432= ConditionReg_MEM.Out1_0={CompareS(FU(a),32'b0)}[1:0]  ConditionReg_MEM-Out(S401)
	S433= ConditionReg_MEM.Out4_0={CompareS(FU(a),32'b0)}[4:0]  ConditionReg_MEM-Out(S401)
	S434= IR_MEM.Out={1,rS,0,offset}                            IR_MEM-Out(S403)
	S435= IR_MEM.Out31_26=1                                     IR_MEM-Out(S403)
	S436= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S403)
	S437= IR_MEM.Out20_16=0                                     IR_MEM-Out(S403)
	S438= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S403)
	S439= IR_WB.Out={1,rS,0,offset}                             IR-Out(S405)
	S440= IR_WB.Out31_26=1                                      IR-Out(S405)
	S441= IR_WB.Out25_21=rS                                     IR-Out(S405)
	S442= IR_WB.Out20_16=0                                      IR-Out(S405)
	S443= IR_WB.Out15_0=offset                                  IR-Out(S405)
	S444= ConditionReg_WB.Out=CompareS(FU(a),32'b0)             ConditionReg_WB-Out(S407)
	S445= ConditionReg_WB.Out1_0={CompareS(FU(a),32'b0)}[1:0]   ConditionReg_WB-Out(S407)
	S446= ConditionReg_WB.Out4_0={CompareS(FU(a),32'b0)}[4:0]   ConditionReg_WB-Out(S407)
	S447= PC.Out=>IMem.RAddr                                    Premise(F226)
	S448= IMem.RAddr=addr+{14{offset[15]},offset,2{0}}          Path(S410,S447)
	S449= CP0.ASID=>IMem.ASID                                   Premise(F227)
	S450= IMem.ASID=pid                                         Path(S411,S449)
	S451= IMem.Out=>FU.IR_IF                                    Premise(F228)
	S452= IMem.Out=>IR_ID.In                                    Premise(F229)
	S453= FU.Halt_IF=>CU_IF.Halt                                Premise(F230)
	S454= FU.Bub_IF=>CU_IF.Bub                                  Premise(F231)
	S455= IR_ID.Out=>FU.IR_ID                                   Premise(F232)
	S456= FU.IR_ID={1,rS,0,offset}                              Path(S412,S455)
	S457= IR_ID.Out31_26=>CU_ID.Op                              Premise(F233)
	S458= CU_ID.Op=1                                            Path(S413,S457)
	S459= IR_ID.Out25_21=>GPR.RReg1                             Premise(F234)
	S460= GPR.RReg1=rS                                          Path(S414,S459)
	S461= GPR.Rdata1=a                                          GPR-Read(S460,S391)
	S462= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F235)
	S463= CU_ID.IRFunc1=0                                       Path(S415,S462)
	S464= GPR.Rdata1=>FU.InID1                                  Premise(F236)
	S465= FU.InID1=a                                            Path(S461,S464)
	S466= FU.OutID1=FU(a)                                       FU-Forward(S465)
	S467= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F237)
	S468= FU.InID1_RReg=rS                                      Path(S414,S467)
	S469= FU.OutID1=>A_EX.In                                    Premise(F238)
	S470= A_EX.In=FU(a)                                         Path(S466,S469)
	S471= IR_ID.Out=>IR_EX.In                                   Premise(F239)
	S472= IR_EX.In={1,rS,0,offset}                              Path(S412,S471)
	S473= FU.Halt_ID=>CU_ID.Halt                                Premise(F240)
	S474= FU.Bub_ID=>CU_ID.Bub                                  Premise(F241)
	S475= IR_EX.Out=>FU.IR_EX                                   Premise(F242)
	S476= FU.IR_EX={1,rS,0,offset}                              Path(S423,S475)
	S477= IR_EX.Out31_26=>CU_EX.Op                              Premise(F243)
	S478= CU_EX.Op=1                                            Path(S424,S477)
	S479= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F244)
	S480= CU_EX.IRFunc1=0                                       Path(S426,S479)
	S481= IR_EX.Out15_0=>SEXT.In                                Premise(F245)
	S482= SEXT.In=offset                                        Path(S427,S481)
	S483= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S482)
	S484= PC.CIA=>ALU.A                                         Premise(F246)
	S485= ALU.A=addr                                            Path(S408,S484)
	S486= SEXT.Out=>ALU.B                                       Premise(F247)
	S487= ALU.B={14{offset[15]},offset,2{0}}                    Path(S483,S486)
	S488= ALU.Out=>ALUOut_MEM.In                                Premise(F248)
	S489= A_EX.Out=>CMPU.A                                      Premise(F249)
	S490= CMPU.A=FU(a)                                          Path(S417,S489)
	S491= B_EX.Out=>CMPU.B                                      Premise(F250)
	S492= CMPU.B=32'b0                                          Path(S420,S491)
	S493= CMPU.lt=>ConditionReg_MEM.In                          Premise(F251)
	S494= IR_EX.Out=>IR_MEM.In                                  Premise(F252)
	S495= IR_MEM.In={1,rS,0,offset}                             Path(S423,S494)
	S496= IR_MEM.Out=>FU.IR_MEM                                 Premise(F253)
	S497= FU.IR_MEM={1,rS,0,offset}                             Path(S434,S496)
	S498= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F254)
	S499= CU_MEM.Op=1                                           Path(S435,S498)
	S500= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F255)
	S501= CU_MEM.IRFunc1=0                                      Path(S437,S500)
	S502= ALUOut_MEM.Out=>PC.In                                 Premise(F256)
	S503= PC.In=addr+{14{offset[15]},offset,2{0}}               Path(S428,S502)
	S504= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F257)
	S505= CU_MEM.lt=CompareS(FU(a),32'b0)                       Path(S431,S504)
	S506= IR_MEM.Out=>IR_WB.In                                  Premise(F258)
	S507= IR_WB.In={1,rS,0,offset}                              Path(S434,S506)
	S508= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F259)
	S509= ConditionReg_WB.In=CompareS(FU(a),32'b0)              Path(S431,S508)
	S510= IR_WB.Out=>FU.IR_WB                                   Premise(F260)
	S511= FU.IR_WB={1,rS,0,offset}                              Path(S439,S510)
	S512= IR_WB.Out31_26=>CU_WB.Op                              Premise(F261)
	S513= CU_WB.Op=1                                            Path(S440,S512)
	S514= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F262)
	S515= CU_WB.IRFunc1=0                                       Path(S442,S514)
	S516= FU.InWB_WReg=5'b00000                                 Premise(F263)
	S517= CtrlPC=0                                              Premise(F264)
	S518= CtrlPCInc=0                                           Premise(F265)
	S519= PC[CIA]=addr                                          PC-Hold(S379,S518)
	S520= PC[Out]=addr+{14{offset[15]},offset,2{0}}             PC-Hold(S380,S517,S518)
	S521= CtrlIMem=0                                            Premise(F266)
	S522= IMem[{pid,addr}]={1,rS,0,offset}                      IMem-Hold(S382,S521)
	S523= CtrlASIDIn=0                                          Premise(F267)
	S524= CtrlCP0=0                                             Premise(F268)
	S525= CP0[ASID]=pid                                         CP0-Hold(S385,S524)
	S526= CtrlEPCIn=0                                           Premise(F269)
	S527= CtrlExCodeIn=0                                        Premise(F270)
	S528= CtrlIR_ID=0                                           Premise(F271)
	S529= [IR_ID]={1,rS,0,offset}                               IR_ID-Hold(S389,S528)
	S530= CtrlGPR=0                                             Premise(F272)
	S531= GPR[rS]=a                                             GPR-Hold(S391,S530)
	S532= CtrlA_EX=0                                            Premise(F273)
	S533= [A_EX]=FU(a)                                          A_EX-Hold(S393,S532)
	S534= CtrlB_EX=0                                            Premise(F274)
	S535= [B_EX]=32'b0                                          B_EX-Hold(S395,S534)
	S536= CtrlIR_EX=0                                           Premise(F275)
	S537= [IR_EX]={1,rS,0,offset}                               IR_EX-Hold(S397,S536)
	S538= CtrlALUOut_MEM=0                                      Premise(F276)
	S539= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S399,S538)
	S540= CtrlConditionReg_MEM=0                                Premise(F277)
	S541= [ConditionReg_MEM]=CompareS(FU(a),32'b0)              ConditionReg_MEM-Hold(S401,S540)
	S542= CtrlIR_MEM=0                                          Premise(F278)
	S543= [IR_MEM]={1,rS,0,offset}                              IR_MEM-Hold(S403,S542)
	S544= CtrlIR_WB=0                                           Premise(F279)
	S545= [IR_WB]={1,rS,0,offset}                               IR_WB-Hold(S405,S544)
	S546= CtrlConditionReg_WB=0                                 Premise(F280)
	S547= [ConditionReg_WB]=CompareS(FU(a),32'b0)               ConditionReg_WB-Hold(S407,S546)

POST	S519= PC[CIA]=addr                                          PC-Hold(S379,S518)
	S520= PC[Out]=addr+{14{offset[15]},offset,2{0}}             PC-Hold(S380,S517,S518)
	S522= IMem[{pid,addr}]={1,rS,0,offset}                      IMem-Hold(S382,S521)
	S525= CP0[ASID]=pid                                         CP0-Hold(S385,S524)
	S529= [IR_ID]={1,rS,0,offset}                               IR_ID-Hold(S389,S528)
	S531= GPR[rS]=a                                             GPR-Hold(S391,S530)
	S533= [A_EX]=FU(a)                                          A_EX-Hold(S393,S532)
	S535= [B_EX]=32'b0                                          B_EX-Hold(S395,S534)
	S537= [IR_EX]={1,rS,0,offset}                               IR_EX-Hold(S397,S536)
	S539= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S399,S538)
	S541= [ConditionReg_MEM]=CompareS(FU(a),32'b0)              ConditionReg_MEM-Hold(S401,S540)
	S543= [IR_MEM]={1,rS,0,offset}                              IR_MEM-Hold(S403,S542)
	S545= [IR_WB]={1,rS,0,offset}                               IR_WB-Hold(S405,S544)
	S547= [ConditionReg_WB]=CompareS(FU(a),32'b0)               ConditionReg_WB-Hold(S407,S546)

