# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../myY-86.srcs/sources_1/new/const_defination.v"
verilog xil_defaultlib  "../../../myY-86.srcs/sources_1/new/predPC.v"
verilog xil_defaultlib  "../../../myY-86.srcs/sources_1/new/selectPC.v"
verilog xil_defaultlib  "../../../myY-86.srcs/sources_1/new/introduction_memory.v"
verilog xil_defaultlib  "../../../myY-86.srcs/sources_1/new/predictPC.v"
verilog xil_defaultlib  "../../../myY-86.srcs/sources_1/new/Split.v"
verilog xil_defaultlib  "../../../myY-86.srcs/sources_1/new/decodeReg.v"
verilog xil_defaultlib  "../../../myY-86.srcs/sources_1/new/regFile.v"
verilog xil_defaultlib  "../../../myY-86.srcs/sources_1/new/addPC.v"
verilog xil_defaultlib  "../../../myY-86.srcs/sources_1/new/setRegIO.v"
verilog xil_defaultlib  "../../../myY-86.srcs/sources_1/new/decode.v"
verilog xil_defaultlib  "../../../myY-86.srcs/sources_1/new/EReg.v"
verilog xil_defaultlib  "../../../myY-86.srcs/sources_1/new/ALU_A.v"
verilog xil_defaultlib  "../../../myY-86.srcs/sources_1/new/ALU_B.v"
verilog xil_defaultlib  "../../../myY-86.srcs/sources_1/new/ALU.v"
verilog xil_defaultlib  "../../../myY-86.srcs/sources_1/new/alufun.v"
verilog xil_defaultlib  "../../../myY-86.srcs/sources_1/new/MREG.v"
verilog xil_defaultlib  "../../../myY-86.srcs/sources_1/new/cond.v"
verilog xil_defaultlib  "../../../myY-86.srcs/sources_1/new/WREG.v"
verilog xil_defaultlib  "../../../myY-86.srcs/sources_1/new/memOperation.v"
verilog xil_defaultlib  "../../../myY-86.srcs/sources_1/new/data_memory.v"
verilog xil_defaultlib  "../../../myY-86.srcs/sources_1/new/CCREG.v"
verilog xil_defaultlib  "../../../myY-86.ip_user_files/bd/contructure/ip/contructure_predPC_0_0/sim/contructure_predPC_0_0.v"
verilog xil_defaultlib  "../../../myY-86.ip_user_files/bd/contructure/ip/contructure_selectPC_0_0/sim/contructure_selectPC_0_0.v"
verilog xil_defaultlib  "../../../myY-86.ip_user_files/bd/contructure/ip/contructure_introduction_memory_0_1/sim/contructure_introduction_memory_0_1.v"
verilog xil_defaultlib  "../../../myY-86.ip_user_files/bd/contructure/ip/contructure_predictPC_0_0/sim/contructure_predictPC_0_0.v"
verilog xil_defaultlib  "../../../myY-86.ip_user_files/bd/contructure/ip/contructure_Split_0_0/sim/contructure_Split_0_0.v"
verilog xil_defaultlib  "../../../myY-86.ip_user_files/bd/contructure/ip/contructure_decodeReg_0_1/sim/contructure_decodeReg_0_1.v"
verilog xil_defaultlib  "../../../myY-86.ip_user_files/bd/contructure/ip/contructure_regFile_0_1/sim/contructure_regFile_0_1.v"
verilog xil_defaultlib  "../../../myY-86.ip_user_files/bd/contructure/ip/contructure_addPC_0_0/sim/contructure_addPC_0_0.v"
verilog xil_defaultlib  "../../../myY-86.ip_user_files/bd/contructure/ip/contructure_setRegIO_0_0/sim/contructure_setRegIO_0_0.v"
verilog xil_defaultlib  "../../../myY-86.ip_user_files/bd/contructure/ip/contructure_decode_0_2/sim/contructure_decode_0_2.v"
verilog xil_defaultlib  "../../../myY-86.ip_user_files/bd/contructure/ip/contructure_EReg_0_0/sim/contructure_EReg_0_0.v"
verilog xil_defaultlib  "../../../myY-86.ip_user_files/bd/contructure/ip/contructure_ALU_A_0_0/sim/contructure_ALU_A_0_0.v"
verilog xil_defaultlib  "../../../myY-86.ip_user_files/bd/contructure/ip/contructure_ALU_B_0_0/sim/contructure_ALU_B_0_0.v"
verilog xil_defaultlib  "../../../myY-86.ip_user_files/bd/contructure/ip/contructure_ALU_0_0/sim/contructure_ALU_0_0.v"
verilog xil_defaultlib  "../../../myY-86.ip_user_files/bd/contructure/ip/contructure_alufun_0_0/sim/contructure_alufun_0_0.v"
verilog xil_defaultlib  "../../../myY-86.ip_user_files/bd/contructure/ip/contructure_MREG_0_0/sim/contructure_MREG_0_0.v"
verilog xil_defaultlib  "../../../myY-86.ip_user_files/bd/contructure/ip/contructure_cond_0_0/sim/contructure_cond_0_0.v"
verilog xil_defaultlib  "../../../myY-86.ip_user_files/bd/contructure/ip/contructure_WREG_0_0/sim/contructure_WREG_0_0.v"
verilog xil_defaultlib  "../../../myY-86.ip_user_files/bd/contructure/ip/contructure_memOperation_0_0/sim/contructure_memOperation_0_0.v"
verilog xil_defaultlib  "../../../myY-86.ip_user_files/bd/contructure/ip/contructure_data_memory_0_1/sim/contructure_data_memory_0_1.v"
verilog xil_defaultlib  "../../../myY-86.ip_user_files/bd/contructure/hdl/contructure.v"
verilog xil_defaultlib  "../../../myY-86.ip_user_files/bd/contructure/ip/contructure_CCreg_0_1/sim/contructure_CCreg_0_1.v"
verilog xil_defaultlib  "../../../myY-86.srcs/sources_1/imports/hdl/contructure_wrapper.v"
verilog xil_defaultlib  "../../../myY-86.srcs/sim_1/new/test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
