module dff(q, qbar, d, clk, clear);
    output q;
    output qbar;
    input d;
    input clk;
    input clear;
	 reg q, qbar;
	  always@(posedge clk or posedge clear) 
begin
if(clear== 1)
begin
q <= 0;
qbar <= 1;
end
else
begin 
q <= d; 
qbar = !d; 
end
end 
		endmodule

