

================================================================
== Vitis HLS Report for 'push_tensor2d_bycol_5'
================================================================
* Date:           Thu Oct  2 22:22:16 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.516 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |   min   |   max   |                      Type                      |
    +---------+---------+----------+----------+---------+---------+------------------------------------------------+
    |  2359310|  2359310|  9.437 ms|  9.437 ms|  2359297|  2359297|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+---------+---------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_24_1_VITIS_LOOP_25_2  |  2359308|  2359308|        14|          1|          1|  2359296|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [kernel_FFN.cpp:25]   --->   Operation 17 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [kernel_FFN.cpp:24]   --->   Operation 18 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %tsor, i1 1, void @p_str"   --->   Operation 20 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %gmem2, i1 1, void @p_str"   --->   Operation 21 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W_strm, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_55, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 16, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tsor_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %tsor" [kernel_FFN.cpp:23]   --->   Operation 24 'read' 'tsor_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 0, i22 %indvar_flatten"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.39ns)   --->   "%store_ln24 = store i10 0, i10 %c" [kernel_FFN.cpp:24]   --->   Operation 26 'store' 'store_ln24' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 27 [1/1] (0.39ns)   --->   "%store_ln25 = store i12 0, i12 %r" [kernel_FFN.cpp:25]   --->   Operation 27 'store' 'store_ln25' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc" [kernel_FFN.cpp:24]   --->   Operation 28 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.17>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i22 %indvar_flatten" [kernel_FFN.cpp:24]   --->   Operation 29 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.81ns)   --->   "%add_ln24 = add i22 %indvar_flatten_load, i22 1" [kernel_FFN.cpp:24]   --->   Operation 30 'add' 'add_ln24' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.67ns)   --->   "%icmp_ln24 = icmp_eq  i22 %indvar_flatten_load, i22 2359296" [kernel_FFN.cpp:24]   --->   Operation 31 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.67> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc5, void %for.end7" [kernel_FFN.cpp:24]   --->   Operation 32 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%r_load = load i12 %r" [kernel_FFN.cpp:25]   --->   Operation 33 'load' 'r_load' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%c_load = load i10 %c" [kernel_FFN.cpp:24]   --->   Operation 34 'load' 'c_load' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.62ns)   --->   "%icmp_ln25 = icmp_eq  i12 %r_load, i12 3072" [kernel_FFN.cpp:25]   --->   Operation 35 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.62> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.38ns)   --->   "%select_ln24 = select i1 %icmp_ln25, i12 0, i12 %r_load" [kernel_FFN.cpp:24]   --->   Operation 36 'select' 'select_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.71ns)   --->   "%add_ln24_1 = add i10 %c_load, i10 1" [kernel_FFN.cpp:24]   --->   Operation 37 'add' 'add_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.37ns)   --->   "%select_ln24_1 = select i1 %icmp_ln25, i10 %add_ln24_1, i10 %c_load" [kernel_FFN.cpp:24]   --->   Operation 38 'select' 'select_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.77ns)   --->   "%add_ln25 = add i12 %select_ln24, i12 1" [kernel_FFN.cpp:25]   --->   Operation 39 'add' 'add_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln24 = store i22 %add_ln24, i22 %indvar_flatten" [kernel_FFN.cpp:24]   --->   Operation 40 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.42>
ST_2 : Operation 41 [1/1] (0.39ns)   --->   "%store_ln24 = store i10 %select_ln24_1, i10 %c" [kernel_FFN.cpp:24]   --->   Operation 41 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.39>
ST_2 : Operation 42 [1/1] (0.39ns)   --->   "%store_ln25 = store i12 %add_ln25, i12 %r" [kernel_FFN.cpp:25]   --->   Operation 42 'store' 'store_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.39>

State 3 <SV = 2> <Delay = 1.98>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i10 %select_ln24_1" [kernel_FFN.cpp:24]   --->   Operation 43 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %select_ln24, i10 0" [kernel_FFN.cpp:27]   --->   Operation 44 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %select_ln24, i8 0" [kernel_FFN.cpp:27]   --->   Operation 45 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i20 %tmp" [kernel_FFN.cpp:27]   --->   Operation 46 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln27 = sub i22 %p_shl, i22 %zext_ln27_1" [kernel_FFN.cpp:27]   --->   Operation 47 'sub' 'sub_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln27 = add i22 %sub_ln27, i22 %zext_ln24" [kernel_FFN.cpp:27]   --->   Operation 48 'add' 'add_ln27' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %add_ln27, i2 0" [kernel_FFN.cpp:27]   --->   Operation 49 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i24 %shl_ln" [kernel_FFN.cpp:27]   --->   Operation 50 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.01ns)   --->   "%add_ln27_1 = add i64 %zext_ln27, i64 %tsor_read" [kernel_FFN.cpp:27]   --->   Operation 51 'add' 'add_ln27_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln27_1, i32 2, i32 63" [kernel_FFN.cpp:27]   --->   Operation 52 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i62 %trunc_ln" [kernel_FFN.cpp:27]   --->   Operation 53 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln27" [kernel_FFN.cpp:27]   --->   Operation 54 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 55 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMAddr_to_gmem2_load_req = muxlogic i32 %gmem2_addr"   --->   Operation 55 'muxlogic' 'muxLogicAXIMAddr_to_gmem2_load_req' <Predicate = true> <Delay = 1.35>
ST_4 : Operation 56 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMBurst_to_gmem2_load_req = muxlogic i64 1"   --->   Operation 56 'muxlogic' 'muxLogicAXIMBurst_to_gmem2_load_req' <Predicate = true> <Delay = 1.35>
ST_4 : Operation 57 [11/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 57 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 58 [10/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 58 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 59 [9/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 59 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 60 [8/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 60 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 61 [7/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 61 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 62 [6/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 62 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 63 [5/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 63 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 64 [4/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 64 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 65 [3/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 65 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 66 [2/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 66 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 0.99>
ST_14 : Operation 67 [1/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem2_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 67 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 76 [1/1] (0.28ns)   --->   "%ret_ln28 = ret" [kernel_FFN.cpp:28]   --->   Operation 76 'ret' 'ret_ln28' <Predicate = (icmp_ln24)> <Delay = 0.28>

State 15 <SV = 14> <Delay = 3.51>
ST_15 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_24_1_VITIS_LOOP_25_2_str"   --->   Operation 68 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2359296, i64 2359296, i64 2359296"   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107" [kernel_FFN.cpp:26]   --->   Operation 70 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 71 [1/1] (1.18ns) (share mux size 86)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read = muxlogic"   --->   Operation 71 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read' <Predicate = true> <Delay = 1.18>
ST_15 : Operation 72 [1/1] (0.99ns) (share mux size 86)   --->   "%gmem2_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem2_addr" [kernel_FFN.cpp:27]   --->   Operation 72 'read' 'gmem2_addr_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 73 [1/1] (0.34ns) (share mux size 3)   --->   "%muxLogicFIFOData_to_write_ln27 = muxlogic i32 %gmem2_addr_read"   --->   Operation 73 'muxlogic' 'muxLogicFIFOData_to_write_ln27' <Predicate = true> <Delay = 0.34>
ST_15 : Operation 74 [1/1] ( I:0.98ns O:0.98ns ) (share mux size 3)   --->   "%write_ln27 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %W_strm, i32 %gmem2_addr_read" [kernel_FFN.cpp:27]   --->   Operation 74 'write' 'write_ln27' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_15 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.inc" [kernel_FFN.cpp:25]   --->   Operation 75 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ tsor]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ W_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
r                                   (alloca           ) [ 0110000000000000]
c                                   (alloca           ) [ 0110000000000000]
indvar_flatten                      (alloca           ) [ 0110000000000000]
specstablecontent_ln0               (specstablecontent) [ 0000000000000000]
specstablecontent_ln0               (specstablecontent) [ 0000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000]
tsor_read                           (read             ) [ 0111000000000000]
store_ln0                           (store            ) [ 0000000000000000]
store_ln24                          (store            ) [ 0000000000000000]
store_ln25                          (store            ) [ 0000000000000000]
br_ln24                             (br               ) [ 0000000000000000]
indvar_flatten_load                 (load             ) [ 0000000000000000]
add_ln24                            (add              ) [ 0000000000000000]
icmp_ln24                           (icmp             ) [ 0111111111111110]
br_ln24                             (br               ) [ 0000000000000000]
r_load                              (load             ) [ 0000000000000000]
c_load                              (load             ) [ 0000000000000000]
icmp_ln25                           (icmp             ) [ 0000000000000000]
select_ln24                         (select           ) [ 0101000000000000]
add_ln24_1                          (add              ) [ 0000000000000000]
select_ln24_1                       (select           ) [ 0101000000000000]
add_ln25                            (add              ) [ 0000000000000000]
store_ln24                          (store            ) [ 0000000000000000]
store_ln24                          (store            ) [ 0000000000000000]
store_ln25                          (store            ) [ 0000000000000000]
zext_ln24                           (zext             ) [ 0000000000000000]
p_shl                               (bitconcatenate   ) [ 0000000000000000]
tmp                                 (bitconcatenate   ) [ 0000000000000000]
zext_ln27_1                         (zext             ) [ 0000000000000000]
sub_ln27                            (sub              ) [ 0000000000000000]
add_ln27                            (add              ) [ 0000000000000000]
shl_ln                              (bitconcatenate   ) [ 0000000000000000]
zext_ln27                           (zext             ) [ 0000000000000000]
add_ln27_1                          (add              ) [ 0000000000000000]
trunc_ln                            (partselect       ) [ 0000000000000000]
sext_ln27                           (sext             ) [ 0000000000000000]
gmem2_addr                          (getelementptr    ) [ 0100111111111111]
muxLogicAXIMAddr_to_gmem2_load_req  (muxlogic         ) [ 0000000000000000]
muxLogicAXIMBurst_to_gmem2_load_req (muxlogic         ) [ 0000000000000000]
gmem2_load_req                      (readreq          ) [ 0000000000000000]
specloopname_ln0                    (specloopname     ) [ 0000000000000000]
speclooptripcount_ln0               (speclooptripcount) [ 0000000000000000]
specpipeline_ln26                   (specpipeline     ) [ 0000000000000000]
muxLogicAXIMCE_to_gmem2_addr_read   (muxlogic         ) [ 0000000000000000]
gmem2_addr_read                     (read             ) [ 0000000000000000]
muxLogicFIFOData_to_write_ln27      (muxlogic         ) [ 0000000000000000]
write_ln27                          (write            ) [ 0000000000000000]
br_ln25                             (br               ) [ 0000000000000000]
ret_ln28                            (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tsor">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tsor"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="W_strm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_strm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_107"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_55"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i12.i10"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i12.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i22.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_24_1_VITIS_LOOP_25_2_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="r_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="c_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="indvar_flatten_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tsor_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tsor_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln27_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln27/15 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_readreq_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="1"/>
<pin id="114" dir="0" index="2" bw="1" slack="0"/>
<pin id="115" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem2_load_req/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="gmem2_addr_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="12"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem2_addr_read/15 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln0_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="22" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln24_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="10" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln25_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="12" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="indvar_flatten_load_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="22" slack="1"/>
<pin id="141" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln24_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="22" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln24_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="22" slack="0"/>
<pin id="150" dir="0" index="1" bw="22" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="r_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="12" slack="1"/>
<pin id="156" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="c_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="1"/>
<pin id="159" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln25_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="12" slack="0"/>
<pin id="162" dir="0" index="1" bw="11" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="select_ln24_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="12" slack="0"/>
<pin id="170" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln24_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="select_ln24_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="10" slack="0"/>
<pin id="183" dir="0" index="2" bw="10" slack="0"/>
<pin id="184" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_1/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln25_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln24_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="22" slack="0"/>
<pin id="196" dir="0" index="1" bw="22" slack="1"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln24_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="0"/>
<pin id="201" dir="0" index="1" bw="10" slack="1"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln25_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="12" slack="0"/>
<pin id="206" dir="0" index="1" bw="12" slack="1"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln24_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="1"/>
<pin id="211" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_shl_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="22" slack="0"/>
<pin id="214" dir="0" index="1" bw="12" slack="1"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="20" slack="0"/>
<pin id="221" dir="0" index="1" bw="12" slack="1"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln27_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="20" slack="0"/>
<pin id="228" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sub_ln27_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="22" slack="0"/>
<pin id="232" dir="0" index="1" bw="20" slack="0"/>
<pin id="233" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln27/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln27_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="22" slack="0"/>
<pin id="238" dir="0" index="1" bw="10" slack="0"/>
<pin id="239" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="shl_ln_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="24" slack="0"/>
<pin id="244" dir="0" index="1" bw="22" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln27_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="24" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="add_ln27_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="24" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="2"/>
<pin id="257" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="trunc_ln_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="62" slack="0"/>
<pin id="261" dir="0" index="1" bw="64" slack="0"/>
<pin id="262" dir="0" index="2" bw="3" slack="0"/>
<pin id="263" dir="0" index="3" bw="7" slack="0"/>
<pin id="264" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sext_ln27_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="62" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="gmem2_addr_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="62" slack="0"/>
<pin id="276" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="muxLogicAXIMAddr_to_gmem2_load_req_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_gmem2_load_req/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="muxLogicAXIMBurst_to_gmem2_load_req_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMBurst_to_gmem2_load_req/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="muxLogicAXIMCE_to_gmem2_addr_read_fu_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMCE_to_gmem2_addr_read/15 "/>
</bind>
</comp>

<comp id="288" class="1004" name="muxLogicFIFOData_to_write_ln27_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln27/15 "/>
</bind>
</comp>

<comp id="292" class="1005" name="r_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="12" slack="0"/>
<pin id="294" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="299" class="1005" name="c_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="10" slack="0"/>
<pin id="301" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="306" class="1005" name="indvar_flatten_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="22" slack="0"/>
<pin id="308" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="313" class="1005" name="tsor_read_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="2"/>
<pin id="315" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tsor_read "/>
</bind>
</comp>

<comp id="318" class="1005" name="icmp_ln24_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="12"/>
<pin id="320" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="322" class="1005" name="select_ln24_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="12" slack="1"/>
<pin id="324" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24 "/>
</bind>
</comp>

<comp id="328" class="1005" name="select_ln24_1_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="10" slack="1"/>
<pin id="330" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24_1 "/>
</bind>
</comp>

<comp id="333" class="1005" name="gmem2_addr_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="84" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="70" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="68" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="122"><net_src comp="82" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="118" pin="2"/><net_sink comp="104" pin=2"/></net>

<net id="128"><net_src comp="36" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="38" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="40" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="146"><net_src comp="139" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="42" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="139" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="44" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="46" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="40" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="154" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="178"><net_src comp="157" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="48" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="160" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="174" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="157" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="166" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="50" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="142" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="180" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="188" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="217"><net_src comp="52" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="38" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="54" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="56" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="229"><net_src comp="219" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="212" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="226" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="209" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="58" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="236" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="60" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="253"><net_src comp="242" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="265"><net_src comp="62" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="254" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="64" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="66" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="272"><net_src comp="259" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="0" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="269" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="285"><net_src comp="68" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="118" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="86" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="302"><net_src comp="90" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="305"><net_src comp="299" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="309"><net_src comp="94" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="312"><net_src comp="306" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="316"><net_src comp="98" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="321"><net_src comp="148" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="166" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="331"><net_src comp="180" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="336"><net_src comp="273" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="339"><net_src comp="333" pin="1"/><net_sink comp="118" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: W_strm | {15 }
 - Input state : 
	Port: push_tensor2d_bycol.5 : gmem2 | {4 5 6 7 8 9 10 11 12 13 14 15 }
	Port: push_tensor2d_bycol.5 : tsor | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln24 : 1
		store_ln25 : 1
	State 2
		add_ln24 : 1
		icmp_ln24 : 1
		br_ln24 : 2
		icmp_ln25 : 1
		select_ln24 : 2
		add_ln24_1 : 1
		select_ln24_1 : 2
		add_ln25 : 3
		store_ln24 : 2
		store_ln24 : 3
		store_ln25 : 4
	State 3
		zext_ln27_1 : 1
		sub_ln27 : 2
		add_ln27 : 3
		shl_ln : 4
		zext_ln27 : 5
		add_ln27_1 : 6
		trunc_ln : 7
		sext_ln27 : 8
		gmem2_addr : 9
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|
| Operation|               Functional Unit              |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|
|          |               add_ln24_fu_142              |    0    |    22   |
|          |              add_ln24_1_fu_174             |    0    |    10   |
|    add   |               add_ln25_fu_188              |    0    |    12   |
|          |               add_ln27_fu_236              |    0    |    45   |
|          |              add_ln27_1_fu_254             |    0    |    64   |
|----------|--------------------------------------------|---------|---------|
|    sub   |               sub_ln27_fu_230              |    0    |    45   |
|----------|--------------------------------------------|---------|---------|
|  select  |             select_ln24_fu_166             |    0    |    12   |
|          |            select_ln24_1_fu_180            |    0    |    10   |
|----------|--------------------------------------------|---------|---------|
|   icmp   |              icmp_ln24_fu_148              |    0    |    9    |
|          |              icmp_ln25_fu_160              |    0    |    5    |
|----------|--------------------------------------------|---------|---------|
|   read   |            tsor_read_read_fu_98            |    0    |    0    |
|          |         gmem2_addr_read_read_fu_118        |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   write  |           write_ln27_write_fu_104          |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|  readreq |             grp_readreq_fu_111             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |              zext_ln24_fu_209              |    0    |    0    |
|   zext   |             zext_ln27_1_fu_226             |    0    |    0    |
|          |              zext_ln27_fu_250              |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |                p_shl_fu_212                |    0    |    0    |
|bitconcatenate|                 tmp_fu_219                 |    0    |    0    |
|          |                shl_ln_fu_242               |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|partselect|               trunc_ln_fu_259              |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   sext   |              sext_ln27_fu_269              |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |  muxLogicAXIMAddr_to_gmem2_load_req_fu_279 |    0    |    0    |
| muxlogic | muxLogicAXIMBurst_to_gmem2_load_req_fu_282 |    0    |    0    |
|          |  muxLogicAXIMCE_to_gmem2_addr_read_fu_286  |    0    |    0    |
|          |    muxLogicFIFOData_to_write_ln27_fu_288   |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   Total  |                                            |    0    |   234   |
|----------|--------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       c_reg_299      |   10   |
|  gmem2_addr_reg_333  |   32   |
|   icmp_ln24_reg_318  |    1   |
|indvar_flatten_reg_306|   22   |
|       r_reg_292      |   12   |
| select_ln24_1_reg_328|   10   |
|  select_ln24_reg_322 |   12   |
|   tsor_read_reg_313  |   64   |
+----------------------+--------+
|         Total        |   163  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   234  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   163  |    -   |
+-----------+--------+--------+
|   Total   |   163  |   234  |
+-----------+--------+--------+
