#define MPLL_CONTROL__DQ_0_1_BG_PWRON__SHIFT 0x14
#define MPLL_CONTROL__DQ_0_1_PLL_PWRON_MASK 0x200000
#define MPLL_CONTROL__DQ_0_1_PLL_PWRON__SHIFT 0x15
#define MPLL_CONTROL__DQ_0_1_PLL_RESET_MASK 0x400000
#define MPLL_CONTROL__DQ_0_1_PLL_RESET__SHIFT 0x16
#define MPLL_CONTROL__SPARE_DQ_0_1_MASK 0x800000
#define MPLL_CONTROL__SPARE_DQ_0_1__SHIFT 0x17
#define MPLL_CONTROL__DQ_1_0_BG_PWRON_MASK 0x1000000
#define MPLL_CONTROL__DQ_1_0_BG_PWRON__SHIFT 0x18
#define MPLL_CONTROL__DQ_1_0_PLL_PWRON_MASK 0x2000000
#define MPLL_CONTROL__DQ_1_0_PLL_PWRON__SHIFT 0x19
#define MPLL_CONTROL__DQ_1_0_PLL_RESET_MASK 0x4000000
#define MPLL_CONTROL__DQ_1_0_PLL_RESET__SHIFT 0x1a
#define MPLL_CONTROL__SPARE_DQ_1_0_MASK 0x8000000
#define MPLL_CONTROL__SPARE_DQ_1_0__SHIFT 0x1b
#define MPLL_CONTROL__DQ_1_1_BG_PWRON_MASK 0x10000000
#define MPLL_CONTROL__DQ_1_1_BG_PWRON__SHIFT 0x1c
#define MPLL_CONTROL__DQ_1_1_PLL_PWRON_MASK 0x20000000
#define MPLL_CONTROL__DQ_1_1_PLL_PWRON__SHIFT 0x1d
#define MPLL_CONTROL__DQ_1_1_PLL_RESET_MASK 0x40000000
#define MPLL_CONTROL__DQ_1_1_PLL_RESET__SHIFT 0x1e
#define MPLL_CONTROL__SPARE_DQ_1_1_MASK 0x80000000
#define MPLL_CONTROL__SPARE_DQ_1_1__SHIFT 0x1f
#define MPLL_AD_STATUS__VCTRLADC_MASK 0x7
#define MPLL_AD_STATUS__VCTRLADC__SHIFT 0x0
#define MPLL_AD_STATUS__TEST_FBDIV_FRAC_MASK 0x70
#define MPLL_AD_STATUS__TEST_FBDIV_FRAC__SHIFT 0x4
#define MPLL_AD_STATUS__TEST_FBDIV_INT_MASK 0x1ff80
#define MPLL_AD_STATUS__TEST_FBDIV_INT__SHIFT 0x7
#define MPLL_AD_STATUS__OINT_RESET_MASK 0x20000
#define MPLL_AD_STATUS__OINT_RESET__SHIFT 0x11
#define MPLL_AD_STATUS__FREQ_LOCK_MASK 0x40000
#define MPLL_AD_STATUS__FREQ_LOCK__SHIFT 0x12
#define MPLL_AD_STATUS__FREQ_UNLOCK_STICKY_MASK 0x80000
#define MPLL_AD_STATUS__FREQ_UNLOCK_STICKY__SHIFT 0x13
#define MPLL_DQ_0_0_STATUS__VCTRLADC_MASK 0x7
#define MPLL_DQ_0_0_STATUS__VCTRLADC__SHIFT 0x0
#define MPLL_DQ_0_0_STATUS__TEST_FBDIV_FRAC_MASK 0x70
#define MPLL_DQ_0_0_STATUS__TEST_FBDIV_FRAC__SHIFT 0x4
#define MPLL_DQ_0_0_STATUS__TEST_FBDIV_INT_MASK 0x1ff80
#define MPLL_DQ_0_0_STATUS__TEST_FBDIV_INT__SHIFT 0x7
#define MPLL_DQ_0_0_STATUS__OINT_RESET_MASK 0x20000
#define MPLL_DQ_0_0_STATUS__OINT_RESET__SHIFT 0x11
#define MPLL_DQ_0_0_STATUS__FREQ_LOCK_MASK 0x40000
#define MPLL_DQ_0_0_STATUS__FREQ_LOCK__SHIFT 0x12
#define MPLL_DQ_0_0_STATUS__FREQ_UNLOCK_STICKY_MASK 0x80000
#define MPLL_DQ_0_0_STATUS__FREQ_UNLOCK_STICKY__SHIFT 0x13
#define MPLL_DQ_0_1_STATUS__VCTRLADC_MASK 0x7
#define MPLL_DQ_0_1_STATUS__VCTRLADC__SHIFT 0x0
#define MPLL_DQ_0_1_STATUS__TEST_FBDIV_FRAC_MASK 0x70
#define MPLL_DQ_0_1_STATUS__TEST_FBDIV_FRAC__SHIFT 0x4
#define MPLL_DQ_0_1_STATUS__TEST_FBDIV_INT_MASK 0x1ff80
#define MPLL_DQ_0_1_STATUS__TEST_FBDIV_INT__SHIFT 0x7
#define MPLL_DQ_0_1_STATUS__OINT_RESET_MASK 0x20000
#define MPLL_DQ_0_1_STATUS__OINT_RESET__SHIFT 0x11
#define MPLL_DQ_0_1_STATUS__FREQ_LOCK_MASK 0x40000
#define MPLL_DQ_0_1_STATUS__FREQ_LOCK__SHIFT 0x12
#define MPLL_DQ_0_1_STATUS__FREQ_UNLOCK_STICKY_MASK 0x80000
#define MPLL_DQ_0_1_STATUS__FREQ_UNLOCK_STICKY__SHIFT 0x13
#define MPLL_DQ_1_0_STATUS__VCTRLADC_MASK 0x7
#define MPLL_DQ_1_0_STATUS__VCTRLADC__SHIFT 0x0
#define MPLL_DQ_1_0_STATUS__TEST_FBDIV_FRAC_MASK 0x70
#define MPLL_DQ_1_0_STATUS__TEST_FBDIV_FRAC__SHIFT 0x4
#define MPLL_DQ_1_0_STATUS__TEST_FBDIV_INT_MASK 0x1ff80
#define MPLL_DQ_1_0_STATUS__TEST_FBDIV_INT__SHIFT 0x7
#define MPLL_DQ_1_0_STATUS__OINT_RESET_MASK 0x20000
#define MPLL_DQ_1_0_STATUS__OINT_RESET__SHIFT 0x11
#define MPLL_DQ_1_0_STATUS__FREQ_LOCK_MASK 0x40000
#define MPLL_DQ_1_0_STATUS__FREQ_LOCK__SHIFT 0x12
#define MPLL_DQ_1_0_STATUS__FREQ_UNLOCK_STICKY_MASK 0x80000
#define MPLL_DQ_1_0_STATUS__FREQ_UNLOCK_STICKY__SHIFT 0x13
#define MPLL_DQ_1_1_STATUS__VCTRLADC_MASK 0x7
#define MPLL_DQ_1_1_STATUS__VCTRLADC__SHIFT 0x0
#define MPLL_DQ_1_1_STATUS__TEST_FBDIV_FRAC_MASK 0x70
#define MPLL_DQ_1_1_STATUS__TEST_FBDIV_FRAC__SHIFT 0x4
#define MPLL_DQ_1_1_STATUS__TEST_FBDIV_INT_MASK 0x1ff80
#define MPLL_DQ_1_1_STATUS__TEST_FBDIV_INT__SHIFT 0x7
#define MPLL_DQ_1_1_STATUS__OINT_RESET_MASK 0x20000
#define MPLL_DQ_1_1_STATUS__OINT_RESET__SHIFT 0x11
#define MPLL_DQ_1_1_STATUS__FREQ_LOCK_MASK 0x40000
#define MPLL_DQ_1_1_STATUS__FREQ_LOCK__SHIFT 0x12
#define MPLL_DQ_1_1_STATUS__FREQ_UNLOCK_STICKY_MASK 0x80000
#define MPLL_DQ_1_1_STATUS__FREQ_UNLOCK_STICKY__SHIFT 0x13
#define MC_SEQ_PMG_PG_HWCNTL__PWRGATE_EN_MASK 0x1
#define MC_SEQ_PMG_PG_HWCNTL__PWRGATE_EN__SHIFT 0x0
#define MC_SEQ_PMG_PG_HWCNTL__STAGGER_EN_MASK 0x2
#define MC_SEQ_PMG_PG_HWCNTL__STAGGER_EN__SHIFT 0x1
#define MC_SEQ_PMG_PG_HWCNTL__TPGCG_MASK 0x3c
#define MC_SEQ_PMG_PG_HWCNTL__TPGCG__SHIFT 0x2
#define MC_SEQ_PMG_PG_HWCNTL__D_DLY_MASK 0xc0
#define MC_SEQ_PMG_PG_HWCNTL__D_DLY__SHIFT 0x6
#define MC_SEQ_PMG_PG_HWCNTL__AC_DLY_MASK 0x300
#define MC_SEQ_PMG_PG_HWCNTL__AC_DLY__SHIFT 0x8
#define MC_SEQ_PMG_PG_HWCNTL__G_DLY_MASK 0x3c00
#define MC_SEQ_PMG_PG_HWCNTL__G_DLY__SHIFT 0xa
#define MC_SEQ_PMG_PG_HWCNTL__TXAO_MASK 0x10000
#define MC_SEQ_PMG_PG_HWCNTL__TXAO__SHIFT 0x10
#define MC_SEQ_PMG_PG_HWCNTL__RXAO_MASK 0x20000
#define MC_SEQ_PMG_PG_HWCNTL__RXAO__SHIFT 0x11
#define MC_SEQ_PMG_PG_HWCNTL__ACAO_MASK 0x40000
#define MC_SEQ_PMG_PG_HWCNTL__ACAO__SHIFT 0x12
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_DQ_TX_ENB_MASK 0x1
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_DQ_TX_ENB__SHIFT 0x0
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_DBI_TX_ENB_MASK 0x2
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_DBI_TX_ENB__SHIFT 0x1
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_EDC_TX_ENB_MASK 0x4
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_EDC_TX_ENB__SHIFT 0x2
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_WCLKX_TX_ENB_MASK 0x8
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_WCLKX_TX_ENB__SHIFT 0x3
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_DQ_RX_ENB_MASK 0x10
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_DQ_RX_ENB__SHIFT 0x4
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_DBI_RX_ENB_MASK 0x20
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_DBI_RX_ENB__SHIFT 0x5
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_EDC_RX_ENB_MASK 0x40
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_EDC_RX_ENB__SHIFT 0x6
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_WCLKX_RX_ENB_MASK 0x80
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_WCLKX_RX_ENB__SHIFT 0x7
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_DQ_TX_ENB_MASK 0x100
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_DQ_TX_ENB__SHIFT 0x8
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_DBI_TX_ENB_MASK 0x200
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_DBI_TX_ENB__SHIFT 0x9
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_EDC_TX_ENB_MASK 0x400
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_EDC_TX_ENB__SHIFT 0xa
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_WCLKX_TX_ENB_MASK 0x800
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_WCLKX_TX_ENB__SHIFT 0xb
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_DQ_RX_ENB_MASK 0x1000
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_DQ_RX_ENB__SHIFT 0xc
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_DBI_RX_ENB_MASK 0x2000
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_DBI_RX_ENB__SHIFT 0xd
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_EDC_RX_ENB_MASK 0x4000
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_EDC_RX_ENB__SHIFT 0xe
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_WCLKX_RX_ENB_MASK 0x8000
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_WCLKX_RX_ENB__SHIFT 0xf
#define MC_SEQ_PMG_PG_SWCNTL_0__PMA0_AC_ENB_MASK 0x10000
#define MC_SEQ_PMG_PG_SWCNTL_0__PMA0_AC_ENB__SHIFT 0x10
#define MC_SEQ_PMG_PG_SWCNTL_0__GMCON_SR_COMMIT_MASK 0x80000000
#define MC_SEQ_PMG_PG_SWCNTL_0__GMCON_SR_COMMIT__SHIFT 0x1f
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_DQ_TX_ENB_MASK 0x1
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_DQ_TX_ENB__SHIFT 0x0
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_DBI_TX_ENB_MASK 0x2
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_DBI_TX_ENB__SHIFT 0x1
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_EDC_TX_ENB_MASK 0x4
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_EDC_TX_ENB__SHIFT 0x2
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_WCLKX_TX_ENB_MASK 0x8
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_WCLKX_TX_ENB__SHIFT 0x3
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_DQ_RX_ENB_MASK 0x10
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_DQ_RX_ENB__SHIFT 0x4
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_DBI_RX_ENB_MASK 0x20
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_DBI_RX_ENB__SHIFT 0x5
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_EDC_RX_ENB_MASK 0x40
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_EDC_RX_ENB__SHIFT 0x6
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_WCLKX_RX_ENB_MASK 0x80
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_WCLKX_RX_ENB__SHIFT 0x7
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_DQ_TX_ENB_MASK 0x100
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_DQ_TX_ENB__SHIFT 0x8
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_DBI_TX_ENB_MASK 0x200
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_DBI_TX_ENB__SHIFT 0x9
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_EDC_TX_ENB_MASK 0x400
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_EDC_TX_ENB__SHIFT 0xa
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_WCLKX_TX_ENB_MASK 0x800
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_WCLKX_TX_ENB__SHIFT 0xb
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_DQ_RX_ENB_MASK 0x1000
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_DQ_RX_ENB__SHIFT 0xc
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_DBI_RX_ENB_MASK 0x2000
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_DBI_RX_ENB__SHIFT 0xd
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_EDC_RX_ENB_MASK 0x4000
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_EDC_RX_ENB__SHIFT 0xe
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_WCLKX_RX_ENB_MASK 0x8000
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_WCLKX_RX_ENB__SHIFT 0xf
#define MC_SEQ_PMG_PG_SWCNTL_1__PMA1_AC_ENB_MASK 0x10000
#define MC_SEQ_PMG_PG_SWCNTL_1__PMA1_AC_ENB__SHIFT 0x10
#define MC_SEQ_PMG_PG_SWCNTL_1__GMCON_SR_COMMIT_MASK 0x80000000
#define MC_SEQ_PMG_PG_SWCNTL_1__GMCON_SR_COMMIT__SHIFT 0x1f
#define MC_SEQ_TSM_DEBUG_INDEX__TSM_DEBUG_INDEX_MASK 0x1f
#define MC_SEQ_TSM_DEBUG_INDEX__TSM_DEBUG_INDEX__SHIFT 0x0
#define MC_SEQ_TSM_DEBUG_DATA__TSM_DEBUG_DATA_MASK 0xffffffff
#define MC_SEQ_TSM_DEBUG_DATA__TSM_DEBUG_DATA__SHIFT 0x0
#define MC_TSM_DEBUG_GCNT__DATA_MASK 0xffffffff
#define MC_TSM_DEBUG_GCNT__DATA__SHIFT 0x0
#define MC_TSM_DEBUG_FLAG__DATA_MASK 0xffffffff
#define MC_TSM_DEBUG_FLAG__DATA__SHIFT 0x0
#define MC_TSM_DEBUG_MISC__FLAG_MASK 0xff
#define MC_TSM_DEBUG_MISC__FLAG__SHIFT 0x0
#define MC_TSM_DEBUG_MISC__NCNT_RD_MASK 0xf00
#define MC_TSM_DEBUG_MISC__NCNT_RD__SHIFT 0x8
#define MC_TSM_DEBUG_MISC__NCNT_WR_MASK 0xf000
#define MC_TSM_DEBUG_MISC__NCNT_WR__SHIFT 0xc
#define MC_TSM_DEBUG_BCNT0__BYTE0_MASK 0xff
#define MC_TSM_DEBUG_BCNT0__BYTE0__SHIFT 0x0
#define MC_TSM_DEBUG_BCNT0__BYTE1_MASK 0xff00
#define MC_TSM_DEBUG_BCNT0__BYTE1__SHIFT 0x8
#define MC_TSM_DEBUG_BCNT0__BYTE2_MASK 0xff0000
#define MC_TSM_DEBUG_BCNT0__BYTE2__SHIFT 0x10
#define MC_TSM_DEBUG_BCNT0__BYTE3_MASK 0xff000000
#define MC_TSM_DEBUG_BCNT0__BYTE3__SHIFT 0x18
#define MC_TSM_DEBUG_BCNT1__BYTE0_MASK 0xff
#define MC_TSM_DEBUG_BCNT1__BYTE0__SHIFT 0x0
#define MC_TSM_DEBUG_BCNT1__BYTE1_MASK 0xff00
#define MC_TSM_DEBUG_BCNT1__BYTE1__SHIFT 0x8
#define MC_TSM_DEBUG_BCNT1__BYTE2_MASK 0xff0000
#define MC_TSM_DEBUG_BCNT1__BYTE2__SHIFT 0x10
#define MC_TSM_DEBUG_BCNT1__BYTE3_MASK 0xff000000
#define MC_TSM_DEBUG_BCNT1__BYTE3__SHIFT 0x18
#define MC_TSM_DEBUG_BCNT2__BYTE0_MASK 0xff
#define MC_TSM_DEBUG_BCNT2__BYTE0__SHIFT 0x0
#define MC_TSM_DEBUG_BCNT2__BYTE1_MASK 0xff00
#define MC_TSM_DEBUG_BCNT2__BYTE1__SHIFT 0x8
#define MC_TSM_DEBUG_BCNT2__BYTE2_MASK 0xff0000
#define MC_TSM_DEBUG_BCNT2__BYTE2__SHIFT 0x10
#define MC_TSM_DEBUG_BCNT2__BYTE3_MASK 0xff000000
#define MC_TSM_DEBUG_BCNT2__BYTE3__SHIFT 0x18
#define MC_TSM_DEBUG_BCNT3__BYTE0_MASK 0xff
#define MC_TSM_DEBUG_BCNT3__BYTE0__SHIFT 0x0
#define MC_TSM_DEBUG_BCNT3__BYTE1_MASK 0xff00
#define MC_TSM_DEBUG_BCNT3__BYTE1__SHIFT 0x8
#define MC_TSM_DEBUG_BCNT3__BYTE2_MASK 0xff0000
#define MC_TSM_DEBUG_BCNT3__BYTE2__SHIFT 0x10
#define MC_TSM_DEBUG_BCNT3__BYTE3_MASK 0xff000000
#define MC_TSM_DEBUG_BCNT3__BYTE3__SHIFT 0x18
#define MC_TSM_DEBUG_BCNT4__BYTE0_MASK 0xff
#define MC_TSM_DEBUG_BCNT4__BYTE0__SHIFT 0x0
#define MC_TSM_DEBUG_BCNT4__BYTE1_MASK 0xff00
#define MC_TSM_DEBUG_BCNT4__BYTE1__SHIFT 0x8
#define MC_TSM_DEBUG_BCNT4__BYTE2_MASK 0xff0000
#define MC_TSM_DEBUG_BCNT4__BYTE2__SHIFT 0x10
#define MC_TSM_DEBUG_BCNT4__BYTE3_MASK 0xff000000
#define MC_TSM_DEBUG_BCNT4__BYTE3__SHIFT 0x18
#define MC_TSM_DEBUG_BCNT5__BYTE0_MASK 0xff
#define MC_TSM_DEBUG_BCNT5__BYTE0__SHIFT 0x0
#define MC_TSM_DEBUG_BCNT5__BYTE1_MASK 0xff00
#define MC_TSM_DEBUG_BCNT5__BYTE1__SHIFT 0x8
#define MC_TSM_DEBUG_BCNT5__BYTE2_MASK 0xff0000
#define MC_TSM_DEBUG_BCNT5__BYTE2__SHIFT 0x10
#define MC_TSM_DEBUG_BCNT5__BYTE3_MASK 0xff000000
#define MC_TSM_DEBUG_BCNT5__BYTE3__SHIFT 0x18
#define MC_TSM_DEBUG_BCNT6__BYTE0_MASK 0xff
#define MC_TSM_DEBUG_BCNT6__BYTE0__SHIFT 0x0
#define MC_TSM_DEBUG_BCNT6__BYTE1_MASK 0xff00
#define MC_TSM_DEBUG_BCNT6__BYTE1__SHIFT 0x8
#define MC_TSM_DEBUG_BCNT6__BYTE2_MASK 0xff0000
#define MC_TSM_DEBUG_BCNT6__BYTE2__SHIFT 0x10
#define MC_TSM_DEBUG_BCNT6__BYTE3_MASK 0xff000000
#define MC_TSM_DEBUG_BCNT6__BYTE3__SHIFT 0x18
#define MC_TSM_DEBUG_BCNT7__BYTE0_MASK 0xff
#define MC_TSM_DEBUG_BCNT7__BYTE0__SHIFT 0x0
#define MC_TSM_DEBUG_BCNT7__BYTE1_MASK 0xff00
#define MC_TSM_DEBUG_BCNT7__BYTE1__SHIFT 0x8
#define MC_TSM_DEBUG_BCNT7__BYTE2_MASK 0xff0000
#define MC_TSM_DEBUG_BCNT7__BYTE2__SHIFT 0x10
#define MC_TSM_DEBUG_BCNT7__BYTE3_MASK 0xff000000
#define MC_TSM_DEBUG_BCNT7__BYTE3__SHIFT 0x18
#define MC_TSM_DEBUG_BCNT8__BYTE0_MASK 0xff
#define MC_TSM_DEBUG_BCNT8__BYTE0__SHIFT 0x0
#define MC_TSM_DEBUG_BCNT8__BYTE1_MASK 0xff00
#define MC_TSM_DEBUG_BCNT8__BYTE1__SHIFT 0x8
#define MC_TSM_DEBUG_BCNT8__BYTE2_MASK 0xff0000
#define MC_TSM_DEBUG_BCNT8__BYTE2__SHIFT 0x10
#define MC_TSM_DEBUG_BCNT8__BYTE3_MASK 0xff000000
#define MC_TSM_DEBUG_BCNT8__BYTE3__SHIFT 0x18
#define MC_TSM_DEBUG_BCNT9__BYTE0_MASK 0xff
#define MC_TSM_DEBUG_BCNT9__BYTE0__SHIFT 0x0
#define MC_TSM_DEBUG_BCNT9__BYTE1_MASK 0xff00
#define MC_TSM_DEBUG_BCNT9__BYTE1__SHIFT 0x8
#define MC_TSM_DEBUG_BCNT9__BYTE2_MASK 0xff0000
#define MC_TSM_DEBUG_BCNT9__BYTE2__SHIFT 0x10
#define MC_TSM_DEBUG_BCNT9__BYTE3_MASK 0xff000000
#define MC_TSM_DEBUG_BCNT9__BYTE3__SHIFT 0x18
#define MC_TSM_DEBUG_BCNT10__BYTE0_MASK 0xff
#define MC_TSM_DEBUG_BCNT10__BYTE0__SHIFT 0x0
#define MC_TSM_DEBUG_BCNT10__BYTE1_MASK 0xff00
#define MC_TSM_DEBUG_BCNT10__BYTE1__SHIFT 0x8
#define MC_TSM_DEBUG_BCNT10__BYTE2_MASK 0xff0000
#define MC_TSM_DEBUG_BCNT10__BYTE2__SHIFT 0x10
#define MC_TSM_DEBUG_BCNT10__BYTE3_MASK 0xff000000
#define MC_TSM_DEBUG_BCNT10__BYTE3__SHIFT 0x18
#define MC_TSM_DEBUG_ST01__DATA_MASK 0xffffffff
#define MC_TSM_DEBUG_ST01__DATA__SHIFT 0x0
#define MC_TSM_DEBUG_ST23__DATA_MASK 0xffffffff
#define MC_TSM_DEBUG_ST23__DATA__SHIFT 0x0
#define MC_TSM_DEBUG_ST45__DATA_MASK 0xffffffff
#define MC_TSM_DEBUG_ST45__DATA__SHIFT 0x0
#define MC_TSM_DEBUG_BKPT__DATA_MASK 0xffffffff
#define MC_TSM_DEBUG_BKPT__DATA__SHIFT 0x0
#define MC_SEQ_IO_DEBUG_INDEX__IO_DEBUG_INDEX_MASK 0x1ff
#define MC_SEQ_IO_DEBUG_INDEX__IO_DEBUG_INDEX__SHIFT 0x0
#define MC_SEQ_IO_DEBUG_DATA__IO_DEBUG_DATA_MASK 0xffffffff
#define MC_SEQ_IO_DEBUG_DATA__IO_DEBUG_DATA__SHIFT 0x0
#define MC_IO_DEBUG_UP_0__VALUE0_MASK 0xff
#define MC_IO_DEBUG_UP_0__VALUE0__SHIFT 0x0
#define MC_IO_DEBUG_UP_0__VALUE1_MASK 0xff00
#define MC_IO_DEBUG_UP_0__VALUE1__SHIFT 0x8
#define MC_IO_DEBUG_UP_0__VALUE2_MASK 0xff0000
#define MC_IO_DEBUG_UP_0__VALUE2__SHIFT 0x10
#define MC_IO_DEBUG_UP_0__VALUE3_MASK 0xff000000
#define MC_IO_DEBUG_UP_0__VALUE3__SHIFT 0x18
#define MC_IO_DEBUG_UP_1__VALUE0_MASK 0xff
#define MC_IO_DEBUG_UP_1__VALUE0__SHIFT 0x0
#define MC_IO_DEBUG_UP_1__VALUE1_MASK 0xff00
#define MC_IO_DEBUG_UP_1__VALUE1__SHIFT 0x8
#define MC_IO_DEBUG_UP_1__VALUE2_MASK 0xff0000
#define MC_IO_DEBUG_UP_1__VALUE2__SHIFT 0x10
#define MC_IO_DEBUG_UP_1__VALUE3_MASK 0xff000000
#define MC_IO_DEBUG_UP_1__VALUE3__SHIFT 0x18
#define MC_IO_DEBUG_UP_2__VALUE0_MASK 0xff
#define MC_IO_DEBUG_UP_2__VALUE0__SHIFT 0x0
#define MC_IO_DEBUG_UP_2__VALUE1_MASK 0xff00
#define MC_IO_DEBUG_UP_2__VALUE1__SHIFT 0x8
#define MC_IO_DEBUG_UP_2__VALUE2_MASK 0xff0000
#define MC_IO_DEBUG_UP_2__VALUE2__SHIFT 0x10
#define MC_IO_DEBUG_UP_2__VALUE3_MASK 0xff000000
#define MC_IO_DEBUG_UP_2__VALUE3__SHIFT 0x18
#define MC_IO_DEBUG_UP_3__VALUE0_MASK 0xff
#define MC_IO_DEBUG_UP_3__VALUE0__SHIFT 0x0
#define MC_IO_DEBUG_UP_3__VALUE1_MASK 0xff00
#define MC_IO_DEBUG_UP_3__VALUE1__SHIFT 0x8
#define MC_IO_DEBUG_UP_3__VALUE2_MASK 0xff0000
#define MC_IO_DEBUG_UP_3__VALUE2__SHIFT 0x10
#define MC_IO_DEBUG_UP_3__VALUE3_MASK 0xff000000
#define MC_IO_DEBUG_UP_3__VALUE3__SHIFT 0x18
#define MC_IO_DEBUG_UP_4__VALUE0_MASK 0xff
#define MC_IO_DEBUG_UP_4__VALUE0__SHIFT 0x0
#define MC_IO_DEBUG_UP_4__VALUE1_MASK 0xff00
#define MC_IO_DEBUG_UP_4__VALUE1__SHIFT 0x8
#define MC_IO_DEBUG_UP_4__VALUE2_MASK 0xff0000
#define MC_IO_DEBUG_UP_4__VALUE2__SHIFT 0x10
#define MC_IO_DEBUG_UP_4__VALUE3_MASK 0xff000000
#define MC_IO_DEBUG_UP_4__VALUE3__SHIFT 0x18
#define MC_IO_DEBUG_UP_5__VALUE0_MASK 0xff
#define MC_IO_DEBUG_UP_5__VALUE0__SHIFT 0x0
#define MC_IO_DEBUG_UP_5__VALUE1_MASK 0xff00
#define MC_IO_DEBUG_UP_5__VALUE1__SHIFT 0x8
#define MC_IO_DEBUG_UP_5__VALUE2_MASK 0xff0000
#define MC_IO_DEBUG_UP_5__VALUE2__SHIFT 0x10
#define MC_IO_DEBUG_UP_5__VALUE3_MASK 0xff000000
#define MC_IO_DEBUG_UP_5__VALUE3__SHIFT 0x18
#define MC_IO_DEBUG_UP_6__VALUE0_MASK 0xff
#define MC_IO_DEBUG_UP_6__VALUE0__SHIFT 0x0
#define MC_IO_DEBUG_UP_6__VALUE1_MASK 0xff00
#define MC_IO_DEBUG_UP_6__VALUE1__SHIFT 0x8
#define MC_IO_DEBUG_UP_6__VALUE2_MASK 0xff0000
#define MC_IO_DEBUG_UP_6__VALUE2__SHIFT 0x10
#define MC_IO_DEBUG_UP_6__VALUE3_MASK 0xff000000
#define MC_IO_DEBUG_UP_6__VALUE3__SHIFT 0x18
#define MC_IO_DEBUG_UP_7__VALUE0_MASK 0xff
#define MC_IO_DEBUG_UP_7__VALUE0__SHIFT 0x0
#define MC_IO_DEBUG_UP_7__VALUE1_MASK 0xff00
#define MC_IO_DEBUG_UP_7__VALUE1__SHIFT 0x8
#define MC_IO_DEBUG_UP_7__VALUE2_MASK 0xff0000
#define MC_IO_DEBUG_UP_7__VALUE2__SHIFT 0x10
#define MC_IO_DEBUG_UP_7__VALUE3_MASK 0xff000000
#define MC_IO_DEBUG_UP_7__VALUE3__SHIFT 0x18
#define MC_IO_DEBUG_UP_8__VALUE0_MASK 0xff
#define MC_IO_DEBUG_UP_8__VALUE0__SHIFT 0x0
#define MC_IO_DEBUG_UP_8__VALUE1_MASK 0xff00
#define MC_IO_DEBUG_UP_8__VALUE1__SHIFT 0x8
#define MC_IO_DEBUG_UP_8__VALUE2_MASK 0xff0000
#define MC_IO_DEBUG_UP_8__VALUE2__SHIFT 0x10
#define MC_IO_DEBUG_UP_8__VALUE3_MASK 0xff000000
#define MC_IO_DEBUG_UP_8__VALUE3__SHIFT 0x18
#define MC_IO_DEBUG_UP_9__VALUE0_MASK 0xff
#define MC_IO_DEBUG_UP_9__VALUE0__SHIFT 0x0
#define MC_IO_DEBUG_UP_9__VALUE1_MASK 0xff00
#define MC_IO_DEBUG_UP_9__VALUE1__SHIFT 0x8
#define MC_IO_DEBUG_UP_9__VALUE2_MASK 0xff0000
#define MC_IO_DEBUG_UP_9__VALUE2__SHIFT 0x10
#define MC_IO_DEBUG_UP_9__VALUE3_MASK 0xff000000
#define MC_IO_DEBUG_UP_9__VALUE3__SHIFT 0x18
#define MC_IO_DEBUG_UP_10__VALUE0_MASK 0xff
#define MC_IO_DEBUG_UP_10__VALUE0__SHIFT 0x0
#define MC_IO_DEBUG_UP_10__VALUE1_MASK 0xff00
#define MC_IO_DEBUG_UP_10__VALUE1__SHIFT 0x8
#define MC_IO_DEBUG_UP_10__VALUE2_MASK 0xff0000
#define MC_IO_DEBUG_UP_10__VALUE2__SHIFT 0x10
#define MC_IO_DEBUG_UP_10__VALUE3_MASK 0xff000000
#define MC_IO_DEBUG_UP_10__VALUE3__SHIFT 0x18
#define MC_IO_DEBUG_UP_11__VALUE0_MASK 0xff
#define MC_IO_DEBUG_UP_11__VALUE0__SHIFT 0x0
#define MC_IO_DEBUG_UP_11__VALUE1_MASK 0xff00
#define MC_IO_DEBUG_UP_11__VALUE1__SHIFT 0x8
#define MC_IO_DEBUG_UP_11__VALUE2_MASK 0xff0000
#define MC_IO_DEBUG_UP_11__VALUE2__SHIFT 0x10
#define MC_IO_DEBUG_UP_11__VALUE3_MASK 0xff000000
#define MC_IO_DEBUG_UP_11__VALUE3__SHIFT 0x18
#define MC_IO_DEBUG_UP_12__VALUE0_MASK 0xff
#define MC_IO_DEBUG_UP_12__VALUE0__SHIFT 0x0
#define MC_IO_DEBUG_UP_12__VALUE1_MASK 0xff00
#define MC_IO_DEBUG_UP_12__VALUE1__SHIFT 0x8
#define MC_IO_DEBUG_UP_12__VALUE2_MASK 0xff0000
#define MC_IO_DEBUG_UP_12__VALUE2__SHIFT 0x10
#define MC_IO_DEBUG_UP_12__VALUE3_MASK 0xff000000
#define MC_IO_DEBUG_UP_12__VALUE3__SHIFT 0x18
#define MC_IO_DEBUG_UP_13__VALUE0_MASK 0xff
#define MC_IO_DEBUG_UP_13__VALUE0__SHIFT 0x0
#define MC_IO_DEBUG_UP_13__VALUE1_MASK 0xff00
#define MC_IO_DEBUG_UP_13__VALUE1__SHIFT 0x8
#define MC_IO_DEBUG_UP_13__VALUE2_MASK 0xff0000
#define MC_IO_DEBUG_UP_13__VALUE2__SHIFT 0x10
#define MC_IO_DEBUG_UP_13__VALUE3_MASK 0xff000000
#define MC_IO_DEBUG_UP_13__VALUE3__SHIFT 0x18
#define MC_IO_DEBUG_UP_14__VALUE0_MASK 0xff
#define MC_IO_DEBUG_UP_14__VALUE0__SHIFT 0x0
#define MC_IO_DEBUG_UP_14__VALUE1_MASK 0xff00
#define MC_IO_DEBUG_UP_14__VALUE1__SHIFT 0x8
#define MC_IO_DEBUG_UP_14__VALUE2_MASK 0xff0000
#define MC_IO_DEBUG_UP_14__VALUE2__SHIFT 0x10
#define MC_IO_DEBUG_UP_14__VALUE3_MASK 0xff000000
#define MC_IO_DEBUG_UP_14__VALUE3__SHIFT 0x18
#define MC_IO_DEBUG_UP_15__VALUE0_MASK 0xff
#define MC_IO_DEBUG_UP_15__VALUE0__SHIFT 0x0
#define MC_IO_DEBUG_UP_15__VALUE1_MASK 0xff00
#define MC_IO_DEBUG_UP_15__VALUE1__SHIFT 0x8
#define MC_IO_DEBUG_UP_15__VALUE2_MASK 0xff0000
#define MC_IO_DEBUG_UP_15__VALUE2__SHIFT 0x10
#define MC_IO_DEBUG_UP_15__VALUE3_MASK 0xff000000
#define MC_IO_DEBUG_UP_15__VALUE3__SHIFT 0x18
#define MC_IO_DEBUG_UP_16__VALUE0_MASK 0xff
#define MC_IO_DEBUG_UP_16__VALUE0__SHIFT 0x0
#define MC_IO_DEBUG_UP_16__VALUE1_MASK 0xff00
#define MC_IO_DEBUG_UP_16__VALUE1__SHIFT 0x8
#define MC_IO_DEBUG_UP_16__VALUE2_MASK 0xff0000
#define MC_IO_DEBUG_UP_16__VALUE2__SHIFT 0x10
#define MC_IO_DEBUG_UP_16__VALUE3_MASK 0xff000000
#define MC_IO_DEBUG_UP_16__VALUE3__SHIFT 0x18
#define MC_IO_DEBUG_UP_17__VALUE0_MASK 0xff
#define MC_IO_DEBUG_UP_17__VALUE0__SHIFT 0x0
#define MC_IO_DEBUG_UP_17__VALUE1_MASK 0xff00
#define MC_IO_DEBUG_UP_17__VALUE1__SHIFT 0x8
#define MC_IO_DEBUG_UP_17__VALUE2_MASK 0xff0000
#define MC_IO_DEBUG_UP_17__VALUE2__SHIFT 0x10
#define MC_IO_DEBUG_UP_17__VALUE3_MASK 0xff000000
#define MC_IO_DEBUG_UP_17__VALUE3__SHIFT 0x18
#define MC_IO_DEBUG_UP_18__VALUE0_MASK 0xff
#define MC_IO_DEBUG_UP_18__VALUE0__SHIFT 0x0
#define MC_IO_DEBUG_UP_18__VALUE1_MA