Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  2 21:59:16 2021
| Host         : DUSAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: ja[0] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.321        0.000                      0                  140        0.119        0.000                      0                  140        4.500        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.321        0.000                      0                  116        0.119        0.000                      0                  116        4.500        0.000                       0                    85  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.513        0.000                      0                   24        0.598        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 driver_7seg_4dig/clk_en0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_7seg_4dig/clk_en0/s_cnt_local_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.952ns (23.330%)  route 3.129ns (76.670%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.640     5.192    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.860     6.508    driver_7seg_4dig/clk_en0/s_cnt_local_reg[2]
    SLICE_X1Y44          LUT4 (Prop_lut4_I1_O)        0.124     6.632 f  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_10/O
                         net (fo=1, routed)           0.402     7.034    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_10_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.124     7.158 f  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_6/O
                         net (fo=1, routed)           0.402     7.560    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_6_n_0
    SLICE_X1Y46          LUT6 (Prop_lut6_I3_O)        0.124     7.684 r  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.649     8.333    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y48          LUT5 (Prop_lut5_I2_O)        0.124     8.457 r  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.815     9.272    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y50          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.507    14.878    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[24]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X0Y50          FDRE (Setup_fdre_C_R)       -0.429    14.594    driver_7seg_4dig/clk_en0/s_cnt_local_reg[24]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 driver_7seg_4dig/clk_en0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_7seg_4dig/clk_en0/s_cnt_local_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.952ns (23.330%)  route 3.129ns (76.670%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.640     5.192    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.860     6.508    driver_7seg_4dig/clk_en0/s_cnt_local_reg[2]
    SLICE_X1Y44          LUT4 (Prop_lut4_I1_O)        0.124     6.632 f  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_10/O
                         net (fo=1, routed)           0.402     7.034    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_10_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.124     7.158 f  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_6/O
                         net (fo=1, routed)           0.402     7.560    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_6_n_0
    SLICE_X1Y46          LUT6 (Prop_lut6_I3_O)        0.124     7.684 r  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.649     8.333    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y48          LUT5 (Prop_lut5_I2_O)        0.124     8.457 r  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.815     9.272    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y50          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.507    14.878    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[25]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X0Y50          FDRE (Setup_fdre_C_R)       -0.429    14.594    driver_7seg_4dig/clk_en0/s_cnt_local_reg[25]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 driver_7seg_4dig/clk_en0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_7seg_4dig/clk_en0/s_cnt_local_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.952ns (23.330%)  route 3.129ns (76.670%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.640     5.192    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.860     6.508    driver_7seg_4dig/clk_en0/s_cnt_local_reg[2]
    SLICE_X1Y44          LUT4 (Prop_lut4_I1_O)        0.124     6.632 f  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_10/O
                         net (fo=1, routed)           0.402     7.034    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_10_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.124     7.158 f  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_6/O
                         net (fo=1, routed)           0.402     7.560    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_6_n_0
    SLICE_X1Y46          LUT6 (Prop_lut6_I3_O)        0.124     7.684 r  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.649     8.333    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y48          LUT5 (Prop_lut5_I2_O)        0.124     8.457 r  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.815     9.272    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y50          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.507    14.878    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[26]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X0Y50          FDRE (Setup_fdre_C_R)       -0.429    14.594    driver_7seg_4dig/clk_en0/s_cnt_local_reg[26]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 driver_7seg_4dig/clk_en0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_7seg_4dig/clk_en0/s_cnt_local_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.952ns (23.330%)  route 3.129ns (76.670%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.640     5.192    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.860     6.508    driver_7seg_4dig/clk_en0/s_cnt_local_reg[2]
    SLICE_X1Y44          LUT4 (Prop_lut4_I1_O)        0.124     6.632 f  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_10/O
                         net (fo=1, routed)           0.402     7.034    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_10_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.124     7.158 f  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_6/O
                         net (fo=1, routed)           0.402     7.560    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_6_n_0
    SLICE_X1Y46          LUT6 (Prop_lut6_I3_O)        0.124     7.684 r  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.649     8.333    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y48          LUT5 (Prop_lut5_I2_O)        0.124     8.457 r  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.815     9.272    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y50          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.507    14.878    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[27]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X0Y50          FDRE (Setup_fdre_C_R)       -0.429    14.594    driver_7seg_4dig/clk_en0/s_cnt_local_reg[27]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 driver_7seg_4dig/clk_en0/s_cnt_local_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_7seg_4dig/clk_en0/s_cnt_local_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.828ns (20.732%)  route 3.166ns (79.268%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.625     5.176    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.632 r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[27]/Q
                         net (fo=2, routed)           0.842     6.474    driver_7seg_4dig/clk_en0/s_cnt_local_reg[27]
    SLICE_X1Y49          LUT4 (Prop_lut4_I0_O)        0.124     6.598 r  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_8/O
                         net (fo=1, routed)           0.695     7.294    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_8_n_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I4_O)        0.124     7.418 r  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_4/O
                         net (fo=2, routed)           0.810     8.227    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_4_n_0
    SLICE_X1Y48          LUT5 (Prop_lut5_I3_O)        0.124     8.351 r  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.819     9.170    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y44          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.522    14.894    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[0]/C
                         clock pessimism              0.180    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X0Y44          FDRE (Setup_fdre_C_R)       -0.429    14.609    driver_7seg_4dig/clk_en0/s_cnt_local_reg[0]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 driver_7seg_4dig/clk_en0/s_cnt_local_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_7seg_4dig/clk_en0/s_cnt_local_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.828ns (20.732%)  route 3.166ns (79.268%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.625     5.176    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.632 r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[27]/Q
                         net (fo=2, routed)           0.842     6.474    driver_7seg_4dig/clk_en0/s_cnt_local_reg[27]
    SLICE_X1Y49          LUT4 (Prop_lut4_I0_O)        0.124     6.598 r  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_8/O
                         net (fo=1, routed)           0.695     7.294    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_8_n_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I4_O)        0.124     7.418 r  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_4/O
                         net (fo=2, routed)           0.810     8.227    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_4_n_0
    SLICE_X1Y48          LUT5 (Prop_lut5_I3_O)        0.124     8.351 r  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.819     9.170    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y44          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.522    14.894    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[1]/C
                         clock pessimism              0.180    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X0Y44          FDRE (Setup_fdre_C_R)       -0.429    14.609    driver_7seg_4dig/clk_en0/s_cnt_local_reg[1]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 driver_7seg_4dig/clk_en0/s_cnt_local_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_7seg_4dig/clk_en0/s_cnt_local_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.828ns (20.732%)  route 3.166ns (79.268%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.625     5.176    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.632 r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[27]/Q
                         net (fo=2, routed)           0.842     6.474    driver_7seg_4dig/clk_en0/s_cnt_local_reg[27]
    SLICE_X1Y49          LUT4 (Prop_lut4_I0_O)        0.124     6.598 r  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_8/O
                         net (fo=1, routed)           0.695     7.294    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_8_n_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I4_O)        0.124     7.418 r  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_4/O
                         net (fo=2, routed)           0.810     8.227    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_4_n_0
    SLICE_X1Y48          LUT5 (Prop_lut5_I3_O)        0.124     8.351 r  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.819     9.170    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y44          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.522    14.894    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[2]/C
                         clock pessimism              0.180    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X0Y44          FDRE (Setup_fdre_C_R)       -0.429    14.609    driver_7seg_4dig/clk_en0/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 driver_7seg_4dig/clk_en0/s_cnt_local_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_7seg_4dig/clk_en0/s_cnt_local_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.828ns (20.732%)  route 3.166ns (79.268%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.625     5.176    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.632 r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[27]/Q
                         net (fo=2, routed)           0.842     6.474    driver_7seg_4dig/clk_en0/s_cnt_local_reg[27]
    SLICE_X1Y49          LUT4 (Prop_lut4_I0_O)        0.124     6.598 r  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_8/O
                         net (fo=1, routed)           0.695     7.294    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_8_n_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I4_O)        0.124     7.418 r  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_4/O
                         net (fo=2, routed)           0.810     8.227    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_4_n_0
    SLICE_X1Y48          LUT5 (Prop_lut5_I3_O)        0.124     8.351 r  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.819     9.170    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y44          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.522    14.894    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[3]/C
                         clock pessimism              0.180    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X0Y44          FDRE (Setup_fdre_C_R)       -0.429    14.609    driver_7seg_4dig/clk_en0/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 driver_7seg_4dig/clk_en0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_7seg_4dig/clk_en0/s_cnt_local_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.952ns (24.272%)  route 2.970ns (75.728%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.640     5.192    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.860     6.508    driver_7seg_4dig/clk_en0/s_cnt_local_reg[2]
    SLICE_X1Y44          LUT4 (Prop_lut4_I1_O)        0.124     6.632 f  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_10/O
                         net (fo=1, routed)           0.402     7.034    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_10_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.124     7.158 f  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_6/O
                         net (fo=1, routed)           0.402     7.560    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_6_n_0
    SLICE_X1Y46          LUT6 (Prop_lut6_I3_O)        0.124     7.684 r  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.649     8.333    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y48          LUT5 (Prop_lut5_I2_O)        0.124     8.457 r  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.657     9.114    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y51          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.507    14.878    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[28]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X0Y51          FDRE (Setup_fdre_C_R)       -0.429    14.594    driver_7seg_4dig/clk_en0/s_cnt_local_reg[28]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 driver_7seg_4dig/clk_en0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_7seg_4dig/clk_en0/s_cnt_local_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.952ns (24.272%)  route 2.970ns (75.728%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.640     5.192    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.860     6.508    driver_7seg_4dig/clk_en0/s_cnt_local_reg[2]
    SLICE_X1Y44          LUT4 (Prop_lut4_I1_O)        0.124     6.632 f  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_10/O
                         net (fo=1, routed)           0.402     7.034    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_10_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.124     7.158 f  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_6/O
                         net (fo=1, routed)           0.402     7.560    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_6_n_0
    SLICE_X1Y46          LUT6 (Prop_lut6_I3_O)        0.124     7.684 r  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.649     8.333    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y48          LUT5 (Prop_lut5_I2_O)        0.124     8.457 r  driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.657     9.114    driver_7seg_4dig/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y51          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.507    14.878    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[29]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X0Y51          FDRE (Setup_fdre_C_R)       -0.429    14.594    driver_7seg_4dig/clk_en0/s_cnt_local_reg[29]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  5.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 driver_7seg_4dig/clk_en0/s_cnt_local_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_7seg_4dig/clk_en0/s_cnt_local_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.598     1.511    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[22]/Q
                         net (fo=2, routed)           0.134     1.786    driver_7seg_4dig/clk_en0/s_cnt_local_reg[22]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    driver_7seg_4dig/clk_en0/s_cnt_local_reg[20]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.001 r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.001    driver_7seg_4dig/clk_en0/s_cnt_local_reg[24]_i_1_n_7
    SLICE_X0Y50          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.863     2.021    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[24]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    driver_7seg_4dig/clk_en0/s_cnt_local_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 distance_calc/Counter_pulse/s_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            distance_calc/Counter_pulse/s_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.355ns (71.576%)  route 0.141ns (28.424%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.596     1.509    distance_calc/Counter_pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y49          FDCE                                         r  distance_calc/Counter_pulse/s_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  distance_calc/Counter_pulse/s_count_reg[3]/Q
                         net (fo=4, routed)           0.140     1.791    distance_calc/Counter_pulse/s_count_reg[20]_0[3]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.951 r  distance_calc/Counter_pulse/s_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.951    distance_calc/Counter_pulse/s_count_reg[0]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.005 r  distance_calc/Counter_pulse/s_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.005    distance_calc/Counter_pulse/s_count_reg[4]_i_1_n_7
    SLICE_X5Y50          FDCE                                         r  distance_calc/Counter_pulse/s_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.861     2.019    distance_calc/Counter_pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y50          FDCE                                         r  distance_calc/Counter_pulse/s_count_reg[4]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.105     1.879    distance_calc/Counter_pulse/s_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 driver_7seg_4dig/clk_en0/s_cnt_local_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_7seg_4dig/clk_en0/s_cnt_local_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.598     1.511    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[22]/Q
                         net (fo=2, routed)           0.134     1.786    driver_7seg_4dig/clk_en0/s_cnt_local_reg[22]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    driver_7seg_4dig/clk_en0/s_cnt_local_reg[20]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.012 r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.012    driver_7seg_4dig/clk_en0/s_cnt_local_reg[24]_i_1_n_5
    SLICE_X0Y50          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.863     2.021    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[26]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    driver_7seg_4dig/clk_en0/s_cnt_local_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 distance_calc/Counter_pulse/s_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            distance_calc/Counter_pulse/s_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.366ns (72.193%)  route 0.141ns (27.807%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.596     1.509    distance_calc/Counter_pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y49          FDCE                                         r  distance_calc/Counter_pulse/s_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  distance_calc/Counter_pulse/s_count_reg[3]/Q
                         net (fo=4, routed)           0.140     1.791    distance_calc/Counter_pulse/s_count_reg[20]_0[3]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.951 r  distance_calc/Counter_pulse/s_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.951    distance_calc/Counter_pulse/s_count_reg[0]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.016 r  distance_calc/Counter_pulse/s_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.016    distance_calc/Counter_pulse/s_count_reg[4]_i_1_n_5
    SLICE_X5Y50          FDCE                                         r  distance_calc/Counter_pulse/s_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.861     2.019    distance_calc/Counter_pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y50          FDCE                                         r  distance_calc/Counter_pulse/s_count_reg[6]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.105     1.879    distance_calc/Counter_pulse/s_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 driver_7seg_4dig/clk_en0/s_cnt_local_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_7seg_4dig/clk_en0/s_cnt_local_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.598     1.511    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[22]/Q
                         net (fo=2, routed)           0.134     1.786    driver_7seg_4dig/clk_en0/s_cnt_local_reg[22]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    driver_7seg_4dig/clk_en0/s_cnt_local_reg[20]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.037 r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.037    driver_7seg_4dig/clk_en0/s_cnt_local_reg[24]_i_1_n_6
    SLICE_X0Y50          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.863     2.021    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[25]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    driver_7seg_4dig/clk_en0/s_cnt_local_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 driver_7seg_4dig/clk_en0/s_cnt_local_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_7seg_4dig/clk_en0/s_cnt_local_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.598     1.511    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[22]/Q
                         net (fo=2, routed)           0.134     1.786    driver_7seg_4dig/clk_en0/s_cnt_local_reg[22]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    driver_7seg_4dig/clk_en0/s_cnt_local_reg[20]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.037 r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.037    driver_7seg_4dig/clk_en0/s_cnt_local_reg[24]_i_1_n_4
    SLICE_X0Y50          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.863     2.021    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[27]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    driver_7seg_4dig/clk_en0/s_cnt_local_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 driver_7seg_4dig/clk_en0/s_cnt_local_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_7seg_4dig/clk_en0/ce_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.598     1.511    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[18]/Q
                         net (fo=3, routed)           0.076     1.728    driver_7seg_4dig/clk_en0/s_cnt_local_reg[18]
    SLICE_X1Y48          LUT5 (Prop_lut5_I1_O)        0.045     1.773 r  driver_7seg_4dig/clk_en0/ce_o_i_1/O
                         net (fo=1, routed)           0.000     1.773    driver_7seg_4dig/clk_en0/ce_o_i_1_n_0
    SLICE_X1Y48          FDRE                                         r  driver_7seg_4dig/clk_en0/ce_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.869     2.027    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  driver_7seg_4dig/clk_en0/ce_o_reg/C
                         clock pessimism             -0.503     1.524    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.091     1.615    driver_7seg_4dig/clk_en0/ce_o_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 driver_7seg_4dig/clk_en0/s_cnt_local_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_7seg_4dig/clk_en0/s_cnt_local_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.572%)  route 0.134ns (25.428%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.598     1.511    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[22]/Q
                         net (fo=2, routed)           0.134     1.786    driver_7seg_4dig/clk_en0/s_cnt_local_reg[22]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    driver_7seg_4dig/clk_en0/s_cnt_local_reg[20]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.986 r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    driver_7seg_4dig/clk_en0/s_cnt_local_reg[24]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.040 r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.040    driver_7seg_4dig/clk_en0/s_cnt_local_reg[28]_i_1_n_7
    SLICE_X0Y51          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.863     2.021    driver_7seg_4dig/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  driver_7seg_4dig/clk_en0/s_cnt_local_reg[28]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.105     1.881    driver_7seg_4dig/clk_en0/s_cnt_local_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 distance_calc/Counter_pulse/s_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            distance_calc/Counter_pulse/s_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.391ns (73.500%)  route 0.141ns (26.500%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.596     1.509    distance_calc/Counter_pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y49          FDCE                                         r  distance_calc/Counter_pulse/s_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  distance_calc/Counter_pulse/s_count_reg[3]/Q
                         net (fo=4, routed)           0.140     1.791    distance_calc/Counter_pulse/s_count_reg[20]_0[3]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.951 r  distance_calc/Counter_pulse/s_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.951    distance_calc/Counter_pulse/s_count_reg[0]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.041 r  distance_calc/Counter_pulse/s_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.041    distance_calc/Counter_pulse/s_count_reg[4]_i_1_n_6
    SLICE_X5Y50          FDCE                                         r  distance_calc/Counter_pulse/s_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.861     2.019    distance_calc/Counter_pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y50          FDCE                                         r  distance_calc/Counter_pulse/s_count_reg[5]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.105     1.879    distance_calc/Counter_pulse/s_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 distance_calc/Counter_pulse/s_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            distance_calc/Counter_pulse/s_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.391ns (73.500%)  route 0.141ns (26.500%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.596     1.509    distance_calc/Counter_pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y49          FDCE                                         r  distance_calc/Counter_pulse/s_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  distance_calc/Counter_pulse/s_count_reg[3]/Q
                         net (fo=4, routed)           0.140     1.791    distance_calc/Counter_pulse/s_count_reg[20]_0[3]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.951 r  distance_calc/Counter_pulse/s_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.951    distance_calc/Counter_pulse/s_count_reg[0]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.041 r  distance_calc/Counter_pulse/s_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.041    distance_calc/Counter_pulse/s_count_reg[4]_i_1_n_4
    SLICE_X5Y50          FDCE                                         r  distance_calc/Counter_pulse/s_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.861     2.019    distance_calc/Counter_pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y50          FDCE                                         r  distance_calc/Counter_pulse/s_count_reg[7]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.105     1.879    distance_calc/Counter_pulse/s_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y49     distance_calc/Counter_pulse/s_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y52     distance_calc/Counter_pulse/s_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y52     distance_calc/Counter_pulse/s_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y52     distance_calc/Counter_pulse/s_count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y53     distance_calc/Counter_pulse/s_count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y53     distance_calc/Counter_pulse/s_count_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y53     distance_calc/Counter_pulse/s_count_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y53     distance_calc/Counter_pulse/s_count_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y49     distance_calc/Counter_pulse/s_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44     driver_7seg_4dig/clk_en0/s_cnt_local_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     driver_7seg_4dig/clk_en0/s_cnt_local_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     driver_7seg_4dig/clk_en0/s_cnt_local_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     driver_7seg_4dig/clk_en0/s_cnt_local_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     driver_7seg_4dig/clk_en0/s_cnt_local_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     driver_7seg_4dig/clk_en0/s_cnt_local_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     driver_7seg_4dig/clk_en0/s_cnt_local_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48     driver_7seg_4dig/clk_en0/s_cnt_local_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48     driver_7seg_4dig/clk_en0/s_cnt_local_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48     driver_7seg_4dig/clk_en0/s_cnt_local_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y49     distance_calc/Counter_pulse/s_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y49     distance_calc/Counter_pulse/s_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y49     distance_calc/Counter_pulse/s_count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y49     distance_calc/Counter_pulse/s_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y50     driver_7seg_4dig/bin_cnt0/s_cnt_local_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44     driver_7seg_4dig/clk_en0/s_cnt_local_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     driver_7seg_4dig/clk_en0/s_cnt_local_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     driver_7seg_4dig/clk_en0/s_cnt_local_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44     driver_7seg_4dig/clk_en0/s_cnt_local_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y50     driver_7seg_4dig/clk_en0/s_cnt_local_reg[24]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.598ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 trig_gen/trigger/s_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_gen/trigger/s_count_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.890ns (21.534%)  route 3.243ns (78.466%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.610     5.161    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y78         FDCE                                         r  trig_gen/trigger/s_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDCE (Prop_fdce_C_Q)         0.518     5.679 f  trig_gen/trigger/s_count_reg[19]/Q
                         net (fo=2, routed)           1.138     6.817    trig_gen/trigger/s_count_reg[19]
    SLICE_X65Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.941 r  trig_gen/trigger/jd_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.634     7.576    trig_gen/trigger/jd_OBUF[0]_inst_i_8_n_0
    SLICE_X65Y79         LUT5 (Prop_lut5_I4_O)        0.124     7.700 r  trig_gen/trigger/jd_OBUF[0]_inst_i_3/O
                         net (fo=2, routed)           0.607     8.307    trig_gen/trigger/jd_OBUF[0]_inst_i_3_n_0
    SLICE_X65Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.431 f  trig_gen/trigger/s_count[0]_i_2__0/O
                         net (fo=24, routed)          0.863     9.294    trig_gen/trigger/s_count[0]_i_2__0_n_0
    SLICE_X64Y78         FDCE                                         f  trig_gen/trigger/s_count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.494    14.865    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y78         FDCE                                         r  trig_gen/trigger/s_count_reg[16]/C
                         clock pessimism              0.296    15.161    
                         clock uncertainty           -0.035    15.126    
    SLICE_X64Y78         FDCE (Recov_fdce_C_CLR)     -0.319    14.807    trig_gen/trigger/s_count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 trig_gen/trigger/s_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_gen/trigger/s_count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.890ns (21.534%)  route 3.243ns (78.466%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.610     5.161    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y78         FDCE                                         r  trig_gen/trigger/s_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDCE (Prop_fdce_C_Q)         0.518     5.679 f  trig_gen/trigger/s_count_reg[19]/Q
                         net (fo=2, routed)           1.138     6.817    trig_gen/trigger/s_count_reg[19]
    SLICE_X65Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.941 r  trig_gen/trigger/jd_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.634     7.576    trig_gen/trigger/jd_OBUF[0]_inst_i_8_n_0
    SLICE_X65Y79         LUT5 (Prop_lut5_I4_O)        0.124     7.700 r  trig_gen/trigger/jd_OBUF[0]_inst_i_3/O
                         net (fo=2, routed)           0.607     8.307    trig_gen/trigger/jd_OBUF[0]_inst_i_3_n_0
    SLICE_X65Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.431 f  trig_gen/trigger/s_count[0]_i_2__0/O
                         net (fo=24, routed)          0.863     9.294    trig_gen/trigger/s_count[0]_i_2__0_n_0
    SLICE_X64Y78         FDCE                                         f  trig_gen/trigger/s_count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.494    14.865    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y78         FDCE                                         r  trig_gen/trigger/s_count_reg[17]/C
                         clock pessimism              0.296    15.161    
                         clock uncertainty           -0.035    15.126    
    SLICE_X64Y78         FDCE (Recov_fdce_C_CLR)     -0.319    14.807    trig_gen/trigger/s_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 trig_gen/trigger/s_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_gen/trigger/s_count_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.890ns (21.534%)  route 3.243ns (78.466%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.610     5.161    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y78         FDCE                                         r  trig_gen/trigger/s_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDCE (Prop_fdce_C_Q)         0.518     5.679 f  trig_gen/trigger/s_count_reg[19]/Q
                         net (fo=2, routed)           1.138     6.817    trig_gen/trigger/s_count_reg[19]
    SLICE_X65Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.941 r  trig_gen/trigger/jd_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.634     7.576    trig_gen/trigger/jd_OBUF[0]_inst_i_8_n_0
    SLICE_X65Y79         LUT5 (Prop_lut5_I4_O)        0.124     7.700 r  trig_gen/trigger/jd_OBUF[0]_inst_i_3/O
                         net (fo=2, routed)           0.607     8.307    trig_gen/trigger/jd_OBUF[0]_inst_i_3_n_0
    SLICE_X65Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.431 f  trig_gen/trigger/s_count[0]_i_2__0/O
                         net (fo=24, routed)          0.863     9.294    trig_gen/trigger/s_count[0]_i_2__0_n_0
    SLICE_X64Y78         FDCE                                         f  trig_gen/trigger/s_count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.494    14.865    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y78         FDCE                                         r  trig_gen/trigger/s_count_reg[18]/C
                         clock pessimism              0.296    15.161    
                         clock uncertainty           -0.035    15.126    
    SLICE_X64Y78         FDCE (Recov_fdce_C_CLR)     -0.319    14.807    trig_gen/trigger/s_count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 trig_gen/trigger/s_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_gen/trigger/s_count_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.890ns (21.534%)  route 3.243ns (78.466%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.610     5.161    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y78         FDCE                                         r  trig_gen/trigger/s_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDCE (Prop_fdce_C_Q)         0.518     5.679 f  trig_gen/trigger/s_count_reg[19]/Q
                         net (fo=2, routed)           1.138     6.817    trig_gen/trigger/s_count_reg[19]
    SLICE_X65Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.941 r  trig_gen/trigger/jd_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.634     7.576    trig_gen/trigger/jd_OBUF[0]_inst_i_8_n_0
    SLICE_X65Y79         LUT5 (Prop_lut5_I4_O)        0.124     7.700 r  trig_gen/trigger/jd_OBUF[0]_inst_i_3/O
                         net (fo=2, routed)           0.607     8.307    trig_gen/trigger/jd_OBUF[0]_inst_i_3_n_0
    SLICE_X65Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.431 f  trig_gen/trigger/s_count[0]_i_2__0/O
                         net (fo=24, routed)          0.863     9.294    trig_gen/trigger/s_count[0]_i_2__0_n_0
    SLICE_X64Y78         FDCE                                         f  trig_gen/trigger/s_count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.494    14.865    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y78         FDCE                                         r  trig_gen/trigger/s_count_reg[19]/C
                         clock pessimism              0.296    15.161    
                         clock uncertainty           -0.035    15.126    
    SLICE_X64Y78         FDCE (Recov_fdce_C_CLR)     -0.319    14.807    trig_gen/trigger/s_count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 trig_gen/trigger/s_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_gen/trigger/s_count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.890ns (22.306%)  route 3.100ns (77.694%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 14.862 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.610     5.161    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y78         FDCE                                         r  trig_gen/trigger/s_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDCE (Prop_fdce_C_Q)         0.518     5.679 f  trig_gen/trigger/s_count_reg[19]/Q
                         net (fo=2, routed)           1.138     6.817    trig_gen/trigger/s_count_reg[19]
    SLICE_X65Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.941 r  trig_gen/trigger/jd_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.634     7.576    trig_gen/trigger/jd_OBUF[0]_inst_i_8_n_0
    SLICE_X65Y79         LUT5 (Prop_lut5_I4_O)        0.124     7.700 r  trig_gen/trigger/jd_OBUF[0]_inst_i_3/O
                         net (fo=2, routed)           0.607     8.307    trig_gen/trigger/jd_OBUF[0]_inst_i_3_n_0
    SLICE_X65Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.431 f  trig_gen/trigger/s_count[0]_i_2__0/O
                         net (fo=24, routed)          0.720     9.151    trig_gen/trigger/s_count[0]_i_2__0_n_0
    SLICE_X64Y76         FDCE                                         f  trig_gen/trigger/s_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.491    14.862    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y76         FDCE                                         r  trig_gen/trigger/s_count_reg[10]/C
                         clock pessimism              0.273    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X64Y76         FDCE (Recov_fdce_C_CLR)     -0.319    14.781    trig_gen/trigger/s_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 trig_gen/trigger/s_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_gen/trigger/s_count_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.890ns (22.306%)  route 3.100ns (77.694%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 14.862 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.610     5.161    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y78         FDCE                                         r  trig_gen/trigger/s_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDCE (Prop_fdce_C_Q)         0.518     5.679 f  trig_gen/trigger/s_count_reg[19]/Q
                         net (fo=2, routed)           1.138     6.817    trig_gen/trigger/s_count_reg[19]
    SLICE_X65Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.941 r  trig_gen/trigger/jd_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.634     7.576    trig_gen/trigger/jd_OBUF[0]_inst_i_8_n_0
    SLICE_X65Y79         LUT5 (Prop_lut5_I4_O)        0.124     7.700 r  trig_gen/trigger/jd_OBUF[0]_inst_i_3/O
                         net (fo=2, routed)           0.607     8.307    trig_gen/trigger/jd_OBUF[0]_inst_i_3_n_0
    SLICE_X65Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.431 f  trig_gen/trigger/s_count[0]_i_2__0/O
                         net (fo=24, routed)          0.720     9.151    trig_gen/trigger/s_count[0]_i_2__0_n_0
    SLICE_X64Y76         FDCE                                         f  trig_gen/trigger/s_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.491    14.862    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y76         FDCE                                         r  trig_gen/trigger/s_count_reg[11]/C
                         clock pessimism              0.273    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X64Y76         FDCE (Recov_fdce_C_CLR)     -0.319    14.781    trig_gen/trigger/s_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 trig_gen/trigger/s_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_gen/trigger/s_count_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.890ns (22.306%)  route 3.100ns (77.694%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 14.862 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.610     5.161    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y78         FDCE                                         r  trig_gen/trigger/s_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDCE (Prop_fdce_C_Q)         0.518     5.679 f  trig_gen/trigger/s_count_reg[19]/Q
                         net (fo=2, routed)           1.138     6.817    trig_gen/trigger/s_count_reg[19]
    SLICE_X65Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.941 r  trig_gen/trigger/jd_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.634     7.576    trig_gen/trigger/jd_OBUF[0]_inst_i_8_n_0
    SLICE_X65Y79         LUT5 (Prop_lut5_I4_O)        0.124     7.700 r  trig_gen/trigger/jd_OBUF[0]_inst_i_3/O
                         net (fo=2, routed)           0.607     8.307    trig_gen/trigger/jd_OBUF[0]_inst_i_3_n_0
    SLICE_X65Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.431 f  trig_gen/trigger/s_count[0]_i_2__0/O
                         net (fo=24, routed)          0.720     9.151    trig_gen/trigger/s_count[0]_i_2__0_n_0
    SLICE_X64Y76         FDCE                                         f  trig_gen/trigger/s_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.491    14.862    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y76         FDCE                                         r  trig_gen/trigger/s_count_reg[8]/C
                         clock pessimism              0.273    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X64Y76         FDCE (Recov_fdce_C_CLR)     -0.319    14.781    trig_gen/trigger/s_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 trig_gen/trigger/s_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_gen/trigger/s_count_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.890ns (22.306%)  route 3.100ns (77.694%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 14.862 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.610     5.161    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y78         FDCE                                         r  trig_gen/trigger/s_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDCE (Prop_fdce_C_Q)         0.518     5.679 f  trig_gen/trigger/s_count_reg[19]/Q
                         net (fo=2, routed)           1.138     6.817    trig_gen/trigger/s_count_reg[19]
    SLICE_X65Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.941 r  trig_gen/trigger/jd_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.634     7.576    trig_gen/trigger/jd_OBUF[0]_inst_i_8_n_0
    SLICE_X65Y79         LUT5 (Prop_lut5_I4_O)        0.124     7.700 r  trig_gen/trigger/jd_OBUF[0]_inst_i_3/O
                         net (fo=2, routed)           0.607     8.307    trig_gen/trigger/jd_OBUF[0]_inst_i_3_n_0
    SLICE_X65Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.431 f  trig_gen/trigger/s_count[0]_i_2__0/O
                         net (fo=24, routed)          0.720     9.151    trig_gen/trigger/s_count[0]_i_2__0_n_0
    SLICE_X64Y76         FDCE                                         f  trig_gen/trigger/s_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.491    14.862    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y76         FDCE                                         r  trig_gen/trigger/s_count_reg[9]/C
                         clock pessimism              0.273    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X64Y76         FDCE (Recov_fdce_C_CLR)     -0.319    14.781    trig_gen/trigger/s_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 trig_gen/trigger/s_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_gen/trigger/s_count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.890ns (23.107%)  route 2.962ns (76.893%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.610     5.161    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y78         FDCE                                         r  trig_gen/trigger/s_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDCE (Prop_fdce_C_Q)         0.518     5.679 f  trig_gen/trigger/s_count_reg[19]/Q
                         net (fo=2, routed)           1.138     6.817    trig_gen/trigger/s_count_reg[19]
    SLICE_X65Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.941 r  trig_gen/trigger/jd_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.634     7.576    trig_gen/trigger/jd_OBUF[0]_inst_i_8_n_0
    SLICE_X65Y79         LUT5 (Prop_lut5_I4_O)        0.124     7.700 r  trig_gen/trigger/jd_OBUF[0]_inst_i_3/O
                         net (fo=2, routed)           0.607     8.307    trig_gen/trigger/jd_OBUF[0]_inst_i_3_n_0
    SLICE_X65Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.431 f  trig_gen/trigger/s_count[0]_i_2__0/O
                         net (fo=24, routed)          0.582     9.013    trig_gen/trigger/s_count[0]_i_2__0_n_0
    SLICE_X64Y74         FDCE                                         f  trig_gen/trigger/s_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.489    14.860    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y74         FDCE                                         r  trig_gen/trigger/s_count_reg[0]/C
                         clock pessimism              0.259    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y74         FDCE (Recov_fdce_C_CLR)     -0.319    14.765    trig_gen/trigger/s_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  5.752    

Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 trig_gen/trigger/s_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_gen/trigger/s_count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.890ns (23.107%)  route 2.962ns (76.893%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.610     5.161    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y78         FDCE                                         r  trig_gen/trigger/s_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDCE (Prop_fdce_C_Q)         0.518     5.679 f  trig_gen/trigger/s_count_reg[19]/Q
                         net (fo=2, routed)           1.138     6.817    trig_gen/trigger/s_count_reg[19]
    SLICE_X65Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.941 r  trig_gen/trigger/jd_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.634     7.576    trig_gen/trigger/jd_OBUF[0]_inst_i_8_n_0
    SLICE_X65Y79         LUT5 (Prop_lut5_I4_O)        0.124     7.700 r  trig_gen/trigger/jd_OBUF[0]_inst_i_3/O
                         net (fo=2, routed)           0.607     8.307    trig_gen/trigger/jd_OBUF[0]_inst_i_3_n_0
    SLICE_X65Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.431 f  trig_gen/trigger/s_count[0]_i_2__0/O
                         net (fo=24, routed)          0.582     9.013    trig_gen/trigger/s_count[0]_i_2__0_n_0
    SLICE_X64Y74         FDCE                                         f  trig_gen/trigger/s_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.489    14.860    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y74         FDCE                                         r  trig_gen/trigger/s_count_reg[1]/C
                         clock pessimism              0.259    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y74         FDCE (Recov_fdce_C_CLR)     -0.319    14.765    trig_gen/trigger/s_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  5.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 trig_gen/trigger/s_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_gen/trigger/s_count_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.209ns (36.659%)  route 0.361ns (63.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.578     1.491    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y74         FDCE                                         r  trig_gen/trigger/s_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.164     1.655 r  trig_gen/trigger/s_count_reg[1]/Q
                         net (fo=3, routed)           0.163     1.818    trig_gen/trigger/s_count_reg[1]
    SLICE_X65Y76         LUT6 (Prop_lut6_I1_O)        0.045     1.863 f  trig_gen/trigger/s_count[0]_i_2__0/O
                         net (fo=24, routed)          0.198     2.062    trig_gen/trigger/s_count[0]_i_2__0_n_0
    SLICE_X64Y79         FDCE                                         f  trig_gen/trigger/s_count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.850     2.009    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y79         FDCE                                         r  trig_gen/trigger/s_count_reg[20]/C
                         clock pessimism             -0.478     1.530    
    SLICE_X64Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.463    trig_gen/trigger/s_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 trig_gen/trigger/s_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_gen/trigger/s_count_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.209ns (36.659%)  route 0.361ns (63.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.578     1.491    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y74         FDCE                                         r  trig_gen/trigger/s_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.164     1.655 r  trig_gen/trigger/s_count_reg[1]/Q
                         net (fo=3, routed)           0.163     1.818    trig_gen/trigger/s_count_reg[1]
    SLICE_X65Y76         LUT6 (Prop_lut6_I1_O)        0.045     1.863 f  trig_gen/trigger/s_count[0]_i_2__0/O
                         net (fo=24, routed)          0.198     2.062    trig_gen/trigger/s_count[0]_i_2__0_n_0
    SLICE_X64Y79         FDCE                                         f  trig_gen/trigger/s_count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.850     2.009    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y79         FDCE                                         r  trig_gen/trigger/s_count_reg[21]/C
                         clock pessimism             -0.478     1.530    
    SLICE_X64Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.463    trig_gen/trigger/s_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 trig_gen/trigger/s_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_gen/trigger/s_count_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.209ns (36.659%)  route 0.361ns (63.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.578     1.491    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y74         FDCE                                         r  trig_gen/trigger/s_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.164     1.655 r  trig_gen/trigger/s_count_reg[1]/Q
                         net (fo=3, routed)           0.163     1.818    trig_gen/trigger/s_count_reg[1]
    SLICE_X65Y76         LUT6 (Prop_lut6_I1_O)        0.045     1.863 f  trig_gen/trigger/s_count[0]_i_2__0/O
                         net (fo=24, routed)          0.198     2.062    trig_gen/trigger/s_count[0]_i_2__0_n_0
    SLICE_X64Y79         FDCE                                         f  trig_gen/trigger/s_count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.850     2.009    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y79         FDCE                                         r  trig_gen/trigger/s_count_reg[22]/C
                         clock pessimism             -0.478     1.530    
    SLICE_X64Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.463    trig_gen/trigger/s_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 trig_gen/trigger/s_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_gen/trigger/s_count_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.209ns (36.659%)  route 0.361ns (63.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.578     1.491    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y74         FDCE                                         r  trig_gen/trigger/s_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.164     1.655 r  trig_gen/trigger/s_count_reg[1]/Q
                         net (fo=3, routed)           0.163     1.818    trig_gen/trigger/s_count_reg[1]
    SLICE_X65Y76         LUT6 (Prop_lut6_I1_O)        0.045     1.863 f  trig_gen/trigger/s_count[0]_i_2__0/O
                         net (fo=24, routed)          0.198     2.062    trig_gen/trigger/s_count[0]_i_2__0_n_0
    SLICE_X64Y79         FDCE                                         f  trig_gen/trigger/s_count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.850     2.009    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y79         FDCE                                         r  trig_gen/trigger/s_count_reg[23]/C
                         clock pessimism             -0.478     1.530    
    SLICE_X64Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.463    trig_gen/trigger/s_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 trig_gen/trigger/s_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_gen/trigger/s_count_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.595%)  route 0.362ns (63.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.578     1.491    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y74         FDCE                                         r  trig_gen/trigger/s_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.164     1.655 r  trig_gen/trigger/s_count_reg[1]/Q
                         net (fo=3, routed)           0.163     1.818    trig_gen/trigger/s_count_reg[1]
    SLICE_X65Y76         LUT6 (Prop_lut6_I1_O)        0.045     1.863 f  trig_gen/trigger/s_count[0]_i_2__0/O
                         net (fo=24, routed)          0.199     2.063    trig_gen/trigger/s_count[0]_i_2__0_n_0
    SLICE_X64Y77         FDCE                                         f  trig_gen/trigger/s_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.849     2.007    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y77         FDCE                                         r  trig_gen/trigger/s_count_reg[12]/C
                         clock pessimism             -0.478     1.528    
    SLICE_X64Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.461    trig_gen/trigger/s_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 trig_gen/trigger/s_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_gen/trigger/s_count_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.595%)  route 0.362ns (63.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.578     1.491    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y74         FDCE                                         r  trig_gen/trigger/s_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.164     1.655 r  trig_gen/trigger/s_count_reg[1]/Q
                         net (fo=3, routed)           0.163     1.818    trig_gen/trigger/s_count_reg[1]
    SLICE_X65Y76         LUT6 (Prop_lut6_I1_O)        0.045     1.863 f  trig_gen/trigger/s_count[0]_i_2__0/O
                         net (fo=24, routed)          0.199     2.063    trig_gen/trigger/s_count[0]_i_2__0_n_0
    SLICE_X64Y77         FDCE                                         f  trig_gen/trigger/s_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.849     2.007    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y77         FDCE                                         r  trig_gen/trigger/s_count_reg[13]/C
                         clock pessimism             -0.478     1.528    
    SLICE_X64Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.461    trig_gen/trigger/s_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 trig_gen/trigger/s_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_gen/trigger/s_count_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.595%)  route 0.362ns (63.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.578     1.491    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y74         FDCE                                         r  trig_gen/trigger/s_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.164     1.655 r  trig_gen/trigger/s_count_reg[1]/Q
                         net (fo=3, routed)           0.163     1.818    trig_gen/trigger/s_count_reg[1]
    SLICE_X65Y76         LUT6 (Prop_lut6_I1_O)        0.045     1.863 f  trig_gen/trigger/s_count[0]_i_2__0/O
                         net (fo=24, routed)          0.199     2.063    trig_gen/trigger/s_count[0]_i_2__0_n_0
    SLICE_X64Y77         FDCE                                         f  trig_gen/trigger/s_count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.849     2.007    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y77         FDCE                                         r  trig_gen/trigger/s_count_reg[14]/C
                         clock pessimism             -0.478     1.528    
    SLICE_X64Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.461    trig_gen/trigger/s_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 trig_gen/trigger/s_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_gen/trigger/s_count_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.595%)  route 0.362ns (63.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.578     1.491    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y74         FDCE                                         r  trig_gen/trigger/s_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.164     1.655 r  trig_gen/trigger/s_count_reg[1]/Q
                         net (fo=3, routed)           0.163     1.818    trig_gen/trigger/s_count_reg[1]
    SLICE_X65Y76         LUT6 (Prop_lut6_I1_O)        0.045     1.863 f  trig_gen/trigger/s_count[0]_i_2__0/O
                         net (fo=24, routed)          0.199     2.063    trig_gen/trigger/s_count[0]_i_2__0_n_0
    SLICE_X64Y77         FDCE                                         f  trig_gen/trigger/s_count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.849     2.007    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y77         FDCE                                         r  trig_gen/trigger/s_count_reg[15]/C
                         clock pessimism             -0.478     1.528    
    SLICE_X64Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.461    trig_gen/trigger/s_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 trig_gen/trigger/s_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_gen/trigger/s_count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.209ns (34.619%)  route 0.395ns (65.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.578     1.491    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y74         FDCE                                         r  trig_gen/trigger/s_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.164     1.655 r  trig_gen/trigger/s_count_reg[1]/Q
                         net (fo=3, routed)           0.163     1.818    trig_gen/trigger/s_count_reg[1]
    SLICE_X65Y76         LUT6 (Prop_lut6_I1_O)        0.045     1.863 f  trig_gen/trigger/s_count[0]_i_2__0/O
                         net (fo=24, routed)          0.232     2.095    trig_gen/trigger/s_count[0]_i_2__0_n_0
    SLICE_X64Y74         FDCE                                         f  trig_gen/trigger/s_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.845     2.004    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y74         FDCE                                         r  trig_gen/trigger/s_count_reg[0]/C
                         clock pessimism             -0.512     1.491    
    SLICE_X64Y74         FDCE (Remov_fdce_C_CLR)     -0.067     1.424    trig_gen/trigger/s_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 trig_gen/trigger/s_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig_gen/trigger/s_count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.209ns (34.619%)  route 0.395ns (65.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.578     1.491    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y74         FDCE                                         r  trig_gen/trigger/s_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.164     1.655 r  trig_gen/trigger/s_count_reg[1]/Q
                         net (fo=3, routed)           0.163     1.818    trig_gen/trigger/s_count_reg[1]
    SLICE_X65Y76         LUT6 (Prop_lut6_I1_O)        0.045     1.863 f  trig_gen/trigger/s_count[0]_i_2__0/O
                         net (fo=24, routed)          0.232     2.095    trig_gen/trigger/s_count[0]_i_2__0_n_0
    SLICE_X64Y74         FDCE                                         f  trig_gen/trigger/s_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.845     2.004    trig_gen/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y74         FDCE                                         r  trig_gen/trigger/s_count_reg[1]/C
                         clock pessimism             -0.512     1.491    
    SLICE_X64Y74         FDCE (Remov_fdce_C_CLR)     -0.067     1.424    trig_gen/trigger/s_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.671    





