A CLEAR STATE of a flip-flop exists when the "1" output measures low voltage (or 0 volts) and 
the "0" output is high voltage. The flip-flop will flop to the CLEAR state only upon application of a 
trigger pulse to the CLEAR (C) input. 
