# Reading C:/altera/12.0sp2/modelsim_ase/tcl/vsim/pref.tcl 
# do my_scomp_v0_0_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\12.0sp2\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\12.0sp2\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1.0/IP_ram_256_x_16.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity IP_ram_256_x_16
# -- Compiling architecture SYN of ip_ram_256_x_16
# vcom -93 -work work {C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1.0/procesador_v0_0.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity procesador_v0_0
# -- Compiling architecture rtl of procesador_v0_0
# vcom -93 -work work {C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1.0/my_scomp_v0_0.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity my_scomp_v0_0
# -- Compiling architecture rtl of my_scomp_v0_0
# 
#  
vsim +altera -do my_scomp_v0_0_run_msim_rtl_vhdl.do -l msim_transcript -gui work.my_scomp_v0_0
# vsim +altera -do my_scomp_v0_0_run_msim_rtl_vhdl.do -l msim_transcript -gui work.my_scomp_v0_0 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.my_scomp_v0_0(rtl)
# Loading work.ip_ram_256_x_16(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.procesador_v0_0(rtl)
# do my_scomp_v0_0_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1.0/IP_ram_256_x_16.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity IP_ram_256_x_16
# -- Compiling architecture SYN of ip_ram_256_x_16
# vcom -93 -work work {C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1.0/procesador_v0_0.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity procesador_v0_0
# -- Compiling architecture rtl of procesador_v0_0
# vcom -93 -work work {C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1.0/my_scomp_v0_0.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity my_scomp_v0_0
# -- Compiling architecture rtl of my_scomp_v0_0
# 
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ns -endtime 1000ns sim:/my_scomp_v0_0/reloj
wave create -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 1000ns sim:/my_scomp_v0_0/reset
add wave  \
sim:/my_scomp_v0_0/IR_out
add wave  \
sim:/my_scomp_v0_0/AC_out
add wave  \
sim:/my_scomp_v0_0/PC_out
add wave  \
sim:/my_scomp_v0_0/MEMq
add wave  \
sim:/my_scomp_v0_0/MEMdata
add wave  \
sim:/my_scomp_v0_0/MEMadr
add wave  \
sim:/my_scomp_v0_0/MEMwe
add wave  \
sim:/my_scomp_v0_0/PROC/state
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ps  Iteration: 1  Instance: /my_scomp_v0_0/Memory/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ps  Iteration: 1  Instance: /my_scomp_v0_0/Memory/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ps  Iteration: 1  Instance: /my_scomp_v0_0/Memory/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ps  Iteration: 1  Instance: /my_scomp_v0_0/Memory/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ps  Iteration: 1  Instance: /my_scomp_v0_0/Memory/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ps  Iteration: 1  Instance: /my_scomp_v0_0/Memory/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ps  Iteration: 1  Instance: /my_scomp_v0_0/Memory/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 250 ps  Iteration: 1  Instance: /my_scomp_v0_0/Memory/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ps  Iteration: 1  Instance: /my_scomp_v0_0/Memory/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 250 ps  Iteration: 1  Instance: /my_scomp_v0_0/Memory/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ps  Iteration: 1  Instance: /my_scomp_v0_0/Memory/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 250 ps  Iteration: 1  Instance: /my_scomp_v0_0/Memory/altsyncram_component
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1.0/simulation/modelsim/wave.do
wave editwrite -file C:/Users/ELVIRA/Desktop/3CursoETSIIT/2CUATRI/DHD/practicas/DHD_Practica_1.0/simulation/modelsim/wave.do -append
