#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Apr 12 01:19:37 2020
# Process ID: 2314
# Current directory: /home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.runs/synth_1
# Command line: vivado -log WallClock.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source WallClock.tcl
# Log file: /home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.runs/synth_1/WallClock.vds
# Journal file: /home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source WallClock.tcl -notrace
Command: synth_design -top WallClock -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2323 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1179.465 ; gain = 71.996 ; free physical = 1356 ; free virtual = 4560
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'WallClock' [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Clock.v:3]
	Parameter start bound to: 3'b000 
	Parameter running bound to: 3'b001 
	Parameter incMin bound to: 3'b010 
	Parameter incHr bound to: 3'b011 
	Parameter incSec bound to: 3'b100 
INFO: [Synth 8-638] synthesizing module 'Debounce' [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Debounce.v:1]
	Parameter LowInput bound to: 2'b00 
	Parameter EdgeDet bound to: 2'b01 
	Parameter HighInput bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Debounce.v:18]
INFO: [Synth 8-155] case statement is not full and has no default [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Debounce.v:27]
WARNING: [Synth 8-567] referenced signal 'Count' should be on the sensitivity list [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Debounce.v:34]
INFO: [Synth 8-256] done synthesizing module 'Debounce' (1#1) [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Debounce.v:1]
INFO: [Synth 8-638] synthesizing module 'SS_Driver' [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/SS_Driver.v:1]
INFO: [Synth 8-638] synthesizing module 'BCD_Decoder' [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/BCD_Decoder.v:1]
INFO: [Synth 8-256] done synthesizing module 'BCD_Decoder' (2#1) [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/BCD_Decoder.v:1]
INFO: [Synth 8-256] done synthesizing module 'SS_Driver' (3#1) [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/SS_Driver.v:1]
WARNING: [Synth 8-567] referenced signal 'seconds' should be on the sensitivity list [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Clock.v:93]
WARNING: [Synth 8-567] referenced signal 'incMinBtn' should be on the sensitivity list [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Clock.v:93]
WARNING: [Synth 8-567] referenced signal 'minutes' should be on the sensitivity list [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Clock.v:93]
WARNING: [Synth 8-567] referenced signal 'hours' should be on the sensitivity list [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Clock.v:93]
INFO: [Synth 8-155] case statement is not full and has no default [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Clock.v:115]
INFO: [Synth 8-256] done synthesizing module 'WallClock' (4#1) [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Clock.v:3]
WARNING: [Synth 8-3331] design WallClock has unconnected port BTNC
WARNING: [Synth 8-3331] design WallClock has unconnected port BTNU
WARNING: [Synth 8-3331] design WallClock has unconnected port BTNL
WARNING: [Synth 8-3331] design WallClock has unconnected port BTND
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1219.965 ; gain = 112.496 ; free physical = 1366 ; free virtual = 4570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1219.965 ; gain = 112.496 ; free physical = 1365 ; free virtual = 4570
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/WallClock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/WallClock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1579.426 ; gain = 0.000 ; free physical = 1108 ; free virtual = 4319
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1579.426 ; gain = 471.957 ; free physical = 1190 ; free virtual = 4395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1579.426 ; gain = 471.957 ; free physical = 1190 ; free virtual = 4395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1579.426 ; gain = 471.957 ; free physical = 1192 ; free virtual = 4397
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element Count_reg was removed.  [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/SS_Driver.v:26]
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'WallClock'
WARNING: [Synth 8-6014] Unused sequential element currentState_reg was removed.  [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Clock.v:88]
INFO: [Synth 8-5544] ROM "hours" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "minutes" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seconds" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nextState" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element currentState_reg was removed.  [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Clock.v:88]
WARNING: [Synth 8-6014] Unused sequential element currentState_reg was removed.  [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Clock.v:88]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              000 |                              000
                 running |                              001 |                              001
                  incSec |                              010 |                              100
                  incMin |                              011 |                              010
                   incHr |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'WallClock'
WARNING: [Synth 8-6014] Unused sequential element currentState_reg was removed.  [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Clock.v:88]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1579.426 ; gain = 471.957 ; free physical = 1183 ; free virtual = 4388
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module WallClock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
Module Debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SS_Driver 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element SS_Driver1/Count_reg was removed.  [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/SS_Driver.v:26]
WARNING: [Synth 8-3331] design WallClock has unconnected port BTNC
WARNING: [Synth 8-3331] design WallClock has unconnected port BTNU
WARNING: [Synth 8-3331] design WallClock has unconnected port BTNL
WARNING: [Synth 8-3331] design WallClock has unconnected port BTND
INFO: [Synth 8-3886] merging instance 'AN_reg[2]' (FD) to 'AN_reg[3]'
INFO: [Synth 8-3886] merging instance 'AN_reg[3]' (FD) to 'SS_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\SS_reg[7] )
WARNING: [Synth 8-3332] Sequential element (SS_reg[7]) is unused and will be removed from module WallClock.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1579.426 ; gain = 471.957 ; free physical = 1162 ; free virtual = 4366
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1579.426 ; gain = 471.957 ; free physical = 1036 ; free virtual = 4244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1579.426 ; gain = 471.957 ; free physical = 1032 ; free virtual = 4241
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\debounce1/Count_reg[23]__0 ) from module (WallClock) as it is equivalent to (\debounce1/Count_reg[23] ) and driving same net [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Debounce.v:17]
INFO: [Synth 8-4765] Removing register instance (\debounce1/Count_reg[22]__0 ) from module (WallClock) as it is equivalent to (\debounce1/Count_reg[22] ) and driving same net [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Debounce.v:17]
INFO: [Synth 8-4765] Removing register instance (\debounce1/Count_reg[21]__0 ) from module (WallClock) as it is equivalent to (\debounce1/Count_reg[21] ) and driving same net [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Debounce.v:17]
INFO: [Synth 8-4765] Removing register instance (\debounce1/Count_reg[20]__0 ) from module (WallClock) as it is equivalent to (\debounce1/Count_reg[20] ) and driving same net [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Debounce.v:17]
INFO: [Synth 8-4765] Removing register instance (\debounce1/Count_reg[19]__0 ) from module (WallClock) as it is equivalent to (\debounce1/Count_reg[19] ) and driving same net [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Debounce.v:17]
INFO: [Synth 8-4765] Removing register instance (\debounce1/Count_reg[18]__0 ) from module (WallClock) as it is equivalent to (\debounce1/Count_reg[18] ) and driving same net [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Debounce.v:17]
INFO: [Synth 8-4765] Removing register instance (\debounce1/Count_reg[17]__0 ) from module (WallClock) as it is equivalent to (\debounce1/Count_reg[17] ) and driving same net [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Debounce.v:17]
INFO: [Synth 8-4765] Removing register instance (\debounce1/Count_reg[16]__0 ) from module (WallClock) as it is equivalent to (\debounce1/Count_reg[16] ) and driving same net [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Debounce.v:17]
INFO: [Synth 8-4765] Removing register instance (\debounce1/Count_reg[15]__0 ) from module (WallClock) as it is equivalent to (\debounce1/Count_reg[15] ) and driving same net [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Debounce.v:17]
INFO: [Synth 8-4765] Removing register instance (\debounce1/Count_reg[14]__0 ) from module (WallClock) as it is equivalent to (\debounce1/Count_reg[14] ) and driving same net [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Debounce.v:17]
INFO: [Synth 8-4765] Removing register instance (\debounce1/Count_reg[13]__0 ) from module (WallClock) as it is equivalent to (\debounce1/Count_reg[13] ) and driving same net [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Debounce.v:17]
INFO: [Synth 8-4765] Removing register instance (\debounce1/Count_reg[12]__0 ) from module (WallClock) as it is equivalent to (\debounce1/Count_reg[12] ) and driving same net [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Debounce.v:17]
INFO: [Synth 8-4765] Removing register instance (\debounce1/Count_reg[11]__0 ) from module (WallClock) as it is equivalent to (\debounce1/Count_reg[11] ) and driving same net [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Debounce.v:17]
INFO: [Synth 8-4765] Removing register instance (\debounce1/Count_reg[10]__0 ) from module (WallClock) as it is equivalent to (\debounce1/Count_reg[10] ) and driving same net [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Debounce.v:17]
INFO: [Synth 8-4765] Removing register instance (\debounce1/Count_reg[9]__0 ) from module (WallClock) as it is equivalent to (\debounce1/Count_reg[9] ) and driving same net [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Debounce.v:17]
INFO: [Synth 8-4765] Removing register instance (\debounce1/Count_reg[8]__0 ) from module (WallClock) as it is equivalent to (\debounce1/Count_reg[8] ) and driving same net [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Debounce.v:17]
INFO: [Synth 8-4765] Removing register instance (\debounce1/Count_reg[7]__0 ) from module (WallClock) as it is equivalent to (\debounce1/Count_reg[7] ) and driving same net [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Debounce.v:17]
INFO: [Synth 8-4765] Removing register instance (\debounce1/Count_reg[6]__0 ) from module (WallClock) as it is equivalent to (\debounce1/Count_reg[6] ) and driving same net [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Debounce.v:17]
INFO: [Synth 8-4765] Removing register instance (\debounce1/Count_reg[5]__0 ) from module (WallClock) as it is equivalent to (\debounce1/Count_reg[5] ) and driving same net [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Debounce.v:17]
INFO: [Synth 8-4765] Removing register instance (\debounce1/Count_reg[4]__0 ) from module (WallClock) as it is equivalent to (\debounce1/Count_reg[4] ) and driving same net [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Debounce.v:17]
INFO: [Synth 8-4765] Removing register instance (\debounce1/Count_reg[3]__0 ) from module (WallClock) as it is equivalent to (\debounce1/Count_reg[3] ) and driving same net [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Debounce.v:17]
INFO: [Synth 8-4765] Removing register instance (\debounce1/Count_reg[2]__0 ) from module (WallClock) as it is equivalent to (\debounce1/Count_reg[2] ) and driving same net [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Debounce.v:17]
INFO: [Synth 8-4765] Removing register instance (\debounce1/Count_reg[1]__0 ) from module (WallClock) as it is equivalent to (\debounce1/Count_reg[1] ) and driving same net [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Debounce.v:17]
INFO: [Synth 8-4765] Removing register instance (\debounce1/Count_reg[0]__0 ) from module (WallClock) as it is equivalent to (\debounce1/Count_reg[0] ) and driving same net [/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Debounce.v:17]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1579.426 ; gain = 471.957 ; free physical = 1031 ; free virtual = 4239
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1579.426 ; gain = 471.957 ; free physical = 1031 ; free virtual = 4240
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1579.426 ; gain = 471.957 ; free physical = 1031 ; free virtual = 4240
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1579.426 ; gain = 471.957 ; free physical = 1031 ; free virtual = 4240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1579.426 ; gain = 471.957 ; free physical = 1031 ; free virtual = 4240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1579.426 ; gain = 471.957 ; free physical = 1031 ; free virtual = 4240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1579.426 ; gain = 471.957 ; free physical = 1031 ; free virtual = 4240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    18|
|3     |LUT1   |    69|
|4     |LUT2   |    34|
|5     |LUT3   |    17|
|6     |LUT4   |    39|
|7     |LUT5   |    37|
|8     |LUT6   |    55|
|9     |FDRE   |   100|
|10    |FDSE   |    31|
|11    |IBUF   |     3|
|12    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+-------------+----------+------+
|      |Instance     |Module    |Cells |
+------+-------------+----------+------+
|1     |top          |          |   421|
|2     |  SS_Driver1 |SS_Driver |   102|
|3     |  debounce1  |Debounce  |    95|
+------+-------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1579.426 ; gain = 471.957 ; free physical = 1031 ; free virtual = 4240
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1579.426 ; gain = 112.496 ; free physical = 1082 ; free virtual = 4290
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1579.426 ; gain = 471.957 ; free physical = 1082 ; free virtual = 4290
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

55 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1581.441 ; gain = 486.559 ; free physical = 1055 ; free virtual = 4264
INFO: [Common 17-1381] The checkpoint '/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.runs/synth_1/WallClock.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1605.453 ; gain = 0.000 ; free physical = 1055 ; free virtual = 4264
INFO: [Common 17-206] Exiting Vivado at Sun Apr 12 01:20:07 2020...
