Classic Timing Analyzer report for lab6
Wed Oct 05 18:00:26 2022
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'c'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                    ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------+-----------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                ; To                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------+-----------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.934 ns                                       ; e                   ; v61_din_reg:inst|q[0] ; --         ; c        ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.260 ns                                       ; v61_inc:inst13|d[0] ; d[0]                  ; c          ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.380 ns                                      ; e                   ; v61_din_reg:inst|q[0] ; --         ; c        ; 0            ;
; Clock Setup: 'c'             ; N/A   ; None          ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; v61_inc:inst13|d[3] ; v61_inc:inst13|d[3]   ; c          ; c        ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                     ;                       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------+-----------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM240T100C5       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; c               ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'c'                                                                                                                                                                                                 ;
+-------+------------------------------------------------+---------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                ; To                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; v61_inc:inst13|d[3] ; v61_inc:inst13|d[3]   ; c          ; c        ; None                        ; None                      ; 2.507 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; v61_inc:inst13|d[1] ; v61_inc:inst13|d[2]   ; c          ; c        ; None                        ; None                      ; 2.166 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; v61_inc:inst13|d[0] ; v61_inc:inst13|d[2]   ; c          ; c        ; None                        ; None                      ; 2.065 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; v61_inc:inst13|d[1] ; v61_inc:inst13|d[3]   ; c          ; c        ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; v61_inc:inst13|d[1] ; v61_inc:inst13|d[1]   ; c          ; c        ; None                        ; None                      ; 2.028 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; v61_inc:inst13|d[2] ; v61_inc:inst13|d[2]   ; c          ; c        ; None                        ; None                      ; 1.914 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; v61_inc:inst13|d[2] ; v61_inc:inst13|d[3]   ; c          ; c        ; None                        ; None                      ; 1.765 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; v61_inc:inst13|d[0] ; v61_din_reg:inst|q[0] ; c          ; c        ; None                        ; None                      ; 1.596 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; v61_inc:inst13|d[0] ; v61_inc:inst13|d[3]   ; c          ; c        ; None                        ; None                      ; 1.595 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; v61_inc:inst13|d[0] ; v61_inc:inst13|d[0]   ; c          ; c        ; None                        ; None                      ; 1.585 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; v61_inc:inst13|d[0] ; v61_inc:inst13|d[1]   ; c          ; c        ; None                        ; None                      ; 1.585 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; v61_inc:inst13|d[1] ; v61_din_reg:inst|q[1] ; c          ; c        ; None                        ; None                      ; 1.564 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; v61_inc:inst13|d[2] ; v61_din_reg:inst|q[2] ; c          ; c        ; None                        ; None                      ; 1.244 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; v61_inc:inst13|d[3] ; v61_din_reg:inst|q[3] ; c          ; c        ; None                        ; None                      ; 1.221 ns                ;
+-------+------------------------------------------------+---------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; tsu                                                                         ;
+-------+--------------+------------+------+-----------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                    ; To Clock ;
+-------+--------------+------------+------+-----------------------+----------+
; N/A   ; None         ; 2.934 ns   ; e    ; v61_din_reg:inst|q[3] ; c        ;
; N/A   ; None         ; 2.934 ns   ; e    ; v61_din_reg:inst|q[2] ; c        ;
; N/A   ; None         ; 2.934 ns   ; e    ; v61_din_reg:inst|q[1] ; c        ;
; N/A   ; None         ; 2.934 ns   ; e    ; v61_din_reg:inst|q[0] ; c        ;
+-------+--------------+------------+------+-----------------------+----------+


+-------------------------------------------------------------------------------+
; tco                                                                           ;
+-------+--------------+------------+-----------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                  ; To   ; From Clock ;
+-------+--------------+------------+-----------------------+------+------------+
; N/A   ; None         ; 9.260 ns   ; v61_inc:inst13|d[0]   ; d[0] ; c          ;
; N/A   ; None         ; 8.463 ns   ; v61_inc:inst13|d[1]   ; d[1] ; c          ;
; N/A   ; None         ; 8.328 ns   ; v61_din_reg:inst|q[3] ; q[3] ; c          ;
; N/A   ; None         ; 8.195 ns   ; v61_din_reg:inst|q[1] ; q[1] ; c          ;
; N/A   ; None         ; 8.194 ns   ; v61_inc:inst13|d[2]   ; d[2] ; c          ;
; N/A   ; None         ; 8.094 ns   ; v61_inc:inst13|d[3]   ; d[3] ; c          ;
; N/A   ; None         ; 8.010 ns   ; v61_din_reg:inst|q[0] ; q[0] ; c          ;
; N/A   ; None         ; 6.854 ns   ; v61_din_reg:inst|q[2] ; q[2] ; c          ;
+-------+--------------+------------+-----------------------+------+------------+


+-----------------------------------------------------------------------------------+
; th                                                                                ;
+---------------+-------------+-----------+------+-----------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                    ; To Clock ;
+---------------+-------------+-----------+------+-----------------------+----------+
; N/A           ; None        ; -2.380 ns ; e    ; v61_din_reg:inst|q[3] ; c        ;
; N/A           ; None        ; -2.380 ns ; e    ; v61_din_reg:inst|q[2] ; c        ;
; N/A           ; None        ; -2.380 ns ; e    ; v61_din_reg:inst|q[1] ; c        ;
; N/A           ; None        ; -2.380 ns ; e    ; v61_din_reg:inst|q[0] ; c        ;
+---------------+-------------+-----------+------+-----------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Wed Oct 05 18:00:26 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab6 -c lab6
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "c" is an undefined clock
Info: Clock "c" Internal fmax is restricted to 304.04 MHz between source register "v61_inc:inst13|d[3]" and destination register "v61_inc:inst13|d[3]"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.507 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y3_N7; Fanout = 3; REG Node = 'v61_inc:inst13|d[3]'
            Info: 2: + IC(1.324 ns) + CELL(1.183 ns) = 2.507 ns; Loc. = LC_X2_Y3_N7; Fanout = 3; REG Node = 'v61_inc:inst13|d[3]'
            Info: Total cell delay = 1.183 ns ( 47.19 % )
            Info: Total interconnect delay = 1.324 ns ( 52.81 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "c" to destination register is 3.348 ns
                Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 8; CLK Node = 'c'
                Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y3_N7; Fanout = 3; REG Node = 'v61_inc:inst13|d[3]'
                Info: Total cell delay = 2.081 ns ( 62.16 % )
                Info: Total interconnect delay = 1.267 ns ( 37.84 % )
            Info: - Longest clock path from clock "c" to source register is 3.348 ns
                Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 8; CLK Node = 'c'
                Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y3_N7; Fanout = 3; REG Node = 'v61_inc:inst13|d[3]'
                Info: Total cell delay = 2.081 ns ( 62.16 % )
                Info: Total interconnect delay = 1.267 ns ( 37.84 % )
        Info: + Micro clock to output delay of source is 0.376 ns
        Info: + Micro setup delay of destination is 0.333 ns
Info: tsu for register "v61_din_reg:inst|q[3]" (data pin = "e", clock pin = "c") is 2.934 ns
    Info: + Longest pin to register delay is 5.949 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 4; PIN Node = 'e'
        Info: 2: + IC(3.574 ns) + CELL(1.243 ns) = 5.949 ns; Loc. = LC_X2_Y3_N8; Fanout = 1; REG Node = 'v61_din_reg:inst|q[3]'
        Info: Total cell delay = 2.375 ns ( 39.92 % )
        Info: Total interconnect delay = 3.574 ns ( 60.08 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "c" to destination register is 3.348 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 8; CLK Node = 'c'
        Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y3_N8; Fanout = 1; REG Node = 'v61_din_reg:inst|q[3]'
        Info: Total cell delay = 2.081 ns ( 62.16 % )
        Info: Total interconnect delay = 1.267 ns ( 37.84 % )
Info: tco from clock "c" to destination pin "d[0]" through register "v61_inc:inst13|d[0]" is 9.260 ns
    Info: + Longest clock path from clock "c" to source register is 3.348 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 8; CLK Node = 'c'
        Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y3_N2; Fanout = 6; REG Node = 'v61_inc:inst13|d[0]'
        Info: Total cell delay = 2.081 ns ( 62.16 % )
        Info: Total interconnect delay = 1.267 ns ( 37.84 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 5.536 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y3_N2; Fanout = 6; REG Node = 'v61_inc:inst13|d[0]'
        Info: 2: + IC(3.214 ns) + CELL(2.322 ns) = 5.536 ns; Loc. = PIN_58; Fanout = 0; PIN Node = 'd[0]'
        Info: Total cell delay = 2.322 ns ( 41.94 % )
        Info: Total interconnect delay = 3.214 ns ( 58.06 % )
Info: th for register "v61_din_reg:inst|q[3]" (data pin = "e", clock pin = "c") is -2.380 ns
    Info: + Longest clock path from clock "c" to destination register is 3.348 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 8; CLK Node = 'c'
        Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y3_N8; Fanout = 1; REG Node = 'v61_din_reg:inst|q[3]'
        Info: Total cell delay = 2.081 ns ( 62.16 % )
        Info: Total interconnect delay = 1.267 ns ( 37.84 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 5.949 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 4; PIN Node = 'e'
        Info: 2: + IC(3.574 ns) + CELL(1.243 ns) = 5.949 ns; Loc. = LC_X2_Y3_N8; Fanout = 1; REG Node = 'v61_din_reg:inst|q[3]'
        Info: Total cell delay = 2.375 ns ( 39.92 % )
        Info: Total interconnect delay = 3.574 ns ( 60.08 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 167 megabytes
    Info: Processing ended: Wed Oct 05 18:00:26 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


