Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr 13 14:36:10 2019
| Host         : ZYQ-Mac-Win running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file m3_for_arty_a7_wrapper_timing_summary_routed.rpt -pb m3_for_arty_a7_wrapper_timing_summary_routed.pb -rpx m3_for_arty_a7_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : m3_for_arty_a7_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.278        0.000                      0                23013        0.021        0.000                      0                22708        3.000        0.000                       0                  9976  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
SWCLK                                  {0.000 25.000}       50.000          20.000          
slow_out_clk                           {0.000 50.000}       100.000         10.000          
sys_clock                              {0.000 5.000}        10.000          100.000         
  clkfbout_m3_for_arty_a7_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  cpu_clk                              {0.000 10.000}       20.000          50.000          
  qspi_clk                             {0.000 10.000}       20.000          50.000          
    dap_qspi_clk                       {0.000 10.000}       20.000          50.000          
    dap_spi_clk                        {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SWCLK                                        1.023        0.000                      0                  707        0.043        0.000                      0                  707       24.500        0.000                       0                   390  
slow_out_clk                                87.652        0.000                      0                    2        3.850        0.000                      0                    2                                                                          
sys_clock                                                                                                                                                                                3.000        0.000                       0                     1  
  clkfbout_m3_for_arty_a7_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  
  cpu_clk                                    0.278        0.000                      0                16998        0.021        0.000                      0                16998        9.020        0.000                       0                  8424  
  qspi_clk                                  10.518        0.000                      0                 2312        0.074        0.000                      0                 2312        9.500        0.000                       0                  1158  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
cpu_clk       SWCLK               8.270        0.000                      0                  176                                                                        
cpu_clk       slow_out_clk       11.266        0.000                      0                   12        1.279        0.000                      0                   12  
SWCLK         cpu_clk             5.156        0.000                      0                  245                                                                        
slow_out_clk  cpu_clk             7.823        0.000                      0                   80        3.006        0.000                      0                   80  
qspi_clk      cpu_clk            11.313        0.000                      0                  131                                                                        
cpu_clk       qspi_clk           12.542        0.000                      0                  135                                                                        
dap_qspi_clk  qspi_clk            0.669        0.000                      0                    8        4.086        0.000                      0                    8  
dap_spi_clk   qspi_clk            5.932        0.000                      0                    1        2.762        0.000                      0                    1  
qspi_clk      dap_qspi_clk        4.660        0.000                      0                    5        0.587        0.000                      0                    5  
qspi_clk      dap_spi_clk         7.915        0.000                      0                    2        0.320        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  SWCLK              SWCLK                   22.027        0.000                      0                  355        0.661        0.000                      0                  355  
**async_default**  cpu_clk            cpu_clk                  9.567        0.000                      0                 2307        0.492        0.000                      0                 2307  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SWCLK
  To Clock:  SWCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        11.874ns  (logic 1.847ns (15.553%)  route 10.028ns (84.447%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Input Delay:            42.000ns
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 54.903 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 42.000    42.000    
    G13                                               0.000    42.000 f  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    42.000    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    G13                  IBUF (Prop_ibuf_I_O)         1.475    43.475 f  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=69, routed)          7.226    50.701    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWDITMS
    SLICE_X37Y109        LUT2 (Prop_lut2_I1_O)        0.124    50.825 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State[3]_i_2/O
                         net (fo=6, routed)           1.755    52.579    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X41Y107        LUT6 (Prop_lut6_I1_O)        0.124    52.703 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4/O
                         net (fo=1, routed)           1.047    53.750    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_4_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I3_O)        0.124    53.874 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_1/O
                         net (fo=1, routed)           0.000    53.874    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_1_n_0
    SLICE_X41Y107        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    H16                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.911    53.312    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    53.403 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.501    54.903    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X41Y107        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_reg/C
                         clock pessimism              0.000    54.903    
                         clock uncertainty           -0.035    54.868    
    SLICE_X41Y107        FDCE (Setup_fdce_C_D)        0.029    54.897    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_reg
  -------------------------------------------------------------------
                         required time                         54.897    
                         arrival time                         -53.874    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        11.614ns  (logic 1.847ns (15.902%)  route 9.767ns (84.098%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            42.000ns
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 54.906 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 42.000    42.000    
    G13                                               0.000    42.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    42.000    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    G13                  IBUF (Prop_ibuf_I_O)         1.475    43.475 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=69, routed)          5.743    49.217    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X40Y106        LUT3 (Prop_lut3_I1_O)        0.124    49.341 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_3/O
                         net (fo=1, routed)           0.444    49.785    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_3_n_0
    SLICE_X40Y106        LUT5 (Prop_lut5_I3_O)        0.124    49.909 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2/O
                         net (fo=1, routed)           0.408    50.318    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2_n_0
    SLICE_X38Y106        LUT6 (Prop_lut6_I0_O)        0.124    50.442 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          3.172    53.614    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn
    SLICE_X37Y100        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    H16                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.911    53.312    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    53.403 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.504    54.906    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X37Y100        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[0]/C
                         clock pessimism              0.000    54.906    
                         clock uncertainty           -0.035    54.871    
    SLICE_X37Y100        FDCE (Setup_fdce_C_CE)      -0.205    54.666    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[0]
  -------------------------------------------------------------------
                         required time                         54.666    
                         arrival time                         -53.614    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        11.614ns  (logic 1.847ns (15.902%)  route 9.767ns (84.098%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            42.000ns
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 54.906 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 42.000    42.000    
    G13                                               0.000    42.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    42.000    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    G13                  IBUF (Prop_ibuf_I_O)         1.475    43.475 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=69, routed)          5.743    49.217    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X40Y106        LUT3 (Prop_lut3_I1_O)        0.124    49.341 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_3/O
                         net (fo=1, routed)           0.444    49.785    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_3_n_0
    SLICE_X40Y106        LUT5 (Prop_lut5_I3_O)        0.124    49.909 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2/O
                         net (fo=1, routed)           0.408    50.318    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2_n_0
    SLICE_X38Y106        LUT6 (Prop_lut6_I0_O)        0.124    50.442 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          3.172    53.614    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn
    SLICE_X37Y100        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    H16                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.911    53.312    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    53.403 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.504    54.906    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X37Y100        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[1]/C
                         clock pessimism              0.000    54.906    
                         clock uncertainty           -0.035    54.871    
    SLICE_X37Y100        FDCE (Setup_fdce_C_CE)      -0.205    54.666    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[1]
  -------------------------------------------------------------------
                         required time                         54.666    
                         arrival time                         -53.614    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        11.614ns  (logic 1.847ns (15.902%)  route 9.767ns (84.098%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            42.000ns
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 54.906 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 42.000    42.000    
    G13                                               0.000    42.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    42.000    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    G13                  IBUF (Prop_ibuf_I_O)         1.475    43.475 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=69, routed)          5.743    49.217    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X40Y106        LUT3 (Prop_lut3_I1_O)        0.124    49.341 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_3/O
                         net (fo=1, routed)           0.444    49.785    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_3_n_0
    SLICE_X40Y106        LUT5 (Prop_lut5_I3_O)        0.124    49.909 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2/O
                         net (fo=1, routed)           0.408    50.318    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2_n_0
    SLICE_X38Y106        LUT6 (Prop_lut6_I0_O)        0.124    50.442 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          3.172    53.614    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn
    SLICE_X37Y100        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    H16                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.911    53.312    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    53.403 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.504    54.906    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X37Y100        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[2]/C
                         clock pessimism              0.000    54.906    
                         clock uncertainty           -0.035    54.871    
    SLICE_X37Y100        FDCE (Setup_fdce_C_CE)      -0.205    54.666    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[2]
  -------------------------------------------------------------------
                         required time                         54.666    
                         arrival time                         -53.614    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        11.839ns  (logic 1.723ns (14.552%)  route 10.116ns (85.448%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            42.000ns
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 54.899 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 42.000    42.000    
    G13                                               0.000    42.000 f  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    42.000    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    G13                  IBUF (Prop_ibuf_I_O)         1.475    43.475 f  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=69, routed)          7.563    51.037    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWDITMS
    SLICE_X43Y109        LUT3 (Prop_lut3_I0_O)        0.124    51.161 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State[4]_i_2/O
                         net (fo=1, routed)           2.553    53.715    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_reg_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124    53.839 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[4]_i_1/O
                         net (fo=1, routed)           0.000    53.839    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[4]_i_1_n_0
    SLICE_X43Y109        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    H16                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.911    53.312    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    53.403 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.497    54.899    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X43Y109        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[4]/C
                         clock pessimism              0.000    54.899    
                         clock uncertainty           -0.035    54.864    
    SLICE_X43Y109        FDCE (Setup_fdce_C_D)        0.029    54.893    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[4]
  -------------------------------------------------------------------
                         required time                         54.893    
                         arrival time                         -53.839    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_reg/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        11.605ns  (logic 1.847ns (15.913%)  route 9.759ns (84.087%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            42.000ns
  Clock Path Skew:        4.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 54.904 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 42.000    42.000    
    G13                                               0.000    42.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    42.000    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    G13                  IBUF (Prop_ibuf_I_O)         1.475    43.475 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=69, routed)          5.743    49.217    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X40Y106        LUT3 (Prop_lut3_I1_O)        0.124    49.341 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_3/O
                         net (fo=1, routed)           0.444    49.785    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_3_n_0
    SLICE_X40Y106        LUT5 (Prop_lut5_I3_O)        0.124    49.909 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2/O
                         net (fo=1, routed)           0.408    50.318    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2_n_0
    SLICE_X38Y106        LUT6 (Prop_lut6_I0_O)        0.124    50.442 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          3.164    53.605    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn
    SLICE_X38Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    H16                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.911    53.312    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    53.403 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.502    54.904    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X38Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_reg/C
                         clock pessimism              0.000    54.904    
                         clock uncertainty           -0.035    54.869    
    SLICE_X38Y106        FDCE (Setup_fdce_C_CE)      -0.169    54.700    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_reg
  -------------------------------------------------------------------
                         required time                         54.700    
                         arrival time                         -53.605    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        11.579ns  (logic 1.847ns (15.950%)  route 9.732ns (84.050%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            42.000ns
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 54.902 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 42.000    42.000    
    G13                                               0.000    42.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    42.000    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    G13                  IBUF (Prop_ibuf_I_O)         1.475    43.475 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=69, routed)          5.743    49.217    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X40Y106        LUT3 (Prop_lut3_I1_O)        0.124    49.341 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_3/O
                         net (fo=1, routed)           0.444    49.785    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_3_n_0
    SLICE_X40Y106        LUT5 (Prop_lut5_I3_O)        0.124    49.909 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2/O
                         net (fo=1, routed)           0.408    50.318    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2_n_0
    SLICE_X38Y106        LUT6 (Prop_lut6_I0_O)        0.124    50.442 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          3.137    53.579    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn
    SLICE_X42Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    H16                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.911    53.312    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    53.403 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.500    54.902    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X42Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/C
                         clock pessimism              0.000    54.902    
                         clock uncertainty           -0.035    54.867    
    SLICE_X42Y102        FDCE (Setup_fdce_C_CE)      -0.169    54.698    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]
  -------------------------------------------------------------------
                         required time                         54.698    
                         arrival time                         -53.579    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        11.579ns  (logic 1.847ns (15.950%)  route 9.732ns (84.050%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            42.000ns
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 54.902 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 42.000    42.000    
    G13                                               0.000    42.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    42.000    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    G13                  IBUF (Prop_ibuf_I_O)         1.475    43.475 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=69, routed)          5.743    49.217    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X40Y106        LUT3 (Prop_lut3_I1_O)        0.124    49.341 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_3/O
                         net (fo=1, routed)           0.444    49.785    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_3_n_0
    SLICE_X40Y106        LUT5 (Prop_lut5_I3_O)        0.124    49.909 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2/O
                         net (fo=1, routed)           0.408    50.318    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2_n_0
    SLICE_X38Y106        LUT6 (Prop_lut6_I0_O)        0.124    50.442 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          3.137    53.579    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn
    SLICE_X42Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    H16                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.911    53.312    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    53.403 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.500    54.902    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X42Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[1]/C
                         clock pessimism              0.000    54.902    
                         clock uncertainty           -0.035    54.867    
    SLICE_X42Y102        FDCE (Setup_fdce_C_CE)      -0.169    54.698    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[1]
  -------------------------------------------------------------------
                         required time                         54.698    
                         arrival time                         -53.579    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        11.579ns  (logic 1.847ns (15.950%)  route 9.732ns (84.050%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            42.000ns
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 54.902 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 42.000    42.000    
    G13                                               0.000    42.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    42.000    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    G13                  IBUF (Prop_ibuf_I_O)         1.475    43.475 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=69, routed)          5.743    49.217    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X40Y106        LUT3 (Prop_lut3_I1_O)        0.124    49.341 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_3/O
                         net (fo=1, routed)           0.444    49.785    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_3_n_0
    SLICE_X40Y106        LUT5 (Prop_lut5_I3_O)        0.124    49.909 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2/O
                         net (fo=1, routed)           0.408    50.318    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2_n_0
    SLICE_X38Y106        LUT6 (Prop_lut6_I0_O)        0.124    50.442 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          3.137    53.579    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn
    SLICE_X42Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    H16                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.911    53.312    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    53.403 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.500    54.902    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X42Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/C
                         clock pessimism              0.000    54.902    
                         clock uncertainty           -0.035    54.867    
    SLICE_X42Y102        FDCE (Setup_fdce_C_CE)      -0.169    54.698    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]
  -------------------------------------------------------------------
                         required time                         54.698    
                         arrival time                         -53.579    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        11.579ns  (logic 1.847ns (15.950%)  route 9.732ns (84.050%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            42.000ns
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 54.902 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 42.000    42.000    
    G13                                               0.000    42.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    42.000    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    G13                  IBUF (Prop_ibuf_I_O)         1.475    43.475 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=69, routed)          5.743    49.217    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X40Y106        LUT3 (Prop_lut3_I1_O)        0.124    49.341 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_3/O
                         net (fo=1, routed)           0.444    49.785    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_3_n_0
    SLICE_X40Y106        LUT5 (Prop_lut5_I3_O)        0.124    49.909 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2/O
                         net (fo=1, routed)           0.408    50.318    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2_n_0
    SLICE_X38Y106        LUT6 (Prop_lut6_I0_O)        0.124    50.442 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          3.137    53.579    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn
    SLICE_X42Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    H16                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.911    53.312    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    53.403 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.500    54.902    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X42Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[3]/C
                         clock pessimism              0.000    54.902    
                         clock uncertainty           -0.035    54.867    
    SLICE_X42Y102        FDCE (Setup_fdce_C_CE)      -0.169    54.698    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[3]
  -------------------------------------------------------------------
                         required time                         54.698    
                         arrival time                         -53.579    
  -------------------------------------------------------------------
                         slack                                  1.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.050%)  route 0.227ns (54.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.640     0.879    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.565     1.470    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X35Y101        FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     1.611 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[14]/Q
                         net (fo=3, routed)           0.227     1.838    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/in32[13]
    SLICE_X33Y98         LUT6 (Prop_lut6_I2_O)        0.045     1.883 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.883    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[13]_i_1_n_0
    SLICE_X33Y98         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.695     1.121    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.843     1.993    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X33Y98         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[13]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X33Y98         FDRE (Hold_fdre_C_D)         0.092     1.840    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.053%)  route 0.250ns (63.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.640     0.879    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.565     1.470    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X36Y102        FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.141     1.611 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[30]/Q
                         net (fo=4, routed)           0.250     1.861    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/in32[29]
    SLICE_X41Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.695     1.121    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.841     1.991    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X41Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[6]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X41Y99         FDCE (Hold_fdce_C_D)         0.066     1.812    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uSyncBusAck/sync2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.209ns (46.932%)  route 0.236ns (53.068%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.640     0.879    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.565     1.470    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uSyncBusAck/SWCLKTCK
    SLICE_X30Y103        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uSyncBusAck/sync2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y103        FDCE (Prop_fdce_C_Q)         0.164     1.634 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uSyncBusAck/sync2_reg_reg/Q
                         net (fo=36, routed)          0.236     1.870    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/BusackT
    SLICE_X31Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.915 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[7]_i_1/O
                         net (fo=1, routed)           0.000     1.915    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntD[7]
    SLICE_X31Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.695     1.121    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.843     1.993    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X31Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X31Y99         FDCE (Hold_fdce_C_D)         0.092     1.840    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.010%)  route 0.274ns (65.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.640     0.879    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.565     1.470    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X35Y100        FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     1.611 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[22]/Q
                         net (fo=3, routed)           0.274     1.884    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/in32[21]
    SLICE_X38Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.695     1.121    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.841     1.991    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X38Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[22]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X38Y98         FDCE (Hold_fdce_C_D)         0.063     1.809    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.945%)  route 0.257ns (61.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.640     0.879    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.563     1.468    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X38Y100        FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.632 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[23]/Q
                         net (fo=3, routed)           0.257     1.889    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/in32[22]
    SLICE_X38Y95         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.695     1.121    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.840     1.990    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X38Y95         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[23]/C
                         clock pessimism             -0.245     1.745    
    SLICE_X38Y95         FDCE (Hold_fdce_C_D)         0.052     1.797    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.310%)  route 0.275ns (59.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.640     0.879    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.571     1.476    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X37Y98         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[9]/Q
                         net (fo=4, routed)           0.275     1.892    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/p_0_in[8]
    SLICE_X36Y102        LUT6 (Prop_lut6_I2_O)        0.045     1.937 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.937    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[8]_i_1_n_0
    SLICE_X36Y102        FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.695     1.121    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.836     1.986    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X36Y102        FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[8]/C
                         clock pessimism             -0.245     1.741    
    SLICE_X36Y102        FDRE (Hold_fdre_C_D)         0.092     1.833    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uSyncBusAck/sync2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.209ns (42.025%)  route 0.288ns (57.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.640     0.879    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.565     1.470    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uSyncBusAck/SWCLKTCK
    SLICE_X30Y103        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uSyncBusAck/sync2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y103        FDCE (Prop_fdce_C_Q)         0.164     1.634 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uSyncBusAck/sync2_reg_reg/Q
                         net (fo=36, routed)          0.288     1.922    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/BusackT
    SLICE_X31Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.967 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[5]_i_1/O
                         net (fo=1, routed)           0.000     1.967    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntD[5]
    SLICE_X31Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.695     1.121    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.843     1.993    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X31Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X31Y99         FDCE (Hold_fdce_C_D)         0.091     1.839    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.640     0.879    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.562     1.467    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/SWCLKTCK
    SLICE_X39Y103        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDCE (Prop_fdce_C_Q)         0.141     1.608 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/Q
                         net (fo=2, routed)           0.068     1.676    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/CSYSPWRUPACK
    SLICE_X39Y103        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.695     1.121    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.834     1.984    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/SWCLKTCK
    SLICE_X39Y103        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_reg/C
                         clock pessimism             -0.517     1.467    
    SLICE_X39Y103        FDCE (Hold_fdce_C_D)         0.075     1.542    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.254ns (49.418%)  route 0.260ns (50.582%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.640     0.879    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.565     1.470    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X34Y100        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDCE (Prop_fdce_C_Q)         0.164     1.634 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[11]/Q
                         net (fo=2, routed)           0.106     1.740    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[26]_0[11]
    SLICE_X37Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.785 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[26]_i_2/O
                         net (fo=1, routed)           0.154     1.939    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[26]_i_2_n_0
    SLICE_X37Y99         LUT5 (Prop_lut5_I1_O)        0.045     1.984 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[26]_i_1/O
                         net (fo=1, routed)           0.000     1.984    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdrD[26]
    SLICE_X37Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.695     1.121    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.842     1.992    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X37Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[26]/C
                         clock pessimism             -0.245     1.747    
    SLICE_X37Y99         FDCE (Hold_fdce_C_D)         0.091     1.838    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.894%)  route 0.347ns (71.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.640     0.879    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.563     1.468    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X41Y102        FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.141     1.609 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[25]/Q
                         net (fo=3, routed)           0.347     1.956    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/in32[24]
    SLICE_X38Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.695     1.121    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.841     1.991    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X38Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[25]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X38Y98         FDCE (Hold_fdce_C_D)         0.060     1.806    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SWCLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { DAPLink_tri_o[15] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18  DAPLink_tri_o_IBUF_BUFG[15]_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X46Y109   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X46Y109   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X37Y105   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X37Y104   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X38Y104   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X39Y103   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X40Y105   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APabort_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X36Y101   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X36Y101   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[5]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         25.000      24.500     SLICE_X46Y106   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X47Y112   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X47Y112   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X47Y112   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X44Y115   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X45Y115   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X44Y115   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X45Y115   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X44Y115   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X45Y115   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X37Y105   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X37Y104   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X38Y101   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X38Y101   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X38Y101   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X38Y101   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X38Y101   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X38Y101   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X38Y101   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X38Y101   m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  slow_out_clk
  To Clock:  slow_out_clk

Setup :            0  Failing Endpoints,  Worst Slack       87.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.850ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.652ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_uart_txd
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (slow_out_clk rise@100.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        11.323ns  (logic 5.162ns (45.591%)  route 6.161ns (54.409%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.500ns
  Output Delay:           0.500ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.983 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=11, routed)          2.926     4.908    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[34]
    SLICE_X31Y121        LUT2 (Prop_lut2_I1_O)        0.124     5.032 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/uart_txd_arty_INST_0/O
                         net (fo=1, routed)           3.235     8.267    usb_uart_txd_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    11.823 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000    11.823    usb_uart_txd
    D4                                                                r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.025    99.975    
                         output delay                -0.500    99.475    
  -------------------------------------------------------------------
                         required time                         99.475    
                         arrival time                         -11.823    
  -------------------------------------------------------------------
                         slack                                 87.652    

Slack (MET) :             89.573ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAPLink_tri_o[11]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (slow_out_clk rise@100.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        9.402ns  (logic 5.134ns (54.604%)  route 4.268ns (45.396%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.500ns
  Output Delay:           0.500ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.983 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=11, routed)          2.592     4.575    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[34]
    SLICE_X3Y119         LUT2 (Prop_lut2_I0_O)        0.124     4.699 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[37]_INST_0/O
                         net (fo=1, routed)           1.676     6.375    DAPLink_tri_o_IBUF__0[11]
    H14                  OBUF (Prop_obuf_I_O)         3.527     9.902 r  DAPLink_tri_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.902    DAPLink_tri_o[11]
    H14                                                               r  DAPLink_tri_o[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.025    99.975    
                         output delay                -0.500    99.475    
  -------------------------------------------------------------------
                         required time                         99.475    
                         arrival time                          -9.902    
  -------------------------------------------------------------------
                         slack                                 89.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.850ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAPLink_tri_o[11]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 1.524ns (52.998%)  route 1.351ns (47.002%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.500ns
  Output Delay:           0.500ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.751 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=11, routed)          1.026     1.776    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[34]
    SLICE_X3Y119         LUT2 (Prop_lut2_I0_O)        0.045     1.821 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[37]_INST_0/O
                         net (fo=1, routed)           0.325     2.147    DAPLink_tri_o_IBUF__0[11]
    H14                  OBUF (Prop_obuf_I_O)         1.228     3.375 r  DAPLink_tri_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.375    DAPLink_tri_o[11]
    H14                                                               r  DAPLink_tri_o[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.500    -0.475    
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  3.850    

Slack (MET) :             4.848ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_uart_txd
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 1.552ns (40.060%)  route 2.322ns (59.940%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.500ns
  Output Delay:           0.500ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.751 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=11, routed)          1.239     1.989    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[34]
    SLICE_X31Y121        LUT2 (Prop_lut2_I1_O)        0.045     2.034 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/uart_txd_arty_INST_0/O
                         net (fo=1, routed)           1.083     3.117    usb_uart_txd_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.373 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     4.373    usb_uart_txd
    D4                                                                r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.500    -0.475    
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           4.373    
  -------------------------------------------------------------------
                         slack                                  4.848    






---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_m3_for_arty_a7_clk_wiz_0_0
  To Clock:  clkfbout_m3_for_arty_a7_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_m3_for_arty_a7_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.278ns  (logic 8.536ns (44.279%)  route 10.742ns (55.721%))
  Logic Levels:           16  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 18.496 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.714    -0.826    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X72Y58         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[4]/Q
                         net (fo=23, routed)          1.098     0.728    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/mul_res_ex__0[4]
    SLICE_X79Y61         LUT4 (Prop_lut4_I0_O)        0.124     0.852 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/mul_res_ex__0_i_15/O
                         net (fo=2, routed)           0.553     1.405    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/A[4]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036     5.441 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mul_res_ex__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.443    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mul_res_ex__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518     6.961 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mul_res_ex__1/P[8]
                         net (fo=2, routed)           1.069     8.030    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mul_res_ex__1_n_97
    SLICE_X78Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.154 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mcyc_temp_low_ex[27]_i_17/O
                         net (fo=1, routed)           0.000     8.154    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mcyc_temp_low_ex[27]_i_17_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.687 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mcyc_temp_low_ex_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.687    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mcyc_temp_low_ex_reg[27]_i_4_n_0
    SLICE_X78Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.010 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mcyc_temp_low_ex_reg[31]_i_7/O[1]
                         net (fo=4, routed)           0.677     9.687    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/O[1]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.306     9.993 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/flags_ex[3]_i_51/O
                         net (fo=1, routed)           0.403    10.396    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mul_res_ex__1_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    10.520 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/flags_ex[3]_i_19/O
                         net (fo=1, routed)           1.371    11.892    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/flags_ex[3]_i_19_n_0
    SLICE_X57Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.016 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/flags_ex[3]_i_7/O
                         net (fo=1, routed)           0.526    12.542    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_mul_flag_res_ex[0]
    SLICE_X56Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.666 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_3/O
                         net (fo=2, routed)           0.820    13.485    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/p_4_out[0]
    SLICE_X55Y58         LUT6 (Prop_lut6_I2_O)        0.124    13.609 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.696    14.305    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X55Y66         LUT5 (Prop_lut5_I4_O)        0.124    14.429 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_9/O
                         net (fo=6, routed)           0.667    15.096    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_reg_1
    SLICE_X52Y62         LUT2 (Prop_lut2_I1_O)        0.124    15.220 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_3/O
                         net (fo=5, routed)           0.611    15.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_reg_2
    SLICE_X48Y63         LUT6 (Prop_lut6_I4_O)        0.124    15.955 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_sel_de[5]_i_2/O
                         net (fo=7, routed)           0.763    16.718    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X40Y62         LUT4 (Prop_lut4_I0_O)        0.124    16.842 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_8/O
                         net (fo=32, routed)          0.958    17.801    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe1__0
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.124    17.925 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[14]_i_1/O
                         net (fo=1, routed)           0.527    18.452    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe[14]
    SLICE_X39Y60         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.516    18.496    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X39Y60         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[14]/C
                         clock pessimism              0.487    18.983    
                         clock uncertainty           -0.173    18.811    
    SLICE_X39Y60         FDCE (Setup_fdce_C_D)       -0.081    18.730    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[14]
  -------------------------------------------------------------------
                         required time                         18.730    
                         arrival time                         -18.452    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.278ns  (logic 8.536ns (44.277%)  route 10.742ns (55.723%))
  Logic Levels:           16  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.714    -0.826    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X72Y58         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[4]/Q
                         net (fo=23, routed)          1.098     0.728    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/mul_res_ex__0[4]
    SLICE_X79Y61         LUT4 (Prop_lut4_I0_O)        0.124     0.852 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/mul_res_ex__0_i_15/O
                         net (fo=2, routed)           0.553     1.405    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/A[4]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036     5.441 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mul_res_ex__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.443    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mul_res_ex__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518     6.961 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mul_res_ex__1/P[8]
                         net (fo=2, routed)           1.069     8.030    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mul_res_ex__1_n_97
    SLICE_X78Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.154 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mcyc_temp_low_ex[27]_i_17/O
                         net (fo=1, routed)           0.000     8.154    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mcyc_temp_low_ex[27]_i_17_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.687 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mcyc_temp_low_ex_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.687    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mcyc_temp_low_ex_reg[27]_i_4_n_0
    SLICE_X78Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.010 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mcyc_temp_low_ex_reg[31]_i_7/O[1]
                         net (fo=4, routed)           0.677     9.687    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/O[1]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.306     9.993 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/flags_ex[3]_i_51/O
                         net (fo=1, routed)           0.403    10.396    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mul_res_ex__1_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    10.520 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/flags_ex[3]_i_19/O
                         net (fo=1, routed)           1.371    11.892    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/flags_ex[3]_i_19_n_0
    SLICE_X57Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.016 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/flags_ex[3]_i_7/O
                         net (fo=1, routed)           0.526    12.542    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_mul_flag_res_ex[0]
    SLICE_X56Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.666 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_3/O
                         net (fo=2, routed)           0.820    13.485    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/p_4_out[0]
    SLICE_X55Y58         LUT6 (Prop_lut6_I2_O)        0.124    13.609 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.696    14.305    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X55Y66         LUT5 (Prop_lut5_I4_O)        0.124    14.429 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_9/O
                         net (fo=6, routed)           0.667    15.096    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_reg_1
    SLICE_X52Y62         LUT2 (Prop_lut2_I1_O)        0.124    15.220 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_3/O
                         net (fo=5, routed)           0.611    15.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_reg_2
    SLICE_X48Y63         LUT6 (Prop_lut6_I4_O)        0.124    15.955 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_sel_de[5]_i_2/O
                         net (fo=7, routed)           0.763    16.718    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X40Y62         LUT4 (Prop_lut4_I0_O)        0.124    16.842 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_8/O
                         net (fo=32, routed)          0.966    17.809    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe1__0
    SLICE_X34Y59         LUT6 (Prop_lut6_I5_O)        0.124    17.933 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[7]_i_1/O
                         net (fo=1, routed)           0.520    18.453    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe[7]
    SLICE_X35Y58         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.518    18.498    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X35Y58         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[7]/C
                         clock pessimism              0.487    18.985    
                         clock uncertainty           -0.173    18.813    
    SLICE_X35Y58         FDCE (Setup_fdce_C_D)       -0.067    18.746    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[7]
  -------------------------------------------------------------------
                         required time                         18.746    
                         arrival time                         -18.453    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_ex_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.375ns  (logic 4.335ns (22.375%)  route 15.040ns (77.625%))
  Logic Levels:           25  (CARRY4=6 LUT2=1 LUT3=1 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.605    -0.935    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X53Y74         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDCE (Prop_fdce_C_Q)         0.419    -0.516 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/Q
                         net (fo=1, routed)           0.637     0.121    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex
    SLICE_X52Y74         LUT2 (Prop_lut2_I1_O)        0.299     0.420 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd[1]_i_5/O
                         net (fo=1, routed)           0.000     0.420    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd[1]_i_5_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.952 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.961    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd_reg[1]_i_1_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.075 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_reg_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_reg_addr_reg[7]_i_2_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.189 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_reg_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.189    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_reg_addr_reg[11]_i_3_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.303 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/mm_bf_far_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.303    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/mm_bf_far_reg[15]_i_4_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.417 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/mm_bf_far_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.417    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/mm_bf_far_reg[19]_i_2_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.639 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/mm_bf_far_reg[23]_i_4/O[0]
                         net (fo=19, routed)          0.765     2.404    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dpu_ahb_haddrd[15]
    SLICE_X50Y86         LUT3 (Prop_lut3_I2_O)        0.299     2.703 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/fpb_matched_protd[3]_i_71/O
                         net (fo=16, routed)          1.270     3.973    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/ahb_haddrd[20]
    SLICE_X49Y96         LUT5 (Prop_lut5_I4_O)        0.124     4.097 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/i_/hreadyoutd_err_i_346/O
                         net (fo=1, routed)           0.722     4.820    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/i_/hreadyoutd_err_i_346_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I2_O)        0.124     4.944 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/i_/hreadyoutd_err_i_143/O
                         net (fo=2, routed)           0.928     5.872    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/sr_sel[0]
    SLICE_X51Y98         LUT6 (Prop_lut6_I4_O)        0.124     5.996 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/i_/hreadyoutd_err_i_46/O
                         net (fo=1, routed)           0.925     6.921    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/i_/hreadyoutd_err_i_46_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I2_O)        0.124     7.045 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/i_/hreadyoutd_err_i_19/O
                         net (fo=1, routed)           1.207     8.253    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/region_size_reg[2]_1
    SLICE_X52Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.377 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/hreadyoutd_err_i_8/O
                         net (fo=7, routed)           0.538     8.914    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dside_hit
    SLICE_X52Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.038 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/fpb_matched_protd[2]_i_2/O
                         net (fo=1, routed)           0.647     9.685    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/attr_reg_enable_reg
    SLICE_X52Y83         LUT6 (Prop_lut6_I0_O)        0.124     9.809 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/fpb_matched_protd[2]_i_1/O
                         net (fo=3, routed)           0.553    10.362    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/mpu_mtx_ahb_hprotd[0]
    SLICE_X51Y82         LUT5 (Prop_lut5_I0_O)        0.124    10.486 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/str_stat_ex[2]_i_3/O
                         net (fo=11, routed)          0.808    11.294    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X49Y69         LUT6 (Prop_lut6_I2_O)        0.124    11.418 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_17/O
                         net (fo=4, routed)           0.753    12.171    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_reg
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124    12.295 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_alu_ctl_ex[16]_i_6/O
                         net (fo=1, routed)           0.712    13.007    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_alu_ctl_ex[16]_i_6_n_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I2_O)        0.124    13.131 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_alu_ctl_ex[16]_i_4/O
                         net (fo=1, routed)           0.450    13.581    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/fault_divby0_ex_reg_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I2_O)        0.124    13.705 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_alu_ctl_ex[16]_i_2/O
                         net (fo=7, routed)           0.842    14.547    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_atbase_ex_reg
    SLICE_X56Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.671 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/ialu_mcyc_state_ex[1]_i_19/O
                         net (fo=2, routed)           0.974    15.645    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/ialu_mcyc_state_ex[1]_i_19_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I1_O)        0.124    15.769 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/ialu_mcyc_state_ex[0]_i_5/O
                         net (fo=3, routed)           0.569    16.338    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/int_invoke_reg_rep__1_2
    SLICE_X64Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.462 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex[0]_i_4/O
                         net (fo=1, routed)           0.643    17.105    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex[0]_i_4_n_0
    SLICE_X65Y63         LUT6 (Prop_lut6_I5_O)        0.124    17.229 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex[0]_i_1/O
                         net (fo=6, routed)           0.589    17.819    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/nxt_mcyc_state_ex[0]
    SLICE_X67Y62         LUT5 (Prop_lut5_I2_O)        0.124    17.943 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_ex[5]_i_2/O
                         net (fo=2, routed)           0.497    18.440    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/nxt_mul_input_sel_ex[2]
    SLICE_X68Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_ex_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.508    18.488    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X68Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_ex_reg[5]/C
                         clock pessimism              0.559    19.047    
                         clock uncertainty           -0.173    18.875    
    SLICE_X68Y62         FDCE (Setup_fdce_C_D)       -0.067    18.808    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_ex_reg[5]
  -------------------------------------------------------------------
                         required time                         18.808    
                         arrival time                         -18.440    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_ex_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.410ns  (logic 4.335ns (22.334%)  route 15.075ns (77.666%))
  Logic Levels:           25  (CARRY4=6 LUT2=1 LUT3=1 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.605    -0.935    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X53Y74         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDCE (Prop_fdce_C_Q)         0.419    -0.516 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/Q
                         net (fo=1, routed)           0.637     0.121    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex
    SLICE_X52Y74         LUT2 (Prop_lut2_I1_O)        0.299     0.420 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd[1]_i_5/O
                         net (fo=1, routed)           0.000     0.420    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd[1]_i_5_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.952 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.961    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd_reg[1]_i_1_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.075 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_reg_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_reg_addr_reg[7]_i_2_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.189 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_reg_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.189    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_reg_addr_reg[11]_i_3_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.303 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/mm_bf_far_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.303    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/mm_bf_far_reg[15]_i_4_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.417 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/mm_bf_far_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.417    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/mm_bf_far_reg[19]_i_2_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.639 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/mm_bf_far_reg[23]_i_4/O[0]
                         net (fo=19, routed)          0.765     2.404    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dpu_ahb_haddrd[15]
    SLICE_X50Y86         LUT3 (Prop_lut3_I2_O)        0.299     2.703 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/fpb_matched_protd[3]_i_71/O
                         net (fo=16, routed)          1.270     3.973    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/ahb_haddrd[20]
    SLICE_X49Y96         LUT5 (Prop_lut5_I4_O)        0.124     4.097 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/i_/hreadyoutd_err_i_346/O
                         net (fo=1, routed)           0.722     4.820    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/i_/hreadyoutd_err_i_346_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I2_O)        0.124     4.944 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/i_/hreadyoutd_err_i_143/O
                         net (fo=2, routed)           0.928     5.872    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/sr_sel[0]
    SLICE_X51Y98         LUT6 (Prop_lut6_I4_O)        0.124     5.996 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/i_/hreadyoutd_err_i_46/O
                         net (fo=1, routed)           0.925     6.921    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/i_/hreadyoutd_err_i_46_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I2_O)        0.124     7.045 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/i_/hreadyoutd_err_i_19/O
                         net (fo=1, routed)           1.207     8.253    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/region_size_reg[2]_1
    SLICE_X52Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.377 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/hreadyoutd_err_i_8/O
                         net (fo=7, routed)           0.538     8.914    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dside_hit
    SLICE_X52Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.038 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/fpb_matched_protd[2]_i_2/O
                         net (fo=1, routed)           0.647     9.685    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/attr_reg_enable_reg
    SLICE_X52Y83         LUT6 (Prop_lut6_I0_O)        0.124     9.809 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/fpb_matched_protd[2]_i_1/O
                         net (fo=3, routed)           0.553    10.362    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/mpu_mtx_ahb_hprotd[0]
    SLICE_X51Y82         LUT5 (Prop_lut5_I0_O)        0.124    10.486 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/str_stat_ex[2]_i_3/O
                         net (fo=11, routed)          0.808    11.294    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X49Y69         LUT6 (Prop_lut6_I2_O)        0.124    11.418 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_17/O
                         net (fo=4, routed)           0.753    12.171    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_reg
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124    12.295 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_alu_ctl_ex[16]_i_6/O
                         net (fo=1, routed)           0.712    13.007    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_alu_ctl_ex[16]_i_6_n_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I2_O)        0.124    13.131 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_alu_ctl_ex[16]_i_4/O
                         net (fo=1, routed)           0.450    13.581    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/fault_divby0_ex_reg_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I2_O)        0.124    13.705 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_alu_ctl_ex[16]_i_2/O
                         net (fo=7, routed)           0.842    14.547    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_atbase_ex_reg
    SLICE_X56Y63         LUT6 (Prop_lut6_I4_O)        0.124    14.671 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/ialu_mcyc_state_ex[1]_i_19/O
                         net (fo=2, routed)           0.974    15.645    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/ialu_mcyc_state_ex[1]_i_19_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I1_O)        0.124    15.769 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/ialu_mcyc_state_ex[0]_i_5/O
                         net (fo=3, routed)           0.569    16.338    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/int_invoke_reg_rep__1_2
    SLICE_X64Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.462 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex[0]_i_4/O
                         net (fo=1, routed)           0.643    17.105    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex[0]_i_4_n_0
    SLICE_X65Y63         LUT6 (Prop_lut6_I5_O)        0.124    17.229 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex[0]_i_1/O
                         net (fo=6, routed)           0.589    17.819    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/nxt_mcyc_state_ex[0]
    SLICE_X67Y62         LUT5 (Prop_lut5_I2_O)        0.124    17.943 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_ex[5]_i_2/O
                         net (fo=2, routed)           0.532    18.475    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/nxt_mul_input_sel_ex[2]
    SLICE_X66Y60         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_ex_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.510    18.490    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X66Y60         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_ex_reg[2]/C
                         clock pessimism              0.559    19.049    
                         clock uncertainty           -0.173    18.877    
    SLICE_X66Y60         FDCE (Setup_fdce_C_D)       -0.028    18.849    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_ex_reg[2]
  -------------------------------------------------------------------
                         required time                         18.849    
                         arrival time                         -18.475    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.364ns  (logic 5.842ns (30.170%)  route 13.522ns (69.830%))
  Logic Levels:           32  (CARRY4=14 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.605    -0.935    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X53Y74         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDCE (Prop_fdce_C_Q)         0.419    -0.516 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/Q
                         net (fo=1, routed)           0.637     0.121    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex
    SLICE_X52Y74         LUT2 (Prop_lut2_I1_O)        0.299     0.420 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd[1]_i_5/O
                         net (fo=1, routed)           0.000     0.420    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd[1]_i_5_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.952 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.961    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd_reg[1]_i_1_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.075 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_reg_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_reg_addr_reg[7]_i_2_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.189 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_reg_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.189    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_reg_addr_reg[11]_i_3_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.303 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/mm_bf_far_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.303    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/mm_bf_far_reg[15]_i_4_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.417 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/mm_bf_far_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.417    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/mm_bf_far_reg[19]_i_2_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.639 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/mm_bf_far_reg[23]_i_4/O[0]
                         net (fo=19, routed)          0.765     2.404    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dpu_ahb_haddrd[15]
    SLICE_X50Y86         LUT3 (Prop_lut3_I2_O)        0.299     2.703 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/fpb_matched_protd[3]_i_71/O
                         net (fo=16, routed)          1.270     3.973    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/ahb_haddrd[20]
    SLICE_X49Y96         LUT5 (Prop_lut5_I4_O)        0.124     4.097 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/i_/hreadyoutd_err_i_346/O
                         net (fo=1, routed)           0.722     4.820    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/i_/hreadyoutd_err_i_346_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I2_O)        0.124     4.944 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/i_/hreadyoutd_err_i_143/O
                         net (fo=2, routed)           0.928     5.872    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/sr_sel[0]
    SLICE_X51Y98         LUT6 (Prop_lut6_I4_O)        0.124     5.996 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/i_/hreadyoutd_err_i_46/O
                         net (fo=1, routed)           0.925     6.921    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/i_/hreadyoutd_err_i_46_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I2_O)        0.124     7.045 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/i_/hreadyoutd_err_i_19/O
                         net (fo=1, routed)           1.207     8.253    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/region_size_reg[2]_1
    SLICE_X52Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.377 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/hreadyoutd_err_i_8/O
                         net (fo=7, routed)           0.535     8.911    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dside_hit
    SLICE_X52Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.035 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/fpb_matched_protd[3]_i_6/O
                         net (fo=2, routed)           0.668     9.703    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/check_aligned_reg
    SLICE_X53Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.827 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/fpb_matched_protd[3]_i_1/O
                         net (fo=2, routed)           0.995    10.822    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_mtx_ahb_hprotd[1]
    SLICE_X49Y70         LUT6 (Prop_lut6_I4_O)        0.124    10.946 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/poss_str_fwd_ex_i_7/O
                         net (fo=1, routed)           0.448    11.394    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/lsu_st_imm_nonbuf_ex
    SLICE_X45Y68         LUT6 (Prop_lut6_I5_O)        0.124    11.518 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poss_str_fwd_ex_i_3/O
                         net (fo=9, routed)           0.479    11.997    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_pline_valid_de
    SLICE_X45Y69         LUT6 (Prop_lut6_I1_O)        0.124    12.121 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9/O
                         net (fo=2, routed)           0.767    12.887    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I2_O)        0.124    13.011 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_4/O
                         net (fo=3, routed)           0.622    13.633    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lsu_stall_ex
    SLICE_X50Y67         LUT6 (Prop_lut6_I3_O)        0.124    13.757 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_pc_ctl1_ex[1]_i_4/O
                         net (fo=1, routed)           0.292    14.049    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/int_invoke_reg_rep__0_2
    SLICE_X51Y65         LUT6 (Prop_lut6_I1_O)        0.124    14.173 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=147, routed)         0.853    15.026    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/dbg_halt_req_reg_reg[0]
    SLICE_X51Y61         LUT6 (Prop_lut6_I0_O)        0.124    15.150 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_itfold_ex_i_1/O
                         net (fo=16, routed)          0.697    15.846    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_itfold_ex_reg
    SLICE_X57Y60         LUT4 (Prop_lut4_I3_O)        0.124    15.970 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_fwd_ex[4]_i_8/O
                         net (fo=1, routed)           0.000    15.970    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[2]_0[1]
    SLICE_X57Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.520 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.520    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[4]_i_3_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.634 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.634    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[8]_i_3_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.748 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.748    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[12]_i_3_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.862 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.862    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[16]_i_3_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.976 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.976    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[20]_i_3_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.090 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.090    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[24]_i_3_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.204 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.204    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[28]_i_3_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.426 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.704    18.130    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/p_0_in1_out[28]
    SLICE_X61Y66         LUT3 (Prop_lut3_I2_O)        0.299    18.429 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/rf_pc_fwd_ex[29]_i_1/O
                         net (fo=1, routed)           0.000    18.429    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/D[28]
    SLICE_X61Y66         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.502    18.482    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X61Y66         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[29]/C
                         clock pessimism              0.559    19.041    
                         clock uncertainty           -0.173    18.869    
    SLICE_X61Y66         FDRE (Setup_fdre_C_D)        0.029    18.898    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[29]
  -------------------------------------------------------------------
                         required time                         18.898    
                         arrival time                         -18.429    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.137ns  (logic 4.407ns (23.028%)  route 14.730ns (76.972%))
  Logic Levels:           24  (CARRY4=6 LUT2=3 LUT3=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 18.572 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.605    -0.935    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X53Y74         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDCE (Prop_fdce_C_Q)         0.419    -0.516 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/Q
                         net (fo=1, routed)           0.637     0.121    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex
    SLICE_X52Y74         LUT2 (Prop_lut2_I1_O)        0.299     0.420 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd[1]_i_5/O
                         net (fo=1, routed)           0.000     0.420    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd[1]_i_5_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.952 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.961    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd_reg[1]_i_1_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.075 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_reg_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_reg_addr_reg[7]_i_2_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.189 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_reg_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.189    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_reg_addr_reg[11]_i_3_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.303 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/mm_bf_far_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.303    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/mm_bf_far_reg[15]_i_4_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.417 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/mm_bf_far_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.417    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/mm_bf_far_reg[19]_i_2_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.639 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/mm_bf_far_reg[23]_i_4/O[0]
                         net (fo=19, routed)          0.765     2.404    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dpu_ahb_haddrd[15]
    SLICE_X50Y86         LUT3 (Prop_lut3_I2_O)        0.299     2.703 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/fpb_matched_protd[3]_i_71/O
                         net (fo=16, routed)          1.270     3.973    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/ahb_haddrd[20]
    SLICE_X49Y96         LUT5 (Prop_lut5_I4_O)        0.124     4.097 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/i_/hreadyoutd_err_i_346/O
                         net (fo=1, routed)           0.722     4.820    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/i_/hreadyoutd_err_i_346_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I2_O)        0.124     4.944 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/i_/hreadyoutd_err_i_143/O
                         net (fo=2, routed)           0.928     5.872    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/sr_sel[0]
    SLICE_X51Y98         LUT6 (Prop_lut6_I4_O)        0.124     5.996 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/i_/hreadyoutd_err_i_46/O
                         net (fo=1, routed)           0.925     6.921    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/i_/hreadyoutd_err_i_46_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I2_O)        0.124     7.045 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/i_/hreadyoutd_err_i_19/O
                         net (fo=1, routed)           1.207     8.253    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/region_size_reg[2]_1
    SLICE_X52Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.377 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/hreadyoutd_err_i_8/O
                         net (fo=7, routed)           0.535     8.911    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dside_hit
    SLICE_X52Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.035 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/fpb_matched_protd[3]_i_6/O
                         net (fo=2, routed)           0.668     9.703    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/check_aligned_reg
    SLICE_X53Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.827 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/fpb_matched_protd[3]_i_1/O
                         net (fo=2, routed)           0.995    10.822    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_mtx_ahb_hprotd[1]
    SLICE_X49Y70         LUT6 (Prop_lut6_I4_O)        0.124    10.946 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/poss_str_fwd_ex_i_7/O
                         net (fo=1, routed)           0.448    11.394    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/lsu_st_imm_nonbuf_ex
    SLICE_X45Y68         LUT6 (Prop_lut6_I5_O)        0.124    11.518 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poss_str_fwd_ex_i_3/O
                         net (fo=9, routed)           0.479    11.997    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_pline_valid_de
    SLICE_X45Y69         LUT6 (Prop_lut6_I1_O)        0.124    12.121 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9/O
                         net (fo=2, routed)           0.767    12.887    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I2_O)        0.124    13.011 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_4/O
                         net (fo=3, routed)           0.622    13.633    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lsu_stall_ex
    SLICE_X50Y67         LUT6 (Prop_lut6_I3_O)        0.124    13.757 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_pc_ctl1_ex[1]_i_4/O
                         net (fo=1, routed)           0.292    14.049    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/int_invoke_reg_rep__0_2
    SLICE_X51Y65         LUT6 (Prop_lut6_I1_O)        0.124    14.173 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=147, routed)         1.089    15.262    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/dbg_halt_req_reg_reg[0]
    SLICE_X55Y62         LUT2 (Prop_lut2_I1_O)        0.118    15.380 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_barrier_ex[1]_i_7/O
                         net (fo=16, routed)          0.556    15.936    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/flags_ex_reg[3]
    SLICE_X56Y61         LUT3 (Prop_lut3_I2_O)        0.326    16.262 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_rd_a_data_ex[31]_i_7/O
                         net (fo=2, routed)           0.722    16.985    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_rd_b_data_ex_reg[31]_0
    SLICE_X62Y60         LUT2 (Prop_lut2_I1_O)        0.124    17.109 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_rd_b_data_ex[31]_i_1/O
                         net (fo=32, routed)          1.094    18.203    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/instr_de_reg[14][0]
    SLICE_X75Y63         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.592    18.572    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X75Y63         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[8]/C
                         clock pessimism              0.559    19.131    
                         clock uncertainty           -0.173    18.959    
    SLICE_X75Y63         FDCE (Setup_fdce_C_CE)      -0.205    18.754    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[8]
  -------------------------------------------------------------------
                         required time                         18.754    
                         arrival time                         -18.203    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.262ns  (logic 5.862ns (30.433%)  route 13.400ns (69.567%))
  Logic Levels:           32  (CARRY4=14 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.605    -0.935    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X53Y74         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDCE (Prop_fdce_C_Q)         0.419    -0.516 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/Q
                         net (fo=1, routed)           0.637     0.121    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex
    SLICE_X52Y74         LUT2 (Prop_lut2_I1_O)        0.299     0.420 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd[1]_i_5/O
                         net (fo=1, routed)           0.000     0.420    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd[1]_i_5_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.952 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.961    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd_reg[1]_i_1_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.075 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_reg_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_reg_addr_reg[7]_i_2_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.189 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_reg_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.189    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_reg_addr_reg[11]_i_3_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.303 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/mm_bf_far_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.303    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/mm_bf_far_reg[15]_i_4_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.417 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/mm_bf_far_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.417    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/mm_bf_far_reg[19]_i_2_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.639 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/mm_bf_far_reg[23]_i_4/O[0]
                         net (fo=19, routed)          0.765     2.404    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dpu_ahb_haddrd[15]
    SLICE_X50Y86         LUT3 (Prop_lut3_I2_O)        0.299     2.703 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/fpb_matched_protd[3]_i_71/O
                         net (fo=16, routed)          1.270     3.973    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/ahb_haddrd[20]
    SLICE_X49Y96         LUT5 (Prop_lut5_I4_O)        0.124     4.097 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/i_/hreadyoutd_err_i_346/O
                         net (fo=1, routed)           0.722     4.820    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/i_/hreadyoutd_err_i_346_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I2_O)        0.124     4.944 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/i_/hreadyoutd_err_i_143/O
                         net (fo=2, routed)           0.928     5.872    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/sr_sel[0]
    SLICE_X51Y98         LUT6 (Prop_lut6_I4_O)        0.124     5.996 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/i_/hreadyoutd_err_i_46/O
                         net (fo=1, routed)           0.925     6.921    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/i_/hreadyoutd_err_i_46_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I2_O)        0.124     7.045 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_0/u_cm3_mpu_dcomp/i_/hreadyoutd_err_i_19/O
                         net (fo=1, routed)           1.207     8.253    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/region_size_reg[2]_1
    SLICE_X52Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.377 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_5/hreadyoutd_err_i_8/O
                         net (fo=7, routed)           0.535     8.911    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dside_hit
    SLICE_X52Y82         LUT5 (Prop_lut5_I1_O)        0.124     9.035 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/fpb_matched_protd[3]_i_6/O
                         net (fo=2, routed)           0.668     9.703    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/check_aligned_reg
    SLICE_X53Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.827 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/fpb_matched_protd[3]_i_1/O
                         net (fo=2, routed)           0.995    10.822    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_mtx_ahb_hprotd[1]
    SLICE_X49Y70         LUT6 (Prop_lut6_I4_O)        0.124    10.946 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/poss_str_fwd_ex_i_7/O
                         net (fo=1, routed)           0.448    11.394    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/lsu_st_imm_nonbuf_ex
    SLICE_X45Y68         LUT6 (Prop_lut6_I5_O)        0.124    11.518 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poss_str_fwd_ex_i_3/O
                         net (fo=9, routed)           0.479    11.997    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_pline_valid_de
    SLICE_X45Y69         LUT6 (Prop_lut6_I1_O)        0.124    12.121 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9/O
                         net (fo=2, routed)           0.767    12.887    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_9_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I2_O)        0.124    13.011 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_4/O
                         net (fo=3, routed)           0.622    13.633    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lsu_stall_ex
    SLICE_X50Y67         LUT6 (Prop_lut6_I3_O)        0.124    13.757 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_pc_ctl1_ex[1]_i_4/O
                         net (fo=1, routed)           0.292    14.049    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/int_invoke_reg_rep__0_2
    SLICE_X51Y65         LUT6 (Prop_lut6_I1_O)        0.124    14.173 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=147, routed)         0.853    15.026    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/dbg_halt_req_reg_reg[0]
    SLICE_X51Y61         LUT6 (Prop_lut6_I0_O)        0.124    15.150 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_itfold_ex_i_1/O
                         net (fo=16, routed)          0.697    15.846    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_itfold_ex_reg
    SLICE_X57Y60         LUT4 (Prop_lut4_I3_O)        0.124    15.970 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_fwd_ex[4]_i_8/O
                         net (fo=1, routed)           0.000    15.970    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[2]_0[1]
    SLICE_X57Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.520 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.520    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[4]_i_3_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.634 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.634    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[8]_i_3_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.748 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.748    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[12]_i_3_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.862 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.862    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[16]_i_3_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.976 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.976    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[20]_i_3_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.090 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.090    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[24]_i_3_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.204 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.204    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[28]_i_3_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.443 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[31]_i_6/O[2]
                         net (fo=1, routed)           0.582    18.025    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/p_0_in1_out[30]
    SLICE_X61Y66         LUT3 (Prop_lut3_I2_O)        0.302    18.327 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/rf_pc_fwd_ex[31]_i_2/O
                         net (fo=1, routed)           0.000    18.327    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/D[30]
    SLICE_X61Y66         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.502    18.482    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X61Y66         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[31]/C
                         clock pessimism              0.559    19.041    
                         clock uncertainty           -0.173    18.869    
    SLICE_X61Y66         FDRE (Setup_fdre_C_D)        0.031    18.900    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_pc_fwd_ex_reg[31]
  -------------------------------------------------------------------
                         required time                         18.900    
                         arrival time                         -18.327    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_address_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        18.746ns  (logic 9.013ns (48.080%)  route 9.733ns (51.920%))
  Logic Levels:           17  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=2 LUT5=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.714    -0.826    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X72Y58         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[4]/Q
                         net (fo=23, routed)          1.098     0.728    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/mul_res_ex__0[4]
    SLICE_X79Y61         LUT4 (Prop_lut4_I0_O)        0.124     0.852 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/mul_res_ex__0_i_15/O
                         net (fo=2, routed)           0.553     1.405    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/A[4]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036     5.441 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mul_res_ex__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.443    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mul_res_ex__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518     6.961 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mul_res_ex__1/P[8]
                         net (fo=2, routed)           1.069     8.030    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mul_res_ex__1_n_97
    SLICE_X78Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.154 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mcyc_temp_low_ex[27]_i_17/O
                         net (fo=1, routed)           0.000     8.154    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mcyc_temp_low_ex[27]_i_17_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.687 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mcyc_temp_low_ex_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.687    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mcyc_temp_low_ex_reg[27]_i_4_n_0
    SLICE_X78Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.010 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mcyc_temp_low_ex_reg[31]_i_7/O[1]
                         net (fo=4, routed)           0.677     9.687    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/O[1]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.306     9.993 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/flags_ex[3]_i_51/O
                         net (fo=1, routed)           0.403    10.396    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mul_res_ex__1_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    10.520 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/flags_ex[3]_i_19/O
                         net (fo=1, routed)           1.371    11.892    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/flags_ex[3]_i_19_n_0
    SLICE_X57Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.016 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/flags_ex[3]_i_7/O
                         net (fo=1, routed)           0.526    12.542    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_mul_flag_res_ex[0]
    SLICE_X56Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.666 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_3/O
                         net (fo=2, routed)           0.820    13.485    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/p_4_out[0]
    SLICE_X55Y58         LUT6 (Prop_lut6_I2_O)        0.124    13.609 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.696    14.305    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X55Y66         LUT5 (Prop_lut5_I4_O)        0.124    14.429 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_9/O
                         net (fo=6, routed)           0.336    14.765    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_reg_1
    SLICE_X55Y67         LUT5 (Prop_lut5_I3_O)        0.124    14.889 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/fe_address[31]_i_17/O
                         net (fo=1, routed)           0.592    15.481    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/default_fe_address_we069_out__1
    SLICE_X59Y67         LUT6 (Prop_lut6_I5_O)        0.124    15.605 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/fe_address[31]_i_14/O
                         net (fo=1, routed)           0.000    15.605    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/dbg_halted_reg_2
    SLICE_X59Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    15.817 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/fe_address_reg[31]_i_8/O
                         net (fo=2, routed)           0.632    16.449    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/default_fe_address_we__1
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.299    16.748 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_address[31]_i_5/O
                         net (fo=1, routed)           0.000    16.748    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_address[31]_i_5_n_0
    SLICE_X60Y67         MUXF7 (Prop_muxf7_I1_O)      0.214    16.962 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_address_reg[31]_i_1/O
                         net (fo=32, routed)          0.958    17.920    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/int_vect_trk_fe_reg_0[0]
    SLICE_X65Y66         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_address_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.505    18.485    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X65Y66         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_address_reg[6]/C
                         clock pessimism              0.559    19.044    
                         clock uncertainty           -0.173    18.872    
    SLICE_X65Y66         FDCE (Setup_fdce_C_CE)      -0.378    18.494    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_address_reg[6]
  -------------------------------------------------------------------
                         required time                         18.494    
                         arrival time                         -17.920    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_address_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        18.737ns  (logic 9.013ns (48.104%)  route 9.724ns (51.896%))
  Logic Levels:           17  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=2 LUT5=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 18.487 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.714    -0.826    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X72Y58         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[4]/Q
                         net (fo=23, routed)          1.098     0.728    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/mul_res_ex__0[4]
    SLICE_X79Y61         LUT4 (Prop_lut4_I0_O)        0.124     0.852 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/mul_res_ex__0_i_15/O
                         net (fo=2, routed)           0.553     1.405    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/A[4]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036     5.441 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mul_res_ex__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.443    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mul_res_ex__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518     6.961 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mul_res_ex__1/P[8]
                         net (fo=2, routed)           1.069     8.030    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mul_res_ex__1_n_97
    SLICE_X78Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.154 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mcyc_temp_low_ex[27]_i_17/O
                         net (fo=1, routed)           0.000     8.154    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mcyc_temp_low_ex[27]_i_17_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.687 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mcyc_temp_low_ex_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.687    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mcyc_temp_low_ex_reg[27]_i_4_n_0
    SLICE_X78Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.010 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mcyc_temp_low_ex_reg[31]_i_7/O[1]
                         net (fo=4, routed)           0.677     9.687    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/O[1]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.306     9.993 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/flags_ex[3]_i_51/O
                         net (fo=1, routed)           0.403    10.396    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mul_res_ex__1_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    10.520 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/flags_ex[3]_i_19/O
                         net (fo=1, routed)           1.371    11.892    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/flags_ex[3]_i_19_n_0
    SLICE_X57Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.016 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/flags_ex[3]_i_7/O
                         net (fo=1, routed)           0.526    12.542    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_mul_flag_res_ex[0]
    SLICE_X56Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.666 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_3/O
                         net (fo=2, routed)           0.820    13.485    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/p_4_out[0]
    SLICE_X55Y58         LUT6 (Prop_lut6_I2_O)        0.124    13.609 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.696    14.305    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X55Y66         LUT5 (Prop_lut5_I4_O)        0.124    14.429 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_9/O
                         net (fo=6, routed)           0.336    14.765    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_reg_1
    SLICE_X55Y67         LUT5 (Prop_lut5_I3_O)        0.124    14.889 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/fe_address[31]_i_17/O
                         net (fo=1, routed)           0.592    15.481    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/default_fe_address_we069_out__1
    SLICE_X59Y67         LUT6 (Prop_lut6_I5_O)        0.124    15.605 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/fe_address[31]_i_14/O
                         net (fo=1, routed)           0.000    15.605    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/dbg_halted_reg_2
    SLICE_X59Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    15.817 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/fe_address_reg[31]_i_8/O
                         net (fo=2, routed)           0.632    16.449    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/default_fe_address_we__1
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.299    16.748 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_address[31]_i_5/O
                         net (fo=1, routed)           0.000    16.748    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_address[31]_i_5_n_0
    SLICE_X60Y67         MUXF7 (Prop_muxf7_I1_O)      0.214    16.962 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_address_reg[31]_i_1/O
                         net (fo=32, routed)          0.949    17.911    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/int_vect_trk_fe_reg_0[0]
    SLICE_X64Y63         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_address_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.507    18.487    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X64Y63         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_address_reg[4]/C
                         clock pessimism              0.559    19.046    
                         clock uncertainty           -0.173    18.874    
    SLICE_X64Y63         FDCE (Setup_fdce_C_CE)      -0.378    18.496    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_address_reg[4]
  -------------------------------------------------------------------
                         required time                         18.496    
                         arrival time                         -17.911    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_address_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        18.716ns  (logic 9.013ns (48.156%)  route 9.703ns (51.844%))
  Logic Levels:           17  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=2 LUT5=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.714    -0.826    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X72Y58         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_a_data_ex_reg[4]/Q
                         net (fo=23, routed)          1.098     0.728    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/mul_res_ex__0[4]
    SLICE_X79Y61         LUT4 (Prop_lut4_I0_O)        0.124     0.852 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/mul_res_ex__0_i_15/O
                         net (fo=2, routed)           0.553     1.405    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/A[4]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036     5.441 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mul_res_ex__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.443    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mul_res_ex__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518     6.961 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mul_res_ex__1/P[8]
                         net (fo=2, routed)           1.069     8.030    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mul_res_ex__1_n_97
    SLICE_X78Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.154 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mcyc_temp_low_ex[27]_i_17/O
                         net (fo=1, routed)           0.000     8.154    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mcyc_temp_low_ex[27]_i_17_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.687 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mcyc_temp_low_ex_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.687    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mcyc_temp_low_ex_reg[27]_i_4_n_0
    SLICE_X78Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.010 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mcyc_temp_low_ex_reg[31]_i_7/O[1]
                         net (fo=4, routed)           0.677     9.687    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/O[1]
    SLICE_X79Y60         LUT4 (Prop_lut4_I0_O)        0.306     9.993 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/flags_ex[3]_i_51/O
                         net (fo=1, routed)           0.403    10.396    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/mul_res_ex__1_0
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.124    10.520 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/flags_ex[3]_i_19/O
                         net (fo=1, routed)           1.371    11.892    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/flags_ex[3]_i_19_n_0
    SLICE_X57Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.016 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_dp/flags_ex[3]_i_7/O
                         net (fo=1, routed)           0.526    12.542    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_mul_flag_res_ex[0]
    SLICE_X56Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.666 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_3/O
                         net (fo=2, routed)           0.820    13.485    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/p_4_out[0]
    SLICE_X55Y58         LUT6 (Prop_lut6_I2_O)        0.124    13.609 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.696    14.305    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X55Y66         LUT5 (Prop_lut5_I4_O)        0.124    14.429 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_9/O
                         net (fo=6, routed)           0.336    14.765    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_reg_1
    SLICE_X55Y67         LUT5 (Prop_lut5_I3_O)        0.124    14.889 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/fe_address[31]_i_17/O
                         net (fo=1, routed)           0.592    15.481    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/default_fe_address_we069_out__1
    SLICE_X59Y67         LUT6 (Prop_lut6_I5_O)        0.124    15.605 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/fe_address[31]_i_14/O
                         net (fo=1, routed)           0.000    15.605    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/dbg_halted_reg_2
    SLICE_X59Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    15.817 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/fe_address_reg[31]_i_8/O
                         net (fo=2, routed)           0.632    16.449    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/default_fe_address_we__1
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.299    16.748 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_address[31]_i_5/O
                         net (fo=1, routed)           0.000    16.748    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_address[31]_i_5_n_0
    SLICE_X60Y67         MUXF7 (Prop_muxf7_I1_O)      0.214    16.962 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_address_reg[31]_i_1/O
                         net (fo=32, routed)          0.928    17.890    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/int_vect_trk_fe_reg_0[0]
    SLICE_X67Y67         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_address_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.504    18.484    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X67Y67         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_address_reg[15]/C
                         clock pessimism              0.559    19.043    
                         clock uncertainty           -0.173    18.871    
    SLICE_X67Y67         FDCE (Setup_fdce_C_CE)      -0.378    18.493    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_address_reg[15]
  -------------------------------------------------------------------
                         required time                         18.493    
                         arrival time                         -17.890    
  -------------------------------------------------------------------
                         slack                                  0.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_sync/u_tpiu_baud/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_sync/u_tpiu_baud/data_sync2_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.116%)  route 0.229ns (61.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.562    -0.602    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_sync/u_tpiu_baud/HCLK
    SLICE_X67Y105        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_sync/u_tpiu_baud/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_sync/u_tpiu_baud/data_sync1_reg/Q
                         net (fo=1, routed)           0.229    -0.232    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_sync/u_tpiu_baud/data_sync1_reg_n_0
    SLICE_X67Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_sync/u_tpiu_baud/data_sync2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.841    -0.832    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_sync/u_tpiu_baud/HCLK
    SLICE_X67Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_sync/u_tpiu_baud/data_sync2_reg/C
                         clock pessimism              0.509    -0.323    
    SLICE_X67Y99         FDCE (Hold_fdce_C_D)         0.070    -0.253    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_atb_sync/u_tpiu_baud/data_sync2_reg
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/dtc_i_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/dtc_i_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.451%)  route 0.174ns (51.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.548    -0.616    m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X54Y122        FDRE                                         r  m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/dtc_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/dtc_i_reg/Q
                         net (fo=2, routed)           0.174    -0.278    m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/dtc_i
    SLICE_X50Y123        FDRE                                         r  m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/dtc_i_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.814    -0.859    m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X50Y123        FDRE                                         r  m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/dtc_i_d1_reg/C
                         clock pessimism              0.504    -0.355    
    SLICE_X50Y123        FDRE (Hold_fdre_C_D)         0.052    -0.303    m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/dtc_i_d1_reg
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.226ns (52.413%)  route 0.205ns (47.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.548    -0.616    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y128        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y128        FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/Q
                         net (fo=3, routed)           0.205    -0.283    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[1][4]
    SLICE_X50Y130        LUT5 (Prop_lut5_I4_O)        0.098    -0.185 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[3]_INST_0/O
                         net (fo=1, routed)           0.000    -0.185    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/dest_graysync_ff_reg[1][7][3]
    SLICE_X50Y130        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.819    -0.854    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X50Y130        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[3]/C
                         clock pessimism              0.504    -0.350    
    SLICE_X50Y130        FDRE (Hold_fdre_C_D)         0.120    -0.230    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.226ns (51.931%)  route 0.209ns (48.069%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.548    -0.616    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y128        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y128        FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/Q
                         net (fo=3, routed)           0.209    -0.279    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[1][4]
    SLICE_X50Y130        LUT4 (Prop_lut4_I0_O)        0.098    -0.181 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[4]_INST_0/O
                         net (fo=1, routed)           0.000    -0.181    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/dest_graysync_ff_reg[1][7][4]
    SLICE_X50Y130        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.819    -0.854    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X50Y130        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[4]/C
                         clock pessimism              0.504    -0.350    
    SLICE_X50Y130        FDRE (Hold_fdre_C_D)         0.121    -0.229    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/dpu_ahb_haddr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.288ns (69.884%)  route 0.124ns (30.116%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.552    -0.612    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X51Y74         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/Q
                         net (fo=1, routed)           0.124    -0.347    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex[0]
    SLICE_X52Y74         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.200 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fpb_matched_addrd_reg[1]_i_1/O[0]
                         net (fo=32, routed)          0.000    -0.200    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/O[0]
    SLICE_X52Y74         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/dpu_ahb_haddr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.818    -0.855    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/HCLK
    SLICE_X52Y74         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/dpu_ahb_haddr_reg_reg[0]/C
                         clock pessimism              0.504    -0.351    
    SLICE_X52Y74         FDRE (Hold_fdre_C_D)         0.102    -0.249    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/dpu_ahb_haddr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.148ns (41.725%)  route 0.207ns (58.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.598    -0.566    m3_for_arty_a7_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X6Y100         FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.148    -0.418 r  m3_for_arty_a7_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[19]/Q
                         net (fo=1, routed)           0.207    -0.211    m3_for_arty_a7_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0]_1[12]
    SLICE_X7Y99          FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.875    -0.798    m3_for_arty_a7_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X7Y99          FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
                         clock pessimism              0.509    -0.289    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.017    -0.272    m3_for_arty_a7_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/i2c_header_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.491%)  route 0.169ns (54.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.548    -0.616    m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X52Y121        FDRE                                         r  m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/i2c_header_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/i2c_header_en_reg/Q
                         net (fo=8, routed)           0.169    -0.306    m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/E[0]
    SLICE_X50Y121        FDRE                                         r  m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.817    -0.856    m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/s_axi_aclk
    SLICE_X50Y121        FDRE                                         r  m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_reg[4]/C
                         clock pessimism              0.504    -0.352    
    SLICE_X50Y121        FDRE (Hold_fdre_C_CE)       -0.016    -0.368    m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_reg[4]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/i2c_header_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.491%)  route 0.169ns (54.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.548    -0.616    m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X52Y121        FDRE                                         r  m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/i2c_header_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/i2c_header_en_reg/Q
                         net (fo=8, routed)           0.169    -0.306    m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/E[0]
    SLICE_X50Y121        FDRE                                         r  m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.817    -0.856    m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/s_axi_aclk
    SLICE_X50Y121        FDRE                                         r  m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_reg[5]/C
                         clock pessimism              0.504    -0.352    
    SLICE_X50Y121        FDRE (Hold_fdre_C_CE)       -0.016    -0.368    m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/i2c_header_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.491%)  route 0.169ns (54.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.548    -0.616    m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X52Y121        FDRE                                         r  m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/i2c_header_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/i2c_header_en_reg/Q
                         net (fo=8, routed)           0.169    -0.306    m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/E[0]
    SLICE_X50Y121        FDRE                                         r  m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.817    -0.856    m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/s_axi_aclk
    SLICE_X50Y121        FDRE                                         r  m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_reg[6]/C
                         clock pessimism              0.504    -0.352    
    SLICE_X50Y121        FDRE (Hold_fdre_C_CE)       -0.016    -0.368    m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_reg[6]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/i2c_header_en_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.491%)  route 0.169ns (54.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.548    -0.616    m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X52Y121        FDRE                                         r  m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/i2c_header_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/i2c_header_en_reg/Q
                         net (fo=8, routed)           0.169    -0.306    m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/E[0]
    SLICE_X50Y121        FDRE                                         r  m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.817    -0.856    m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/s_axi_aclk
    SLICE_X50Y121        FDRE                                         r  m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_reg[7]/C
                         clock pessimism              0.504    -0.352    
    SLICE_X50Y121        FDRE (Hold_fdre_C_CE)       -0.016    -0.368    m3_for_arty_a7_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_reg[7]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y9      m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y9      m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y12     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y12     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_2_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y4      m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y4      m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y11     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y11     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y12     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y12     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_1_1/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X10Y90     m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X10Y92     m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X10Y90     m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X10Y92     m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X10Y90     m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X10Y90     m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X10Y92     m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X10Y92     m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y124    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_DAPLink/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y124    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y124    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_DAPLink/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y124    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y133    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.read_ack_delay_4_reg_srl4___NO_DUAL_QUAD_MODE.QSPI_NORMAL_QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I_LEGACY_MD_WR_RD_ACK_GEN.read_ack_delay_4_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y133    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.read_ack_delay_4_reg_srl4___NO_DUAL_QUAD_MODE.QSPI_NORMAL_QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I_LEGACY_MD_WR_RD_ACK_GEN.read_ack_delay_4_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y49     m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.read_ack_delay_4_reg_srl4___NO_DUAL_QUAD_MODE.QSPI_NORMAL_QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I_LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I_pipe_signal_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y75      m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[5]_srl5___NO_DUAL_QUAD_MODE.QSPI_NORMAL_QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I_LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I_pipe_signal_reg_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y127    m3_for_arty_a7_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y127    m3_for_arty_a7_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y127    m3_for_arty_a7_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y127    m3_for_arty_a7_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  qspi_clk
  To Clock:  qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.518ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        9.100ns  (logic 2.950ns (32.418%)  route 6.150ns (67.582%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 18.463 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.640    -0.900    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X1Y48         RAMB18E1                                     r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.554 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=7, routed)           1.926     3.480    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X36Y120        LUT6 (Prop_lut6_I0_O)        0.124     3.604 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_6/O
                         net (fo=2, routed)           0.811     4.415    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_6_n_0
    SLICE_X38Y120        LUT6 (Prop_lut6_I4_O)        0.124     4.539 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_7/O
                         net (fo=13, routed)          1.448     5.987    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_reg
    SLICE_X35Y122        LUT2 (Prop_lut2_I0_O)        0.124     6.111 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=12, routed)          0.827     6.938    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]
    SLICE_X37Y122        LUT3 (Prop_lut3_I1_O)        0.124     7.062 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[7]_i_1/O
                         net (fo=2, routed)           1.138     8.200    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/D[0]
    SLICE_X45Y126        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.484    18.463    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X45Y126        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]/C
                         clock pessimism              0.488    18.952    
                         clock uncertainty           -0.173    18.779    
    SLICE_X45Y126        FDRE (Setup_fdre_C_D)       -0.061    18.718    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]
  -------------------------------------------------------------------
                         required time                         18.718    
                         arrival time                          -8.200    
  -------------------------------------------------------------------
                         slack                                 10.518    

Slack (MET) :             10.538ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        9.077ns  (logic 2.950ns (32.498%)  route 6.127ns (67.502%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 18.461 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.640    -0.900    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X1Y48         RAMB18E1                                     r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.554 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=7, routed)           1.926     3.480    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X36Y120        LUT6 (Prop_lut6_I0_O)        0.124     3.604 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_6/O
                         net (fo=2, routed)           0.811     4.415    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_6_n_0
    SLICE_X38Y120        LUT6 (Prop_lut6_I4_O)        0.124     4.539 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_7/O
                         net (fo=13, routed)          1.448     5.987    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_reg
    SLICE_X35Y122        LUT2 (Prop_lut2_I0_O)        0.124     6.111 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=12, routed)          1.407     7.518    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_33_out__0
    SLICE_X44Y125        LUT3 (Prop_lut3_I1_O)        0.124     7.642 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[6]_i_1/O
                         net (fo=2, routed)           0.536     8.178    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[6]
    SLICE_X43Y125        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.482    18.461    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X43Y125        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/C
                         clock pessimism              0.488    18.950    
                         clock uncertainty           -0.173    18.777    
    SLICE_X43Y125        FDRE (Setup_fdre_C_D)       -0.061    18.716    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]
  -------------------------------------------------------------------
                         required time                         18.716    
                         arrival time                          -8.178    
  -------------------------------------------------------------------
                         slack                                 10.538    

Slack (MET) :             10.699ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.899ns  (logic 2.950ns (33.149%)  route 5.949ns (66.851%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 18.464 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.640    -0.900    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X1Y48         RAMB18E1                                     r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.554 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=7, routed)           1.926     3.480    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X36Y120        LUT6 (Prop_lut6_I0_O)        0.124     3.604 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_6/O
                         net (fo=2, routed)           0.811     4.415    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_6_n_0
    SLICE_X38Y120        LUT6 (Prop_lut6_I4_O)        0.124     4.539 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_7/O
                         net (fo=13, routed)          1.448     5.987    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_reg
    SLICE_X35Y122        LUT2 (Prop_lut2_I0_O)        0.124     6.111 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=12, routed)          1.233     7.344    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_33_out__0
    SLICE_X45Y126        LUT5 (Prop_lut5_I3_O)        0.124     7.468 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[2]_i_1/O
                         net (fo=2, routed)           0.532     8.000    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[2]
    SLICE_X45Y127        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.485    18.464    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X45Y127        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]/C
                         clock pessimism              0.488    18.953    
                         clock uncertainty           -0.173    18.780    
    SLICE_X45Y127        FDRE (Setup_fdre_C_D)       -0.081    18.699    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]
  -------------------------------------------------------------------
                         required time                         18.699    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                 10.699    

Slack (MET) :             10.717ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 2.950ns (33.167%)  route 5.944ns (66.833%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 18.463 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.640    -0.900    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X1Y48         RAMB18E1                                     r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.554 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=7, routed)           1.926     3.480    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X36Y120        LUT6 (Prop_lut6_I0_O)        0.124     3.604 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_6/O
                         net (fo=2, routed)           0.811     4.415    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_6_n_0
    SLICE_X38Y120        LUT6 (Prop_lut6_I4_O)        0.124     4.539 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_7/O
                         net (fo=13, routed)          1.448     5.987    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_reg
    SLICE_X35Y122        LUT2 (Prop_lut2_I0_O)        0.124     6.111 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=12, routed)          1.198     7.309    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_33_out__0
    SLICE_X45Y126        LUT5 (Prop_lut5_I3_O)        0.124     7.433 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_2/O
                         net (fo=2, routed)           0.562     7.995    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[1]
    SLICE_X44Y126        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.484    18.463    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X44Y126        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]/C
                         clock pessimism              0.488    18.952    
                         clock uncertainty           -0.173    18.779    
    SLICE_X44Y126        FDRE (Setup_fdre_C_D)       -0.067    18.712    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]
  -------------------------------------------------------------------
                         required time                         18.712    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                 10.717    

Slack (MET) :             10.798ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.821ns  (logic 2.950ns (33.443%)  route 5.871ns (66.557%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 18.461 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.640    -0.900    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X1Y48         RAMB18E1                                     r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.554 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=7, routed)           1.926     3.480    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X36Y120        LUT6 (Prop_lut6_I0_O)        0.124     3.604 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_6/O
                         net (fo=2, routed)           0.811     4.415    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_6_n_0
    SLICE_X38Y120        LUT6 (Prop_lut6_I4_O)        0.124     4.539 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_7/O
                         net (fo=13, routed)          1.448     5.987    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_reg
    SLICE_X35Y122        LUT2 (Prop_lut2_I0_O)        0.124     6.111 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=12, routed)          0.827     6.938    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]
    SLICE_X37Y122        LUT3 (Prop_lut3_I1_O)        0.124     7.062 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[7]_i_1/O
                         net (fo=2, routed)           0.859     7.921    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/D[0]
    SLICE_X44Y125        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.482    18.461    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X44Y125        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[7]/C
                         clock pessimism              0.488    18.950    
                         clock uncertainty           -0.173    18.777    
    SLICE_X44Y125        FDRE (Setup_fdre_C_D)       -0.058    18.719    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[7]
  -------------------------------------------------------------------
                         required time                         18.719    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                 10.798    

Slack (MET) :             10.912ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.720ns  (logic 2.950ns (33.830%)  route 5.770ns (66.170%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 18.463 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.640    -0.900    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X1Y48         RAMB18E1                                     r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.554 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=7, routed)           1.926     3.480    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X36Y120        LUT6 (Prop_lut6_I0_O)        0.124     3.604 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_6/O
                         net (fo=2, routed)           0.811     4.415    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_6_n_0
    SLICE_X38Y120        LUT6 (Prop_lut6_I4_O)        0.124     4.539 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_7/O
                         net (fo=13, routed)          1.448     5.987    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_reg
    SLICE_X35Y122        LUT2 (Prop_lut2_I0_O)        0.124     6.111 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=12, routed)          1.233     7.344    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_33_out__0
    SLICE_X45Y126        LUT5 (Prop_lut5_I3_O)        0.124     7.468 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[2]_i_1/O
                         net (fo=2, routed)           0.353     7.820    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[2]
    SLICE_X45Y126        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.484    18.463    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X45Y126        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/C
                         clock pessimism              0.488    18.952    
                         clock uncertainty           -0.173    18.779    
    SLICE_X45Y126        FDRE (Setup_fdre_C_D)       -0.047    18.732    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]
  -------------------------------------------------------------------
                         required time                         18.732    
                         arrival time                          -7.820    
  -------------------------------------------------------------------
                         slack                                 10.912    

Slack (MET) :             10.950ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.663ns  (logic 2.950ns (34.054%)  route 5.713ns (65.946%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 18.464 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.640    -0.900    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X1Y48         RAMB18E1                                     r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.554 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=7, routed)           1.926     3.480    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X36Y120        LUT6 (Prop_lut6_I0_O)        0.124     3.604 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_6/O
                         net (fo=2, routed)           0.811     4.415    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_6_n_0
    SLICE_X38Y120        LUT6 (Prop_lut6_I4_O)        0.124     4.539 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_7/O
                         net (fo=13, routed)          1.448     5.987    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_reg
    SLICE_X35Y122        LUT2 (Prop_lut2_I0_O)        0.124     6.111 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=12, routed)          1.198     7.309    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_33_out__0
    SLICE_X45Y126        LUT5 (Prop_lut5_I3_O)        0.124     7.433 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_2/O
                         net (fo=2, routed)           0.330     7.763    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[1]
    SLICE_X45Y127        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.485    18.464    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X45Y127        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[1]/C
                         clock pessimism              0.488    18.953    
                         clock uncertainty           -0.173    18.780    
    SLICE_X45Y127        FDRE (Setup_fdre_C_D)       -0.067    18.713    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[1]
  -------------------------------------------------------------------
                         required time                         18.713    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                 10.950    

Slack (MET) :             11.009ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.601ns  (logic 2.950ns (34.300%)  route 5.651ns (65.700%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 18.461 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.640    -0.900    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X1Y48         RAMB18E1                                     r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.554 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=7, routed)           1.926     3.480    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X36Y120        LUT6 (Prop_lut6_I0_O)        0.124     3.604 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_6/O
                         net (fo=2, routed)           0.811     4.415    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_6_n_0
    SLICE_X38Y120        LUT6 (Prop_lut6_I4_O)        0.124     4.539 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_7/O
                         net (fo=13, routed)          1.448     5.987    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_reg
    SLICE_X35Y122        LUT2 (Prop_lut2_I0_O)        0.124     6.111 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=12, routed)          0.905     7.016    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]
    SLICE_X44Y125        LUT5 (Prop_lut5_I3_O)        0.124     7.140 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[4]_i_1/O
                         net (fo=2, routed)           0.561     7.701    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/D[2]
    SLICE_X43Y125        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.482    18.461    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X43Y125        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/C
                         clock pessimism              0.488    18.950    
                         clock uncertainty           -0.173    18.777    
    SLICE_X43Y125        FDRE (Setup_fdre_C_D)       -0.067    18.710    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]
  -------------------------------------------------------------------
                         required time                         18.710    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                 11.009    

Slack (MET) :             11.080ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.516ns  (logic 2.950ns (34.642%)  route 5.566ns (65.358%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 18.461 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.640    -0.900    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X1Y48         RAMB18E1                                     r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.554 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=7, routed)           1.926     3.480    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X36Y120        LUT6 (Prop_lut6_I0_O)        0.124     3.604 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_6/O
                         net (fo=2, routed)           0.811     4.415    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_6_n_0
    SLICE_X38Y120        LUT6 (Prop_lut6_I4_O)        0.124     4.539 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_7/O
                         net (fo=13, routed)          1.448     5.987    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_reg
    SLICE_X35Y122        LUT2 (Prop_lut2_I0_O)        0.124     6.111 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=12, routed)          0.902     7.013    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]
    SLICE_X44Y125        LUT5 (Prop_lut5_I3_O)        0.124     7.137 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[5]_i_1/O
                         net (fo=2, routed)           0.479     7.616    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/D[1]
    SLICE_X43Y125        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.482    18.461    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X43Y125        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/C
                         clock pessimism              0.488    18.950    
                         clock uncertainty           -0.173    18.777    
    SLICE_X43Y125        FDRE (Setup_fdre_C_D)       -0.081    18.696    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]
  -------------------------------------------------------------------
                         required time                         18.696    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                 11.080    

Slack (MET) :             11.086ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.512ns  (logic 2.950ns (34.659%)  route 5.562ns (65.341%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 18.463 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.640    -0.900    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X1Y48         RAMB18E1                                     r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.554 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=7, routed)           1.926     3.480    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X36Y120        LUT6 (Prop_lut6_I0_O)        0.124     3.604 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_6/O
                         net (fo=2, routed)           0.811     4.415    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_6_n_0
    SLICE_X38Y120        LUT6 (Prop_lut6_I4_O)        0.124     4.539 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_7/O
                         net (fo=13, routed)          1.067     5.606    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_reg
    SLICE_X36Y123        LUT2 (Prop_lut2_I0_O)        0.124     5.730 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_i_5/O
                         net (fo=9, routed)           1.228     6.959    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_35_out__0
    SLICE_X44Y126        LUT5 (Prop_lut5_I0_O)        0.124     7.083 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[3]_i_1/O
                         net (fo=2, routed)           0.529     7.612    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[3]
    SLICE_X45Y126        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.484    18.463    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X45Y126        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/C
                         clock pessimism              0.488    18.952    
                         clock uncertainty           -0.173    18.779    
    SLICE_X45Y126        FDRE (Setup_fdre_C_D)       -0.081    18.698    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]
  -------------------------------------------------------------------
                         required time                         18.698    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                 11.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[1].SPICR_BITS_7_8_AX2S_1_CDC/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[1].SPICR_BITS_7_8_AX2S_2/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.241%)  route 0.315ns (65.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.603    -0.561    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X6Y53          FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[1].SPICR_BITS_7_8_AX2S_1_CDC/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[1].SPICR_BITS_7_8_AX2S_1_CDC/Q
                         net (fo=1, routed)           0.315    -0.082    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/SPICR_bits_7_8_cdc_from_axi_d1_1
    SLICE_X3Y45          FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[1].SPICR_BITS_7_8_AX2S_2/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.947    -0.726    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X3Y45          FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[1].SPICR_BITS_7_8_AX2S_2/C
                         clock pessimism              0.504    -0.222    
    SLICE_X3Y45          FDRE (Hold_fdre_C_D)         0.066    -0.156    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[1].SPICR_BITS_7_8_AX2S_2
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.148ns (35.673%)  route 0.267ns (64.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.641    -0.523    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X14Y44         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.148    -0.375 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[30]/Q
                         net (fo=2, routed)           0.267    -0.108    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[30]
    RAMB18_X0Y17         RAMB18E1                                     r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.957    -0.716    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y17         RAMB18E1                                     r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.272    -0.444    
    RAMB18_X0Y17         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.243    -0.201    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.TXFIFO_ADDR_BITS_GENERATE[4].TXFIFO_FIRST_ENTRY_REG_I/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.128ns (45.373%)  route 0.154ns (54.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.640    -0.524    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/ext_spi_clk
    SLICE_X9Y40          FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.TXFIFO_ADDR_BITS_GENERATE[4].TXFIFO_FIRST_ENTRY_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.128    -0.396 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.TXFIFO_ADDR_BITS_GENERATE[4].TXFIFO_FIRST_ENTRY_REG_I/Q
                         net (fo=1, routed)           0.154    -0.242    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/addra[3]
    RAMB18_X0Y16         RAMB18E1                                     r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.958    -0.715    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y16         RAMB18E1                                     r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                         clock pessimism              0.251    -0.464    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.129    -0.335    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.783%)  route 0.303ns (68.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.594    -0.570    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X4Y137         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[5]/Q
                         net (fo=1, routed)           0.303    -0.127    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[2]
    RAMB18_X0Y54         RAMB18E1                                     r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.880    -0.793    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y54         RAMB18E1                                     r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.275    -0.518    
    RAMB18_X0Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.222    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.209ns (42.628%)  route 0.281ns (57.372%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.552    -0.612    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X54Y132        FDSE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y132        FDSE (Prop_fdse_C_Q)         0.164    -0.448 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg/Q
                         net (fo=3, routed)           0.281    -0.167    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/almost_full
    SLICE_X46Y132        LUT2 (Prop_lut2_I0_O)        0.045    -0.122 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_i_1/O
                         net (fo=1, routed)           0.000    -0.122    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/Rx_FIFO_Full_Fifo
    SLICE_X46Y132        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.822    -0.850    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/ext_spi_clk
    SLICE_X46Y132        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/C
                         clock pessimism              0.504    -0.346    
    SLICE_X46Y132        FDRE (Hold_fdre_C_D)         0.120    -0.226    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/DRR_Overrun_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.209ns (42.280%)  route 0.285ns (57.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.552    -0.612    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X54Y132        FDSE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y132        FDSE (Prop_fdse_C_Q)         0.164    -0.448 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg/Q
                         net (fo=3, routed)           0.285    -0.163    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/almost_full
    SLICE_X46Y133        LUT4 (Prop_lut4_I0_O)        0.045    -0.118 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/DRR_Overrun_reg_int0/O
                         net (fo=1, routed)           0.000    -0.118    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/DRR_Overrun_reg_int0__0
    SLICE_X46Y133        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/DRR_Overrun_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.824    -0.849    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X46Y133        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/DRR_Overrun_reg_int_reg/C
                         clock pessimism              0.504    -0.345    
    SLICE_X46Y133        FDRE (Hold_fdre_C_D)         0.121    -0.224    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/DRR_Overrun_reg_int_reg
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.TXFIFO_ADDR_BITS_GENERATE[2].TXFIFO_FIRST_ENTRY_REG_I/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.246%)  route 0.209ns (59.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.640    -0.524    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/ext_spi_clk
    SLICE_X9Y40          FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.TXFIFO_ADDR_BITS_GENERATE[2].TXFIFO_FIRST_ENTRY_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.TXFIFO_ADDR_BITS_GENERATE[2].TXFIFO_FIRST_ENTRY_REG_I/Q
                         net (fo=1, routed)           0.209    -0.173    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/addra[5]
    RAMB18_X0Y16         RAMB18E1                                     r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.958    -0.715    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y16         RAMB18E1                                     r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                         clock pessimism              0.251    -0.464    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.281    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.TXFIFO_ADDR_BITS_GENERATE[2].TXFIFO_FIRST_ENTRY_REG_I/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.594%)  route 0.206ns (59.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.553    -0.611    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/ext_spi_clk
    SLICE_X63Y120        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.TXFIFO_ADDR_BITS_GENERATE[2].TXFIFO_FIRST_ENTRY_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.TXFIFO_ADDR_BITS_GENERATE[2].TXFIFO_FIRST_ENTRY_REG_I/Q
                         net (fo=1, routed)           0.206    -0.264    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/addra[5]
    RAMB18_X1Y48         RAMB18E1                                     r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.860    -0.813    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X1Y48         RAMB18E1                                     r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.559    
    RAMB18_X1Y48         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.376    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.641    -0.523    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X13Y44         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[21]/Q
                         net (fo=2, routed)           0.066    -0.315    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[31][13]
    SLICE_X12Y44         LUT4 (Prop_lut4_I3_O)        0.045    -0.270 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS_n_121
    SLICE_X12Y44         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.916    -0.757    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X12Y44         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[13]/C
                         clock pessimism              0.248    -0.510    
    SLICE_X12Y44         FDRE (Hold_fdre_C_D)         0.121    -0.389    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/QUAD_MODE_CONTROL_GEN.SP_MEM_QUAD_MD_GEN.Data_To_Rx_FIFO_int_reg[13]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.SS_SYNC_AXI_SPI_GEN[0].SS_SYNC_AXI2SPI_1/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/FSM_onehot_RATIO_OF_2_GENERATE.XIP_QUAD_MODE_SP_MEM_GEN.qspi_cntrl_ps_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.574    -0.590    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/ext_spi_clk
    SLICE_X9Y91          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.SS_SYNC_AXI_SPI_GEN[0].SS_SYNC_AXI2SPI_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.SS_SYNC_AXI_SPI_GEN[0].SS_SYNC_AXI2SPI_1/Q
                         net (fo=4, routed)           0.066    -0.383    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/SS_to_spi_clk
    SLICE_X8Y91          LUT6 (Prop_lut6_I5_O)        0.045    -0.338 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/FSM_onehot_RATIO_OF_2_GENERATE.XIP_QUAD_MODE_SP_MEM_GEN.qspi_cntrl_ps[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS_n_109
    SLICE_X8Y91          FDSE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/FSM_onehot_RATIO_OF_2_GENERATE.XIP_QUAD_MODE_SP_MEM_GEN.qspi_cntrl_ps_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.845    -0.828    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X8Y91          FDSE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/FSM_onehot_RATIO_OF_2_GENERATE.XIP_QUAD_MODE_SP_MEM_GEN.qspi_cntrl_ps_reg[0]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X8Y91          FDSE (Hold_fdse_C_D)         0.121    -0.456    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/FSM_onehot_RATIO_OF_2_GENERATE.XIP_QUAD_MODE_SP_MEM_GEN.qspi_cntrl_ps_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         qspi_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y51     m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y10     m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y48     m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y11     m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y16     m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y54     m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y52     m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y17     m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y50     m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y128    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y128    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y127    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y127    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y127    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y127    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y128    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y128    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y128    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y128    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  SWCLK

Setup :            0  Failing Endpoints,  Worst Slack        8.270ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.270ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        7.525ns  (logic 1.076ns (14.299%)  route 6.449ns (85.701%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X31Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           1.109     1.565    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X34Y104        LUT5 (Prop_lut5_I3_O)        0.124     1.689 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.585     2.275    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X37Y108        LUT4 (Prop_lut4_I0_O)        0.124     2.399 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=2, routed)           0.830     3.228    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X38Y107        LUT6 (Prop_lut6_I0_O)        0.124     3.352 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=5, routed)           0.344     3.696    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X40Y106        LUT5 (Prop_lut5_I1_O)        0.124     3.820 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2/O
                         net (fo=1, routed)           0.408     4.229    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2_n_0
    SLICE_X38Y106        LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          3.172     7.525    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn
    SLICE_X37Y100        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X37Y100        FDCE (Setup_fdce_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[0]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                  8.270    

Slack (MET) :             8.270ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        7.525ns  (logic 1.076ns (14.299%)  route 6.449ns (85.701%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X31Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           1.109     1.565    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X34Y104        LUT5 (Prop_lut5_I3_O)        0.124     1.689 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.585     2.275    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X37Y108        LUT4 (Prop_lut4_I0_O)        0.124     2.399 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=2, routed)           0.830     3.228    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X38Y107        LUT6 (Prop_lut6_I0_O)        0.124     3.352 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=5, routed)           0.344     3.696    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X40Y106        LUT5 (Prop_lut5_I1_O)        0.124     3.820 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2/O
                         net (fo=1, routed)           0.408     4.229    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2_n_0
    SLICE_X38Y106        LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          3.172     7.525    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn
    SLICE_X37Y100        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X37Y100        FDCE (Setup_fdce_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[1]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                  8.270    

Slack (MET) :             8.270ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        7.525ns  (logic 1.076ns (14.299%)  route 6.449ns (85.701%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X31Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           1.109     1.565    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X34Y104        LUT5 (Prop_lut5_I3_O)        0.124     1.689 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.585     2.275    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X37Y108        LUT4 (Prop_lut4_I0_O)        0.124     2.399 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=2, routed)           0.830     3.228    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X38Y107        LUT6 (Prop_lut6_I0_O)        0.124     3.352 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=5, routed)           0.344     3.696    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X40Y106        LUT5 (Prop_lut5_I1_O)        0.124     3.820 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2/O
                         net (fo=1, routed)           0.408     4.229    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2_n_0
    SLICE_X38Y106        LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          3.172     7.525    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn
    SLICE_X37Y100        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X37Y100        FDCE (Setup_fdce_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[2]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                  8.270    

Slack (MET) :             8.315ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_reg/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        7.516ns  (logic 1.076ns (14.315%)  route 6.440ns (85.685%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X31Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           1.109     1.565    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X34Y104        LUT5 (Prop_lut5_I3_O)        0.124     1.689 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.585     2.275    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X37Y108        LUT4 (Prop_lut4_I0_O)        0.124     2.399 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=2, routed)           0.830     3.228    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X38Y107        LUT6 (Prop_lut6_I0_O)        0.124     3.352 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=5, routed)           0.344     3.696    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X40Y106        LUT5 (Prop_lut5_I1_O)        0.124     3.820 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2/O
                         net (fo=1, routed)           0.408     4.229    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2_n_0
    SLICE_X38Y106        LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          3.164     7.516    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn
    SLICE_X38Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_reg/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X38Y106        FDCE (Setup_fdce_C_CE)      -0.169    15.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_reg
  -------------------------------------------------------------------
                         required time                         15.831    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                  8.315    

Slack (MET) :             8.335ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        7.460ns  (logic 1.076ns (14.423%)  route 6.384ns (85.577%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X31Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           1.109     1.565    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X34Y104        LUT5 (Prop_lut5_I3_O)        0.124     1.689 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.585     2.275    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X37Y108        LUT4 (Prop_lut4_I0_O)        0.124     2.399 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=2, routed)           0.830     3.228    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X38Y107        LUT6 (Prop_lut6_I0_O)        0.124     3.352 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=5, routed)           0.344     3.696    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X40Y106        LUT5 (Prop_lut5_I1_O)        0.124     3.820 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2/O
                         net (fo=1, routed)           0.408     4.229    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2_n_0
    SLICE_X38Y106        LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          3.108     7.460    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn
    SLICE_X41Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X41Y99         FDCE (Setup_fdce_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[3]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                          -7.460    
  -------------------------------------------------------------------
                         slack                                  8.335    

Slack (MET) :             8.335ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        7.460ns  (logic 1.076ns (14.423%)  route 6.384ns (85.577%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X31Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           1.109     1.565    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X34Y104        LUT5 (Prop_lut5_I3_O)        0.124     1.689 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.585     2.275    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X37Y108        LUT4 (Prop_lut4_I0_O)        0.124     2.399 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=2, routed)           0.830     3.228    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X38Y107        LUT6 (Prop_lut6_I0_O)        0.124     3.352 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=5, routed)           0.344     3.696    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X40Y106        LUT5 (Prop_lut5_I1_O)        0.124     3.820 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2/O
                         net (fo=1, routed)           0.408     4.229    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2_n_0
    SLICE_X38Y106        LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          3.108     7.460    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn
    SLICE_X41Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X41Y99         FDCE (Setup_fdce_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[6]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                          -7.460    
  -------------------------------------------------------------------
                         slack                                  8.335    

Slack (MET) :             8.341ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        7.490ns  (logic 1.076ns (14.366%)  route 6.414ns (85.634%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X31Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           1.109     1.565    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X34Y104        LUT5 (Prop_lut5_I3_O)        0.124     1.689 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.585     2.275    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X37Y108        LUT4 (Prop_lut4_I0_O)        0.124     2.399 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=2, routed)           0.830     3.228    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X38Y107        LUT6 (Prop_lut6_I0_O)        0.124     3.352 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=5, routed)           0.344     3.696    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X40Y106        LUT5 (Prop_lut5_I1_O)        0.124     3.820 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2/O
                         net (fo=1, routed)           0.408     4.229    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2_n_0
    SLICE_X38Y106        LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          3.137     7.490    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn
    SLICE_X42Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X42Y102        FDCE (Setup_fdce_C_CE)      -0.169    15.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]
  -------------------------------------------------------------------
                         required time                         15.831    
                         arrival time                          -7.490    
  -------------------------------------------------------------------
                         slack                                  8.341    

Slack (MET) :             8.341ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        7.490ns  (logic 1.076ns (14.366%)  route 6.414ns (85.634%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X31Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           1.109     1.565    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X34Y104        LUT5 (Prop_lut5_I3_O)        0.124     1.689 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.585     2.275    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X37Y108        LUT4 (Prop_lut4_I0_O)        0.124     2.399 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=2, routed)           0.830     3.228    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X38Y107        LUT6 (Prop_lut6_I0_O)        0.124     3.352 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=5, routed)           0.344     3.696    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X40Y106        LUT5 (Prop_lut5_I1_O)        0.124     3.820 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2/O
                         net (fo=1, routed)           0.408     4.229    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2_n_0
    SLICE_X38Y106        LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          3.137     7.490    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn
    SLICE_X42Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X42Y102        FDCE (Setup_fdce_C_CE)      -0.169    15.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[1]
  -------------------------------------------------------------------
                         required time                         15.831    
                         arrival time                          -7.490    
  -------------------------------------------------------------------
                         slack                                  8.341    

Slack (MET) :             8.341ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        7.490ns  (logic 1.076ns (14.366%)  route 6.414ns (85.634%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X31Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           1.109     1.565    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X34Y104        LUT5 (Prop_lut5_I3_O)        0.124     1.689 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.585     2.275    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X37Y108        LUT4 (Prop_lut4_I0_O)        0.124     2.399 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=2, routed)           0.830     3.228    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X38Y107        LUT6 (Prop_lut6_I0_O)        0.124     3.352 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=5, routed)           0.344     3.696    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X40Y106        LUT5 (Prop_lut5_I1_O)        0.124     3.820 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2/O
                         net (fo=1, routed)           0.408     4.229    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2_n_0
    SLICE_X38Y106        LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          3.137     7.490    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn
    SLICE_X42Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X42Y102        FDCE (Setup_fdce_C_CE)      -0.169    15.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]
  -------------------------------------------------------------------
                         required time                         15.831    
                         arrival time                          -7.490    
  -------------------------------------------------------------------
                         slack                                  8.341    

Slack (MET) :             8.341ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        7.490ns  (logic 1.076ns (14.366%)  route 6.414ns (85.634%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X31Y102        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           1.109     1.565    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X34Y104        LUT5 (Prop_lut5_I3_O)        0.124     1.689 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.585     2.275    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X37Y108        LUT4 (Prop_lut4_I0_O)        0.124     2.399 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=2, routed)           0.830     3.228    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X38Y107        LUT6 (Prop_lut6_I0_O)        0.124     3.352 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=5, routed)           0.344     3.696    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X40Y106        LUT5 (Prop_lut5_I1_O)        0.124     3.820 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2/O
                         net (fo=1, routed)           0.408     4.229    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2_n_0
    SLICE_X38Y106        LUT6 (Prop_lut6_I0_O)        0.124     4.353 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          3.137     7.490    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn
    SLICE_X42Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X42Y102        FDCE (Setup_fdce_C_CE)      -0.169    15.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[3]
  -------------------------------------------------------------------
                         required time                         15.831    
                         arrival time                          -7.490    
  -------------------------------------------------------------------
                         slack                                  8.341    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  slow_out_clk

Setup :            0  Failing Endpoints,  Worst Slack       11.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.266ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usb_uart_txd
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        8.809ns  (logic 4.135ns (46.945%)  route 4.674ns (53.055%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 79.156 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    77.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.696    79.156    m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X4Y119         FDSE                                         r  m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDSE (Prop_fdse_C_Q)         0.456    79.612 r  m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=2, routed)           1.439    81.051    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/uart_txd_axi
    SLICE_X31Y121        LUT2 (Prop_lut2_I0_O)        0.124    81.175 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/uart_txd_arty_INST_0/O
                         net (fo=1, routed)           3.235    84.409    usb_uart_txd_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    87.965 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000    87.965    usb_uart_txd
    D4                                                                r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.269    99.731    
                         output delay                -0.500    99.231    
  -------------------------------------------------------------------
                         required time                         99.231    
                         arrival time                         -87.965    
  -------------------------------------------------------------------
                         slack                                 11.266    

Slack (MET) :             13.443ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_io[5]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        6.602ns  (logic 3.990ns (60.440%)  route 2.612ns (39.560%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 79.185 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    77.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.725    79.185    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X1Y93          FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.456    79.641 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           2.612    82.253    rgb_led_tri_iobuf_5/I
    G14                  OBUFT (Prop_obuft_I_O)       3.534    85.787 r  rgb_led_tri_iobuf_5/OBUFT/O
                         net (fo=1, unset)            0.000    85.787    rgb_led_tri_io[5]
    G14                                                               r  rgb_led_tri_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.269    99.731    
                         output delay                -0.500    99.231    
  -------------------------------------------------------------------
                         required time                         99.231    
                         arrival time                         -85.787    
  -------------------------------------------------------------------
                         slack                                 13.443    

Slack (MET) :             13.448ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_4bits_tri_io[3]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        6.616ns  (logic 4.022ns (60.792%)  route 2.594ns (39.208%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.833ns = ( 79.167 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    77.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.707    79.167    m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X0Y109         FDSE                                         r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDSE (Prop_fdse_C_Q)         0.456    79.623 f  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[0]/Q
                         net (fo=3, routed)           2.594    82.217    led_4bits_tri_iobuf_3/T
    N14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.566    85.783 r  led_4bits_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000    85.783    led_4bits_tri_io[3]
    N14                                                               r  led_4bits_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.269    99.731    
                         output delay                -0.500    99.231    
  -------------------------------------------------------------------
                         required time                         99.231    
                         arrival time                         -85.783    
  -------------------------------------------------------------------
                         slack                                 13.448    

Slack (MET) :             13.470ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[11]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        6.605ns  (logic 4.107ns (62.179%)  route 2.498ns (37.821%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 79.156 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    77.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.696    79.156    m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X4Y119         FDSE                                         r  m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDSE (Prop_fdse_C_Q)         0.456    79.612 r  m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=2, routed)           0.822    80.434    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/uart_txd_axi
    SLICE_X3Y119         LUT2 (Prop_lut2_I1_O)        0.124    80.558 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[37]_INST_0/O
                         net (fo=1, routed)           1.676    82.234    DAPLink_tri_o_IBUF__0[11]
    H14                  OBUF (Prop_obuf_I_O)         3.527    85.761 r  DAPLink_tri_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000    85.761    DAPLink_tri_o[11]
    H14                                                               r  DAPLink_tri_o[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.269    99.731    
                         output delay                -0.500    99.231    
  -------------------------------------------------------------------
                         required time                         99.231    
                         arrival time                         -85.761    
  -------------------------------------------------------------------
                         slack                                 13.470    

Slack (MET) :             13.649ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_io[0]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        6.397ns  (logic 4.108ns (64.227%)  route 2.288ns (35.773%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 79.185 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    77.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.725    79.185    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X1Y93          FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.419    79.604 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=2, routed)           2.288    81.893    rgb_led_tri_iobuf_0/I
    N15                  OBUFT (Prop_obuft_I_O)       3.689    85.582 r  rgb_led_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000    85.582    rgb_led_tri_io[0]
    N15                                                               r  rgb_led_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.269    99.731    
                         output delay                -0.500    99.231    
  -------------------------------------------------------------------
                         required time                         99.231    
                         arrival time                         -85.582    
  -------------------------------------------------------------------
                         slack                                 13.649    

Slack (MET) :             13.812ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_io[3]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        6.233ns  (logic 3.995ns (64.095%)  route 2.238ns (35.905%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 79.185 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    77.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.725    79.185    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X0Y93          FDSE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDSE (Prop_fdse_C_Q)         0.456    79.641 f  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/Q
                         net (fo=3, routed)           2.238    81.879    rgb_led_tri_iobuf_3/T
    N16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.539    85.418 r  rgb_led_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000    85.418    rgb_led_tri_io[3]
    N16                                                               r  rgb_led_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.269    99.731    
                         output delay                -0.500    99.231    
  -------------------------------------------------------------------
                         required time                         99.231    
                         arrival time                         -85.418    
  -------------------------------------------------------------------
                         slack                                 13.812    

Slack (MET) :             13.834ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_io[1]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        6.212ns  (logic 4.115ns (66.245%)  route 2.097ns (33.755%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 79.185 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    77.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.725    79.185    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X1Y93          FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.419    79.604 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           2.097    81.701    rgb_led_tri_iobuf_1/I
    M16                  OBUFT (Prop_obuft_I_O)       3.696    85.397 r  rgb_led_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000    85.397    rgb_led_tri_io[1]
    M16                                                               r  rgb_led_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.269    99.731    
                         output delay                -0.500    99.231    
  -------------------------------------------------------------------
                         required time                         99.231    
                         arrival time                         -85.397    
  -------------------------------------------------------------------
                         slack                                 13.834    

Slack (MET) :             13.906ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_4bits_tri_io[1]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        6.157ns  (logic 4.007ns (65.069%)  route 2.151ns (34.931%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.833ns = ( 79.167 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    77.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.707    79.167    m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X0Y109         FDSE                                         r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDSE (Prop_fdse_C_Q)         0.456    79.623 f  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[2]/Q
                         net (fo=3, routed)           2.151    81.774    led_4bits_tri_iobuf_1/T
    K15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.551    85.324 r  led_4bits_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000    85.324    led_4bits_tri_io[1]
    K15                                                               r  led_4bits_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.269    99.731    
                         output delay                -0.500    99.231    
  -------------------------------------------------------------------
                         required time                         99.231    
                         arrival time                         -85.324    
  -------------------------------------------------------------------
                         slack                                 13.906    

Slack (MET) :             13.919ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_io[2]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        6.126ns  (logic 4.023ns (65.675%)  route 2.103ns (34.325%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 79.185 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    77.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.725    79.185    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X1Y93          FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.456    79.641 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           2.103    81.744    rgb_led_tri_iobuf_2/I
    R12                  OBUFT (Prop_obuft_I_O)       3.567    85.312 r  rgb_led_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000    85.312    rgb_led_tri_io[2]
    R12                                                               r  rgb_led_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.269    99.731    
                         output delay                -0.500    99.231    
  -------------------------------------------------------------------
                         required time                         99.231    
                         arrival time                         -85.312    
  -------------------------------------------------------------------
                         slack                                 13.919    

Slack (MET) :             14.201ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_io[4]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        5.845ns  (logic 4.012ns (68.651%)  route 1.832ns (31.349%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 79.185 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    77.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.725    79.185    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X0Y93          FDSE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDSE (Prop_fdse_C_Q)         0.456    79.641 f  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[1]/Q
                         net (fo=3, routed)           1.832    81.474    rgb_led_tri_iobuf_4/T
    R11                  OBUFT (TriStatE_obuft_T_O)
                                                      3.556    85.030 r  rgb_led_tri_iobuf_4/OBUFT/O
                         net (fo=1, unset)            0.000    85.030    rgb_led_tri_io[4]
    R11                                                               r  rgb_led_tri_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.269    99.731    
                         output delay                -0.500    99.231    
  -------------------------------------------------------------------
                         required time                         99.231    
                         arrival time                         -85.030    
  -------------------------------------------------------------------
                         slack                                 14.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.279ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_io[2]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.965ns (59.996%)  route 0.643ns (40.004%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.604    -0.560    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X0Y93          FDSE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDSE (Prop_fdse_C_Q)         0.141    -0.419 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[3]/Q
                         net (fo=3, routed)           0.643     0.224    rgb_led_tri_iobuf_2/T
    R12                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.048 r  rgb_led_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000     1.048    rgb_led_tri_io[2]
    R12                                                               r  rgb_led_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.269     0.269    
                         output delay                -0.500    -0.231    
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.304ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_4bits_tri_io[2]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.965ns (58.825%)  route 0.675ns (41.175%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.597    -0.567    m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X0Y109         FDSE                                         r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDSE (Prop_fdse_C_Q)         0.141    -0.426 r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[1]/Q
                         net (fo=3, routed)           0.675     0.249    led_4bits_tri_iobuf_2/T
    J13                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.073 r  led_4bits_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000     1.073    led_4bits_tri_io[2]
    J13                                                               r  led_4bits_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.269     0.269    
                         output delay                -0.500    -0.231    
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.316ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_4bits_tri_io[0]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.965ns (58.379%)  route 0.688ns (41.621%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.597    -0.567    m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X0Y109         FDSE                                         r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDSE (Prop_fdse_C_Q)         0.141    -0.426 r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[3]/Q
                         net (fo=3, routed)           0.688     0.262    led_4bits_tri_iobuf_0/T
    H17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.086 r  led_4bits_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     1.086    led_4bits_tri_io[0]
    H17                                                               r  led_4bits_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.269     0.269    
                         output delay                -0.500    -0.231    
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.321ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_io[4]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.965ns (58.475%)  route 0.685ns (41.525%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.604    -0.560    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X0Y93          FDSE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDSE (Prop_fdse_C_Q)         0.141    -0.419 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[1]/Q
                         net (fo=3, routed)           0.685     0.266    rgb_led_tri_iobuf_4/T
    R11                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.090 r  rgb_led_tri_iobuf_4/OBUFT/O
                         net (fo=1, unset)            0.000     1.090    rgb_led_tri_io[4]
    R11                                                               r  rgb_led_tri_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.269     0.269    
                         output delay                -0.500    -0.231    
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.382ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_4bits_tri_io[1]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 1.377ns (80.248%)  route 0.339ns (19.752%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.599    -0.565    m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X0Y101         FDRE                                         r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.339    -0.085    led_4bits_tri_iobuf_1/I
    K15                  OBUFT (Prop_obuft_I_O)       1.236     1.151 r  led_4bits_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     1.151    led_4bits_tri_io[1]
    K15                                                               r  led_4bits_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.269     0.269    
                         output delay                -0.500    -0.231    
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.459ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_io[1]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 1.006ns (56.230%)  route 0.783ns (43.770%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.604    -0.560    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X0Y93          FDSE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDSE (Prop_fdse_C_Q)         0.128    -0.432 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[4]/Q
                         net (fo=3, routed)           0.783     0.351    rgb_led_tri_iobuf_1/T
    M16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.878     1.229 r  rgb_led_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     1.229    rgb_led_tri_io[1]
    M16                                                               r  rgb_led_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.269     0.269    
                         output delay                -0.500    -0.231    
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_io[3]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.965ns (52.963%)  route 0.857ns (47.037%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.604    -0.560    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X0Y93          FDSE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDSE (Prop_fdse_C_Q)         0.141    -0.419 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/Q
                         net (fo=3, routed)           0.857     0.438    rgb_led_tri_iobuf_3/T
    N16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.262 r  rgb_led_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     1.262    rgb_led_tri_io[3]
    N16                                                               r  rgb_led_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.269     0.269    
                         output delay                -0.500    -0.231    
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.513ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_io[0]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 1.005ns (54.555%)  route 0.837ns (45.445%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.604    -0.560    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X0Y93          FDSE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDSE (Prop_fdse_C_Q)         0.128    -0.432 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[5]/Q
                         net (fo=3, routed)           0.837     0.405    rgb_led_tri_iobuf_0/T
    N15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.877     1.282 r  rgb_led_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     1.282    rgb_led_tri_io[0]
    N15                                                               r  rgb_led_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.269     0.269    
                         output delay                -0.500    -0.231    
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.628ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_4bits_tri_io[3]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.965ns (49.112%)  route 1.000ns (50.888%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.597    -0.567    m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X0Y109         FDSE                                         r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDSE (Prop_fdse_C_Q)         0.141    -0.426 r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[0]/Q
                         net (fo=3, routed)           1.000     0.574    led_4bits_tri_iobuf_3/T
    N14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.398 r  led_4bits_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     1.398    led_4bits_tri_io[3]
    N14                                                               r  led_4bits_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.269     0.269    
                         output delay                -0.500    -0.231    
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.634ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_io[5]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.965ns (49.143%)  route 0.999ns (50.857%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.604    -0.560    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X0Y93          FDSE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDSE (Prop_fdse_C_Q)         0.141    -0.419 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[0]/Q
                         net (fo=3, routed)           0.999     0.579    rgb_led_tri_iobuf_5/T
    G14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.403 r  rgb_led_tri_iobuf_5/OBUFT/O
                         net (fo=1, unset)            0.000     1.403    rgb_led_tri_io[5]
    G14                                                               r  rgb_led_tri_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.269     0.269    
                         output delay                -0.500    -0.231    
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  1.634    





---------------------------------------------------------------------------------------------------
From Clock:  SWCLK
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.156ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        10.675ns  (logic 1.324ns (12.403%)  route 9.351ns (87.597%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[28]/C
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[28]/Q
                         net (fo=3, routed)           0.707     1.163    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[28]
    SLICE_X45Y115        LUT4 (Prop_lut4_I1_O)        0.124     1.287 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.952     2.239    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X45Y113        LUT5 (Prop_lut5_I1_O)        0.124     2.363 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=128, routed)         1.813     4.176    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X37Y100        LUT5 (Prop_lut5_I1_O)        0.124     4.300 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg[5]_i_1/O
                         net (fo=11, routed)          1.963     6.262    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg_reg[5]
    SLICE_X15Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.386 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[5]_i_2/O
                         net (fo=4, routed)           0.754     7.140    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state_reg[5]
    SLICE_X12Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.264 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_ready_i_4/O
                         net (fo=6, routed)           1.002     8.267    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[1]_3
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.391 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4/O
                         net (fo=3, routed)           0.413     8.803    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I2_O)        0.124     8.927 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_1/O
                         net (fo=13, routed)          1.748    10.675    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[0]_0[0]
    SLICE_X30Y94         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X30Y94         FDRE (Setup_fdre_C_CE)      -0.169    15.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.831    
                         arrival time                         -10.675    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        10.675ns  (logic 1.324ns (12.403%)  route 9.351ns (87.597%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[28]/C
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[28]/Q
                         net (fo=3, routed)           0.707     1.163    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[28]
    SLICE_X45Y115        LUT4 (Prop_lut4_I1_O)        0.124     1.287 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.952     2.239    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X45Y113        LUT5 (Prop_lut5_I1_O)        0.124     2.363 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=128, routed)         1.813     4.176    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X37Y100        LUT5 (Prop_lut5_I1_O)        0.124     4.300 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg[5]_i_1/O
                         net (fo=11, routed)          1.963     6.262    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg_reg[5]
    SLICE_X15Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.386 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[5]_i_2/O
                         net (fo=4, routed)           0.754     7.140    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state_reg[5]
    SLICE_X12Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.264 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_ready_i_4/O
                         net (fo=6, routed)           1.002     8.267    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[1]_3
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.391 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4/O
                         net (fo=3, routed)           0.413     8.803    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I2_O)        0.124     8.927 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_1/O
                         net (fo=13, routed)          1.748    10.675    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[0]_0[0]
    SLICE_X30Y94         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X30Y94         FDRE (Setup_fdre_C_CE)      -0.169    15.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.831    
                         arrival time                         -10.675    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        10.675ns  (logic 1.324ns (12.403%)  route 9.351ns (87.597%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[28]/C
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[28]/Q
                         net (fo=3, routed)           0.707     1.163    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[28]
    SLICE_X45Y115        LUT4 (Prop_lut4_I1_O)        0.124     1.287 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.952     2.239    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X45Y113        LUT5 (Prop_lut5_I1_O)        0.124     2.363 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=128, routed)         1.813     4.176    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X37Y100        LUT5 (Prop_lut5_I1_O)        0.124     4.300 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg[5]_i_1/O
                         net (fo=11, routed)          1.963     6.262    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg_reg[5]
    SLICE_X15Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.386 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[5]_i_2/O
                         net (fo=4, routed)           0.754     7.140    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state_reg[5]
    SLICE_X12Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.264 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_ready_i_4/O
                         net (fo=6, routed)           1.002     8.267    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[1]_3
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.391 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4/O
                         net (fo=3, routed)           0.413     8.803    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I2_O)        0.124     8.927 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_1/O
                         net (fo=13, routed)          1.748    10.675    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[0]_0[0]
    SLICE_X30Y94         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X30Y94         FDRE (Setup_fdre_C_CE)      -0.169    15.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.831    
                         arrival time                         -10.675    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.274ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        10.521ns  (logic 1.324ns (12.584%)  route 9.197ns (87.416%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[28]/C
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[28]/Q
                         net (fo=3, routed)           0.707     1.163    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[28]
    SLICE_X45Y115        LUT4 (Prop_lut4_I1_O)        0.124     1.287 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.952     2.239    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X45Y113        LUT5 (Prop_lut5_I1_O)        0.124     2.363 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=128, routed)         1.813     4.176    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X37Y100        LUT5 (Prop_lut5_I1_O)        0.124     4.300 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg[5]_i_1/O
                         net (fo=11, routed)          1.963     6.262    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg_reg[5]
    SLICE_X15Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.386 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[5]_i_2/O
                         net (fo=4, routed)           0.754     7.140    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state_reg[5]
    SLICE_X12Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.264 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_ready_i_4/O
                         net (fo=6, routed)           1.002     8.267    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[1]_3
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.391 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4/O
                         net (fo=3, routed)           0.413     8.803    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I2_O)        0.124     8.927 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_1/O
                         net (fo=13, routed)          1.594    10.521    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[0]_0[0]
    SLICE_X33Y92         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X33Y92         FDRE (Setup_fdre_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                         -10.521    
  -------------------------------------------------------------------
                         slack                                  5.274    

Slack (MET) :             5.303ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        10.492ns  (logic 1.324ns (12.619%)  route 9.168ns (87.381%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[28]/C
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[28]/Q
                         net (fo=3, routed)           0.707     1.163    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[28]
    SLICE_X45Y115        LUT4 (Prop_lut4_I1_O)        0.124     1.287 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.952     2.239    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X45Y113        LUT5 (Prop_lut5_I1_O)        0.124     2.363 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=128, routed)         1.813     4.176    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X37Y100        LUT5 (Prop_lut5_I1_O)        0.124     4.300 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg[5]_i_1/O
                         net (fo=11, routed)          1.963     6.262    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg_reg[5]
    SLICE_X15Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.386 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[5]_i_2/O
                         net (fo=4, routed)           0.754     7.140    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state_reg[5]
    SLICE_X12Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.264 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_ready_i_4/O
                         net (fo=6, routed)           1.002     8.267    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[1]_3
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.391 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4/O
                         net (fo=3, routed)           0.413     8.803    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I2_O)        0.124     8.927 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_1/O
                         net (fo=13, routed)          1.565    10.492    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[0]_0[0]
    SLICE_X31Y94         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X31Y94         FDRE (Setup_fdre_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                         -10.492    
  -------------------------------------------------------------------
                         slack                                  5.303    

Slack (MET) :             5.303ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        10.492ns  (logic 1.324ns (12.619%)  route 9.168ns (87.381%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[28]/C
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[28]/Q
                         net (fo=3, routed)           0.707     1.163    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[28]
    SLICE_X45Y115        LUT4 (Prop_lut4_I1_O)        0.124     1.287 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.952     2.239    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X45Y113        LUT5 (Prop_lut5_I1_O)        0.124     2.363 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=128, routed)         1.813     4.176    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X37Y100        LUT5 (Prop_lut5_I1_O)        0.124     4.300 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg[5]_i_1/O
                         net (fo=11, routed)          1.963     6.262    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg_reg[5]
    SLICE_X15Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.386 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[5]_i_2/O
                         net (fo=4, routed)           0.754     7.140    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state_reg[5]
    SLICE_X12Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.264 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_ready_i_4/O
                         net (fo=6, routed)           1.002     8.267    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[1]_3
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.391 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4/O
                         net (fo=3, routed)           0.413     8.803    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I2_O)        0.124     8.927 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_1/O
                         net (fo=13, routed)          1.565    10.492    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[0]_0[0]
    SLICE_X31Y94         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X31Y94         FDRE (Setup_fdre_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                         -10.492    
  -------------------------------------------------------------------
                         slack                                  5.303    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        10.201ns  (logic 1.324ns (12.979%)  route 8.877ns (87.021%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[28]/C
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[28]/Q
                         net (fo=3, routed)           0.707     1.163    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[28]
    SLICE_X45Y115        LUT4 (Prop_lut4_I1_O)        0.124     1.287 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.952     2.239    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X45Y113        LUT5 (Prop_lut5_I1_O)        0.124     2.363 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=128, routed)         1.813     4.176    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X37Y100        LUT5 (Prop_lut5_I1_O)        0.124     4.300 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg[5]_i_1/O
                         net (fo=11, routed)          1.963     6.262    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg_reg[5]
    SLICE_X15Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.386 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[5]_i_2/O
                         net (fo=4, routed)           0.754     7.140    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state_reg[5]
    SLICE_X12Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.264 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_ready_i_4/O
                         net (fo=6, routed)           1.002     8.267    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[1]_3
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.391 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4/O
                         net (fo=3, routed)           0.413     8.803    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I2_O)        0.124     8.927 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_1/O
                         net (fo=13, routed)          1.274    10.201    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[0]_0[0]
    SLICE_X31Y92         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X31Y92         FDRE (Setup_fdre_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        10.201ns  (logic 1.324ns (12.979%)  route 8.877ns (87.021%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[28]/C
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[28]/Q
                         net (fo=3, routed)           0.707     1.163    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[28]
    SLICE_X45Y115        LUT4 (Prop_lut4_I1_O)        0.124     1.287 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.952     2.239    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X45Y113        LUT5 (Prop_lut5_I1_O)        0.124     2.363 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=128, routed)         1.813     4.176    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X37Y100        LUT5 (Prop_lut5_I1_O)        0.124     4.300 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg[5]_i_1/O
                         net (fo=11, routed)          1.963     6.262    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg_reg[5]
    SLICE_X15Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.386 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[5]_i_2/O
                         net (fo=4, routed)           0.754     7.140    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state_reg[5]
    SLICE_X12Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.264 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_ready_i_4/O
                         net (fo=6, routed)           1.002     8.267    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[1]_3
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.391 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4/O
                         net (fo=3, routed)           0.413     8.803    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I2_O)        0.124     8.927 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_1/O
                         net (fo=13, routed)          1.274    10.201    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[0]_0[0]
    SLICE_X31Y92         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X31Y92         FDRE (Setup_fdre_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        10.035ns  (logic 1.324ns (13.194%)  route 8.711ns (86.806%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[28]/C
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[28]/Q
                         net (fo=3, routed)           0.707     1.163    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[28]
    SLICE_X45Y115        LUT4 (Prop_lut4_I1_O)        0.124     1.287 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.952     2.239    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X45Y113        LUT5 (Prop_lut5_I1_O)        0.124     2.363 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=128, routed)         1.813     4.176    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X37Y100        LUT5 (Prop_lut5_I1_O)        0.124     4.300 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg[5]_i_1/O
                         net (fo=11, routed)          1.963     6.262    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg_reg[5]
    SLICE_X15Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.386 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[5]_i_2/O
                         net (fo=4, routed)           0.754     7.140    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state_reg[5]
    SLICE_X12Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.264 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_ready_i_4/O
                         net (fo=6, routed)           1.002     8.267    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[1]_3
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.391 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4/O
                         net (fo=3, routed)           0.413     8.803    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I2_O)        0.124     8.927 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_1/O
                         net (fo=13, routed)          1.108    10.035    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[0]_0[0]
    SLICE_X29Y92         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X29Y92         FDRE (Setup_fdre_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        10.035ns  (logic 1.324ns (13.194%)  route 8.711ns (86.806%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[28]/C
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.456     0.456 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[28]/Q
                         net (fo=3, routed)           0.707     1.163    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[28]
    SLICE_X45Y115        LUT4 (Prop_lut4_I1_O)        0.124     1.287 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.952     2.239    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X45Y113        LUT5 (Prop_lut5_I1_O)        0.124     2.363 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=128, routed)         1.813     4.176    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X37Y100        LUT5 (Prop_lut5_I1_O)        0.124     4.300 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg[5]_i_1/O
                         net (fo=11, routed)          1.963     6.262    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg_reg[5]
    SLICE_X15Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.386 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state[5]_i_2/O
                         net (fo=4, routed)           0.754     7.140    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_slv_state_reg[5]
    SLICE_X12Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.264 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_ready_i_4/O
                         net (fo=6, routed)           1.002     8.267    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[1]_3
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.391 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4/O
                         net (fo=3, routed)           0.413     8.803    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I2_O)        0.124     8.927 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_1/O
                         net (fo=13, routed)          1.108    10.035    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[0]_0[0]
    SLICE_X29Y92         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X29Y92         FDRE (Setup_fdre_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                  5.760    





---------------------------------------------------------------------------------------------------
From Clock:  slow_out_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.823ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.006ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.823ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_wfe_pend_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        9.924ns  (logic 2.227ns (22.439%)  route 7.697ns (77.561%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=1 LUT6=4)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.983 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=11, routed)          4.198     6.181    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/Interrupt_reg[13]
    SLICE_X15Y82         LUT2 (Prop_lut2_I0_O)        0.124     6.305 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_wfe_pend_i_29/O
                         net (fo=1, routed)           0.846     7.151    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_wfe_pend_i_29_n_0
    SLICE_X15Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.275 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_wfe_pend_i_15/O
                         net (fo=1, routed)           0.677     7.952    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_wfe_pend_i_15_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.076 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_wfe_pend_i_10/O
                         net (fo=1, routed)           0.665     8.741    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_wfe_pend_i_10_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.865 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_wfe_pend_i_6/O
                         net (fo=1, routed)           0.870     9.734    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_wfe_pend_i_6_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.858 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_wfe_pend_i_5/O
                         net (fo=1, routed)           0.442    10.300    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_wfe_pend_i_5_n_0
    SLICE_X35Y79         LUT5 (Prop_lut5_I4_O)        0.124    10.424 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_wfe_pend_i_1/O
                         net (fo=1, routed)           0.000    10.424    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_wfe_pend_i_1_n_0
    SLICE_X35Y79         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_wfe_pend_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.508    18.488    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X35Y79         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_wfe_pend_reg/C
                         clock pessimism              0.000    18.488    
                         clock uncertainty           -0.269    18.218    
    SLICE_X35Y79         FDCE (Setup_fdce_C_D)        0.029    18.247    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_wfe_pend_reg
  -------------------------------------------------------------------
                         required time                         18.247    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  7.823    

Slack (MET) :             8.002ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/iWLAST_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        9.753ns  (logic 1.979ns (20.290%)  route 7.774ns (79.710%))
  Logic Levels:           5  (IBUF=1 LUT5=3 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 18.496 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.983 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=11, routed)          5.599     7.582    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/CFGITCMEN[0]
    SLICE_X44Y55         LUT5 (Prop_lut5_I2_O)        0.124     7.706 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_5/O
                         net (fo=2, routed)           0.605     8.311    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_5_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.435 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_1__0/O
                         net (fo=35, routed)          0.947     9.383    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/NewAddr
    SLICE_X44Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.507 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/iWLAST_i_2__0/O
                         net (fo=1, routed)           0.623    10.129    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/iWLAST_i_2__0_n_0
    SLICE_X45Y51         LUT5 (Prop_lut5_I0_O)        0.124    10.253 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/iWLAST_i_1__0/O
                         net (fo=1, routed)           0.000    10.253    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/WLastNxt
    SLICE_X45Y51         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/iWLAST_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.516    18.496    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X45Y51         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/iWLAST_reg/C
                         clock pessimism              0.000    18.496    
                         clock uncertainty           -0.269    18.226    
    SLICE_X45Y51         FDCE (Setup_fdce_C_D)        0.029    18.255    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/iWLAST_reg
  -------------------------------------------------------------------
                         required time                         18.255    
                         arrival time                         -10.253    
  -------------------------------------------------------------------
                         slack                                  8.002    

Slack (MET) :             8.495ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ABURST_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        9.026ns  (logic 1.731ns (19.176%)  route 7.295ns (80.824%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 18.496 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.983 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=11, routed)          5.599     7.582    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/CFGITCMEN[0]
    SLICE_X44Y55         LUT5 (Prop_lut5_I2_O)        0.124     7.706 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_5/O
                         net (fo=2, routed)           0.605     8.311    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_5_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.435 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_1__0/O
                         net (fo=35, routed)          1.091     9.526    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/NewAddr
    SLICE_X32Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ABURST_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.516    18.496    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X32Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ABURST_reg[0]/C
                         clock pessimism              0.000    18.496    
                         clock uncertainty           -0.269    18.226    
    SLICE_X32Y62         FDCE (Setup_fdce_C_CE)      -0.205    18.021    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ABURST_reg[0]
  -------------------------------------------------------------------
                         required time                         18.021    
                         arrival time                          -9.526    
  -------------------------------------------------------------------
                         slack                                  8.495    

Slack (MET) :             8.560ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/WCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        9.120ns  (logic 1.855ns (20.339%)  route 7.265ns (79.661%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 18.496 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.983 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=11, routed)          5.599     7.582    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/CFGITCMEN[0]
    SLICE_X44Y55         LUT5 (Prop_lut5_I2_O)        0.124     7.706 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_5/O
                         net (fo=2, routed)           0.816     8.522    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_5_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I2_O)        0.124     8.646 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/WCount[3]_i_3/O
                         net (fo=4, routed)           0.454     9.100    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/WCount_reg[3]_2
    SLICE_X44Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.224 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/WCount[3]_i_1__0/O
                         net (fo=2, routed)           0.396     9.620    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/D[3]
    SLICE_X44Y51         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/WCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.516    18.496    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X44Y51         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/WCount_reg[3]/C
                         clock pessimism              0.000    18.496    
                         clock uncertainty           -0.269    18.226    
    SLICE_X44Y51         FDCE (Setup_fdce_C_D)       -0.047    18.179    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/WCount_reg[3]
  -------------------------------------------------------------------
                         required time                         18.179    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  8.560    

Slack (MET) :             8.610ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 1.731ns (19.423%)  route 7.181ns (80.577%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 18.496 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.983 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=11, routed)          5.599     7.582    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/CFGITCMEN[0]
    SLICE_X44Y55         LUT5 (Prop_lut5_I2_O)        0.124     7.706 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_5/O
                         net (fo=2, routed)           0.605     8.311    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_5_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.435 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_1__0/O
                         net (fo=35, routed)          0.976     9.412    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/NewAddr
    SLICE_X31Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.516    18.496    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X31Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[11]/C
                         clock pessimism              0.000    18.496    
                         clock uncertainty           -0.269    18.226    
    SLICE_X31Y62         FDCE (Setup_fdce_C_CE)      -0.205    18.021    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[11]
  -------------------------------------------------------------------
                         required time                         18.021    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                  8.610    

Slack (MET) :             8.610ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 1.731ns (19.423%)  route 7.181ns (80.577%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 18.496 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.983 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=11, routed)          5.599     7.582    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/CFGITCMEN[0]
    SLICE_X44Y55         LUT5 (Prop_lut5_I2_O)        0.124     7.706 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_5/O
                         net (fo=2, routed)           0.605     8.311    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_5_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.435 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_1__0/O
                         net (fo=35, routed)          0.976     9.412    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/NewAddr
    SLICE_X31Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.516    18.496    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X31Y62         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[22]/C
                         clock pessimism              0.000    18.496    
                         clock uncertainty           -0.269    18.226    
    SLICE_X31Y62         FDCE (Setup_fdce_C_CE)      -0.205    18.021    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[22]
  -------------------------------------------------------------------
                         required time                         18.021    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                  8.610    

Slack (MET) :             8.611ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        8.911ns  (logic 1.731ns (19.423%)  route 7.181ns (80.577%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 18.497 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.983 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=11, routed)          5.599     7.582    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/CFGITCMEN[0]
    SLICE_X44Y55         LUT5 (Prop_lut5_I2_O)        0.124     7.706 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_5/O
                         net (fo=2, routed)           0.605     8.311    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_5_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.435 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_1__0/O
                         net (fo=35, routed)          0.976     9.411    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/NewAddr
    SLICE_X31Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.517    18.497    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X31Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[10]/C
                         clock pessimism              0.000    18.497    
                         clock uncertainty           -0.269    18.227    
    SLICE_X31Y61         FDCE (Setup_fdce_C_CE)      -0.205    18.022    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[10]
  -------------------------------------------------------------------
                         required time                         18.022    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  8.611    

Slack (MET) :             8.611ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        8.911ns  (logic 1.731ns (19.423%)  route 7.181ns (80.577%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 18.497 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.983 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=11, routed)          5.599     7.582    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/CFGITCMEN[0]
    SLICE_X44Y55         LUT5 (Prop_lut5_I2_O)        0.124     7.706 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_5/O
                         net (fo=2, routed)           0.605     8.311    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_5_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.435 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_1__0/O
                         net (fo=35, routed)          0.976     9.411    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/NewAddr
    SLICE_X31Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.517    18.497    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X31Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[13]/C
                         clock pessimism              0.000    18.497    
                         clock uncertainty           -0.269    18.227    
    SLICE_X31Y61         FDCE (Setup_fdce_C_CE)      -0.205    18.022    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[13]
  -------------------------------------------------------------------
                         required time                         18.022    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  8.611    

Slack (MET) :             8.611ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        8.911ns  (logic 1.731ns (19.423%)  route 7.181ns (80.577%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 18.497 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.983 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=11, routed)          5.599     7.582    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/CFGITCMEN[0]
    SLICE_X44Y55         LUT5 (Prop_lut5_I2_O)        0.124     7.706 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_5/O
                         net (fo=2, routed)           0.605     8.311    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_5_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.435 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_1__0/O
                         net (fo=35, routed)          0.976     9.411    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/NewAddr
    SLICE_X31Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.517    18.497    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X31Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[6]/C
                         clock pessimism              0.000    18.497    
                         clock uncertainty           -0.269    18.227    
    SLICE_X31Y61         FDCE (Setup_fdce_C_CE)      -0.205    18.022    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[6]
  -------------------------------------------------------------------
                         required time                         18.022    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  8.611    

Slack (MET) :             8.611ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        8.911ns  (logic 1.731ns (19.423%)  route 7.181ns (80.577%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 18.497 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.983 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=11, routed)          5.599     7.582    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/CFGITCMEN[0]
    SLICE_X44Y55         LUT5 (Prop_lut5_I2_O)        0.124     7.706 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_5/O
                         net (fo=2, routed)           0.605     8.311    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_5_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.435 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ADDR[28]_i_1__0/O
                         net (fo=35, routed)          0.976     9.411    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/NewAddr
    SLICE_X31Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.517    18.497    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X31Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[8]/C
                         clock pessimism              0.000    18.497    
                         clock uncertainty           -0.269    18.227    
    SLICE_X31Y61         FDCE (Setup_fdce_C_CE)      -0.205    18.022    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[8]
  -------------------------------------------------------------------
                         required time                         18.022    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  8.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.006ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.251ns (12.555%)  route 1.746ns (87.445%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.751 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=11, routed)          1.746     2.497    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/Interrupt_reg[13]
    SLICE_X36Y81         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.832    -0.841    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X36Y81         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[16]/C
                         clock pessimism              0.000    -0.841    
                         clock uncertainty            0.269    -0.572    
    SLICE_X36Y81         FDCE (Hold_fdce_C_D)         0.063    -0.509    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[16]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  3.006    

Slack (MET) :             3.087ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.296ns (14.032%)  route 1.812ns (85.968%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.751 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=11, routed)          1.812     2.562    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/Interrupt_reg[13]
    SLICE_X31Y81         LUT6 (Prop_lut6_I2_O)        0.045     2.607 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state[16]_i_1/O
                         net (fo=1, routed)           0.000     2.607    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/next_pend_state[16]
    SLICE_X31Y81         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.833    -0.840    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X31Y81         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[16]/C
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.269    -0.571    
    SLICE_X31Y81         FDCE (Hold_fdce_C_D)         0.091    -0.480    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[16]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  3.087    

Slack (MET) :             3.395ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.458ns (20.623%)  route 1.762ns (79.377%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.751 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=11, routed)          1.622     2.373    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/Interrupt_reg[13]
    SLICE_X36Y82         LUT4 (Prop_lut4_I0_O)        0.045     2.418 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.418    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.162     2.580 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0/CO[2]
                         net (fo=18, routed)          0.140     2.719    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we
    SLICE_X36Y81         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.832    -0.841    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X36Y81         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[16]/C
                         clock pessimism              0.000    -0.841    
                         clock uncertainty            0.269    -0.572    
    SLICE_X36Y81         FDCE (Hold_fdce_C_CE)       -0.104    -0.676    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[16]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  3.395    

Slack (MET) :             3.395ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.458ns (20.623%)  route 1.762ns (79.377%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.751 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=11, routed)          1.622     2.373    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/Interrupt_reg[13]
    SLICE_X36Y82         LUT4 (Prop_lut4_I0_O)        0.045     2.418 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.418    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.162     2.580 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0/CO[2]
                         net (fo=18, routed)          0.140     2.719    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we
    SLICE_X36Y81         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.832    -0.841    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X36Y81         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[2]/C
                         clock pessimism              0.000    -0.841    
                         clock uncertainty            0.269    -0.572    
    SLICE_X36Y81         FDCE (Hold_fdce_C_CE)       -0.104    -0.676    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[2]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  3.395    

Slack (MET) :             3.395ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.458ns (20.623%)  route 1.762ns (79.377%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.751 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=11, routed)          1.622     2.373    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/Interrupt_reg[13]
    SLICE_X36Y82         LUT4 (Prop_lut4_I0_O)        0.045     2.418 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.418    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.162     2.580 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0/CO[2]
                         net (fo=18, routed)          0.140     2.719    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we
    SLICE_X37Y81         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.832    -0.841    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X37Y81         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[4]/C
                         clock pessimism              0.000    -0.841    
                         clock uncertainty            0.269    -0.572    
    SLICE_X37Y81         FDCE (Hold_fdce_C_CE)       -0.104    -0.676    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[4]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  3.395    

Slack (MET) :             3.395ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.458ns (20.623%)  route 1.762ns (79.377%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.751 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=11, routed)          1.622     2.373    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/Interrupt_reg[13]
    SLICE_X36Y82         LUT4 (Prop_lut4_I0_O)        0.045     2.418 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.418    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.162     2.580 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0/CO[2]
                         net (fo=18, routed)          0.140     2.719    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we
    SLICE_X37Y81         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.832    -0.841    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X37Y81         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[5]/C
                         clock pessimism              0.000    -0.841    
                         clock uncertainty            0.269    -0.572    
    SLICE_X37Y81         FDCE (Hold_fdce_C_CE)       -0.104    -0.676    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[5]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  3.395    

Slack (MET) :             3.395ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.458ns (20.623%)  route 1.762ns (79.377%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.751 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=11, routed)          1.622     2.373    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/Interrupt_reg[13]
    SLICE_X36Y82         LUT4 (Prop_lut4_I0_O)        0.045     2.418 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.418    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.162     2.580 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0/CO[2]
                         net (fo=18, routed)          0.140     2.719    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we
    SLICE_X37Y81         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.832    -0.841    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X37Y81         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[6]/C
                         clock pessimism              0.000    -0.841    
                         clock uncertainty            0.269    -0.572    
    SLICE_X37Y81         FDCE (Hold_fdce_C_CE)       -0.104    -0.676    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[6]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  3.395    

Slack (MET) :             3.395ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.458ns (20.623%)  route 1.762ns (79.377%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.751 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=11, routed)          1.622     2.373    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/Interrupt_reg[13]
    SLICE_X36Y82         LUT4 (Prop_lut4_I0_O)        0.045     2.418 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.418    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.162     2.580 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0/CO[2]
                         net (fo=18, routed)          0.140     2.719    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we
    SLICE_X37Y81         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.832    -0.841    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X37Y81         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[7]/C
                         clock pessimism              0.000    -0.841    
                         clock uncertainty            0.269    -0.572    
    SLICE_X37Y81         FDCE (Hold_fdce_C_CE)       -0.104    -0.676    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[7]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  3.395    

Slack (MET) :             3.395ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.458ns (20.623%)  route 1.762ns (79.377%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.751 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=11, routed)          1.622     2.373    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/Interrupt_reg[13]
    SLICE_X36Y82         LUT4 (Prop_lut4_I0_O)        0.045     2.418 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.418    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.162     2.580 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0/CO[2]
                         net (fo=18, routed)          0.140     2.719    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we
    SLICE_X37Y81         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.832    -0.841    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X37Y81         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[9]/C
                         clock pessimism              0.000    -0.841    
                         clock uncertainty            0.269    -0.572    
    SLICE_X37Y81         FDCE (Hold_fdce_C_CE)       -0.104    -0.676    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[9]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  3.395    

Slack (MET) :             3.462ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.458ns (20.008%)  route 1.830ns (79.992%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    D14                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.751 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=11, routed)          1.622     2.373    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/Interrupt_reg[13]
    SLICE_X36Y82         LUT4 (Prop_lut4_I0_O)        0.045     2.418 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.418    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0_i_2_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.162     2.580 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0/CO[2]
                         net (fo=18, routed)          0.208     2.787    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we
    SLICE_X36Y82         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.833    -0.840    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X36Y82         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[10]/C
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.269    -0.571    
    SLICE_X36Y82         FDCE (Hold_fdce_C_CE)       -0.104    -0.675    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[10]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  3.462    





---------------------------------------------------------------------------------------------------
From Clock:  qspi_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       11.313ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.313ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.Rx_FIFO_Full_SYNC_SPI2AXI4/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        4.626ns  (logic 0.842ns (18.202%)  route 3.784ns (81.798%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38                                      0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/Q
                         net (fo=6, routed)           1.057     1.476    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X18Y40         LUT2 (Prop_lut2_I1_O)        0.299     1.775 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.159     1.934    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_RECEIVE_FIFO_II/wr_rst_busy
    SLICE_X18Y40         LUT3 (Prop_lut3_I0_O)        0.124     2.058 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/LOGIC_GENERATION_FDR.Rx_FIFO_Full_SYNC_SPI2AXI_i_1/O
                         net (fo=2, routed)           2.568     4.626    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/Rx_FIFO_Full
    SLICE_X13Y90         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.Rx_FIFO_Full_SYNC_SPI2AXI4/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X13Y90         FDRE (Setup_fdre_C_D)       -0.061    15.939    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.Rx_FIFO_Full_SYNC_SPI2AXI4
  -------------------------------------------------------------------
                         required time                         15.939    
                         arrival time                          -4.626    
  -------------------------------------------------------------------
                         slack                                 11.313    

Slack (MET) :             11.840ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.Rx_FIFO_Full_SYNC_SPI2AXI/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        4.093ns  (logic 0.842ns (20.570%)  route 3.251ns (79.430%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38                                      0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/Q
                         net (fo=6, routed)           1.057     1.476    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X18Y40         LUT2 (Prop_lut2_I1_O)        0.299     1.775 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.159     1.934    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_RECEIVE_FIFO_II/wr_rst_busy
    SLICE_X18Y40         LUT3 (Prop_lut3_I0_O)        0.124     2.058 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/LOGIC_GENERATION_FDR.Rx_FIFO_Full_SYNC_SPI2AXI_i_1/O
                         net (fo=2, routed)           2.036     4.093    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/Rx_FIFO_Full
    SLICE_X29Y78         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.Rx_FIFO_Full_SYNC_SPI2AXI/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X29Y78         FDRE (Setup_fdre_C_D)       -0.067    15.933    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.Rx_FIFO_Full_SYNC_SPI2AXI
  -------------------------------------------------------------------
                         required time                         15.933    
                         arrival time                          -4.093    
  -------------------------------------------------------------------
                         slack                                 11.840    

Slack (MET) :             12.058ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.CMD_ERR_S2AX_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        4.019ns  (logic 2.578ns (64.146%)  route 1.441ns (35.854%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y48                                      0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
    RAMB18_X1Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.454 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[0]
                         net (fo=2, routed)           1.441     3.895    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/Look_up_op[0]
    SLICE_X38Y122        LUT2 (Prop_lut2_I1_O)        0.124     4.019 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/LOGIC_GENERATION_FDR.CMD_ERR_S2AX_1_CDC_i_1/O
                         net (fo=1, routed)           0.000     4.019    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/SPISR_0_CMD_Error_int
    SLICE_X38Y122        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.CMD_ERR_S2AX_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X38Y122        FDRE (Setup_fdre_C_D)        0.077    16.077    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.CMD_ERR_S2AX_1_CDC
  -------------------------------------------------------------------
                         required time                         16.077    
                         arrival time                          -4.019    
  -------------------------------------------------------------------
                         slack                                 12.058    

Slack (MET) :             12.432ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.CMD_ERR_S2AX_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        3.597ns  (logic 2.578ns (71.677%)  route 1.019ns (28.323%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16                                      0.000     0.000 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.454 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[0]
                         net (fo=2, routed)           1.019     3.473    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/Look_up_op[0]
    SLICE_X5Y40          LUT2 (Prop_lut2_I1_O)        0.124     3.597 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/LOGIC_GENERATION_FDR.CMD_ERR_S2AX_1_CDC_i_1/O
                         net (fo=1, routed)           0.000     3.597    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/SPISR_0_CMD_Error_int
    SLICE_X5Y40          FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.CMD_ERR_S2AX_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X5Y40          FDRE (Setup_fdre_C_D)        0.029    16.029    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.CMD_ERR_S2AX_1_CDC
  -------------------------------------------------------------------
                         required time                         16.029    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                 12.432    

Slack (MET) :             14.089ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_EMPT_4_SPISR_S2AX_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        1.803ns  (logic 0.456ns (25.293%)  route 1.347ns (74.707%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36                                       0.000     0.000 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
    SLICE_X5Y36          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q
                         net (fo=13, routed)          1.347     1.803    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/empty
    SLICE_X4Y44          FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_EMPT_4_SPISR_S2AX_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)       -0.108    15.892    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_EMPT_4_SPISR_S2AX_1_CDC
  -------------------------------------------------------------------
                         required time                         15.892    
                         arrival time                          -1.803    
  -------------------------------------------------------------------
                         slack                                 14.089    

Slack (MET) :             14.273ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_EMPT_4_SPISR_S2AX_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        1.711ns  (logic 0.456ns (26.653%)  route 1.255ns (73.347%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132                                      0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
    SLICE_X1Y132         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q
                         net (fo=14, routed)          1.255     1.711    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/empty
    SLICE_X14Y134        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_EMPT_4_SPISR_S2AX_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X14Y134        FDRE (Setup_fdre_C_D)       -0.016    15.984    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_EMPT_4_SPISR_S2AX_1_CDC
  -------------------------------------------------------------------
                         required time                         15.984    
                         arrival time                          -1.711    
  -------------------------------------------------------------------
                         slack                                 14.273    

Slack (MET) :             14.772ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_EMPT_4_SPISR_S2AX_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        1.161ns  (logic 0.518ns (44.605%)  route 0.643ns (55.395%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y127                                     0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
    SLICE_X34Y127        FDSE (Prop_fdse_C_Q)         0.518     0.518 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q
                         net (fo=13, routed)          0.643     1.161    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/empty
    SLICE_X40Y129        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_EMPT_4_SPISR_S2AX_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X40Y129        FDRE (Setup_fdre_C_D)       -0.067    15.933    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_EMPT_4_SPISR_S2AX_1_CDC
  -------------------------------------------------------------------
                         required time                         15.933    
                         arrival time                          -1.161    
  -------------------------------------------------------------------
                         slack                                 14.772    

Slack (MET) :             14.778ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        1.119ns  (logic 0.456ns (40.750%)  route 0.663ns (59.250%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42                                       0.000     0.000 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg/C
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg/Q
                         net (fo=2, routed)           0.663     1.119    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg_n_0
    SLICE_X4Y44          FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)       -0.103    15.897    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_1_CDC
  -------------------------------------------------------------------
                         required time                         15.897    
                         arrival time                          -1.119    
  -------------------------------------------------------------------
                         slack                                 14.778    

Slack (MET) :             14.825ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        1.119ns  (logic 0.456ns (40.744%)  route 0.663ns (59.256%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42                                       0.000     0.000 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/C
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/Q
                         net (fo=1, routed)           0.663     1.119    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/prmry_in
    SLICE_X6Y43          FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X6Y43          FDRE (Setup_fdre_C_D)       -0.056    15.944    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to
  -------------------------------------------------------------------
                         required time                         15.944    
                         arrival time                          -1.119    
  -------------------------------------------------------------------
                         slack                                 14.825    

Slack (MET) :             14.859ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        1.038ns  (logic 0.456ns (43.937%)  route 0.582ns (56.063%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134                                     0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg/C
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg/Q
                         net (fo=2, routed)           0.582     1.038    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg_n_0
    SLICE_X43Y134        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X43Y134        FDRE (Setup_fdre_C_D)       -0.103    15.897    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_1_CDC
  -------------------------------------------------------------------
                         required time                         15.897    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                 14.859    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack       12.542ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        3.413ns  (logic 0.580ns (16.992%)  route 2.833ns (83.008%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78                                       0.000     0.000 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg/C
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg/Q
                         net (fo=31, routed)          1.930     2.386    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/bus2ip_reset_ipif_inverted
    SLICE_X4Y46          LUT2 (Prop_lut2_I1_O)        0.124     2.510 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_SYNC_AX2S_1_i_1/O
                         net (fo=116, routed)         0.903     3.413    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/reset2ip_reset_int
    SLICE_X6Y42          FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X6Y42          FDRE (Setup_fdre_C_D)       -0.045    15.955    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1
  -------------------------------------------------------------------
                         required time                         15.955    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.562ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        3.380ns  (logic 0.580ns (17.157%)  route 2.800ns (82.843%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y134                                     0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg/C
    SLICE_X29Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg/Q
                         net (fo=32, routed)          1.223     1.679    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/bus2ip_reset_ipif_inverted
    SLICE_X13Y139        LUT2 (Prop_lut2_I1_O)        0.124     1.803 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_SYNC_AX2S_1_i_1/O
                         net (fo=111, routed)         1.577     3.380    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/reset2ip_reset_int
    SLICE_X9Y132         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X9Y132         FDRE (Setup_fdre_C_D)       -0.058    15.942    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1
  -------------------------------------------------------------------
                         required time                         15.942    
                         arrival time                          -3.380    
  -------------------------------------------------------------------
                         slack                                 12.562    

Slack (MET) :             13.438ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        2.504ns  (logic 0.518ns (20.688%)  route 1.986ns (79.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35                                      0.000     0.000 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
    SLICE_X10Y35         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q
                         net (fo=7, routed)           1.986     2.504    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/prmry_in
    SLICE_X6Y42          FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X6Y42          FDRE (Setup_fdre_C_D)       -0.058    15.942    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to
  -------------------------------------------------------------------
                         required time                         15.942    
                         arrival time                          -2.504    
  -------------------------------------------------------------------
                         slack                                 13.438    

Slack (MET) :             13.563ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        2.344ns  (logic 0.580ns (24.748%)  route 1.764ns (75.252%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y131                                     0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg/C
    SLICE_X43Y131        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg/Q
                         net (fo=31, routed)          1.424     1.880    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/bus2ip_reset_ipif_inverted
    SLICE_X44Y133        LUT2 (Prop_lut2_I1_O)        0.124     2.004 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_SYNC_AX2S_1_i_1/O
                         net (fo=113, routed)         0.340     2.344    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/reset2ip_reset_int
    SLICE_X45Y131        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X45Y131        FDRE (Setup_fdre_C_D)       -0.093    15.907    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1
  -------------------------------------------------------------------
                         required time                         15.907    
                         arrival time                          -2.344    
  -------------------------------------------------------------------
                         slack                                 13.563    

Slack (MET) :             13.886ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[6].SPICR_data_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_3_CPOL_AX2S_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        2.060ns  (logic 0.518ns (25.145%)  route 1.542ns (74.855%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y132                                     0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[6].SPICR_data_int_reg[6]/C
    SLICE_X12Y132        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[6].SPICR_data_int_reg[6]/Q
                         net (fo=2, routed)           1.542     2.060    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/spicr_3_cpol_frm_axi_clk
    SLICE_X2Y135         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_3_CPOL_AX2S_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X2Y135         FDRE (Setup_fdre_C_D)       -0.054    15.946    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_3_CPOL_AX2S_1_CDC
  -------------------------------------------------------------------
                         required time                         15.946    
                         arrival time                          -2.060    
  -------------------------------------------------------------------
                         slack                                 13.886    

Slack (MET) :             13.941ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[7].SPI_TRISTATE_CONTROL_I/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[1].SPICR_BITS_7_8_AX2S_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        1.992ns  (logic 0.456ns (22.894%)  route 1.536ns (77.106%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84                                      0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[7].SPI_TRISTATE_CONTROL_I/C
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[7].SPI_TRISTATE_CONTROL_I/Q
                         net (fo=1, routed)           1.536     1.992    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/spicr_bits_7_8_frm_axi_clk[1]
    SLICE_X33Y106        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[1].SPICR_BITS_7_8_AX2S_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X33Y106        FDRE (Setup_fdre_C_D)       -0.067    15.933    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[1].SPICR_BITS_7_8_AX2S_1_CDC
  -------------------------------------------------------------------
                         required time                         15.933    
                         arrival time                          -1.992    
  -------------------------------------------------------------------
                         slack                                 13.941    

Slack (MET) :             13.975ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.XIP_CR_I/XIPCR_data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.CPHA_SYNC_AXI2SPI/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        1.920ns  (logic 0.456ns (23.747%)  route 1.464ns (76.253%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113                                     0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.XIP_CR_I/XIPCR_data_int_reg[0]/C
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.XIP_CR_I/XIPCR_data_int_reg[0]/Q
                         net (fo=4, routed)           1.464     1.920    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/XIPCR_0_CPHA_int
    SLICE_X29Y98         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.CPHA_SYNC_AXI2SPI/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X29Y98         FDRE (Setup_fdre_C_D)       -0.105    15.895    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.CPHA_SYNC_AXI2SPI
  -------------------------------------------------------------------
                         required time                         15.895    
                         arrival time                          -1.920    
  -------------------------------------------------------------------
                         slack                                 13.975    

Slack (MET) :             14.035ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[8].SPI_TRISTATE_CONTROL_I/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[0].SPICR_BITS_7_8_AX2S_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        1.898ns  (logic 0.456ns (24.025%)  route 1.442ns (75.975%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64                                      0.000     0.000 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[8].SPI_TRISTATE_CONTROL_I/C
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[8].SPI_TRISTATE_CONTROL_I/Q
                         net (fo=1, routed)           1.442     1.898    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/spicr_bits_7_8_frm_axi_clk[0]
    SLICE_X5Y52          FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[0].SPICR_BITS_7_8_AX2S_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X5Y52          FDRE (Setup_fdre_C_D)       -0.067    15.933    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[0].SPICR_BITS_7_8_AX2S_1_CDC
  -------------------------------------------------------------------
                         required time                         15.933    
                         arrival time                          -1.898    
  -------------------------------------------------------------------
                         slack                                 14.035    

Slack (MET) :             14.046ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.XIP_CR_I/XIPCR_data_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.CPOL_SYNC_AXI2SPI/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        1.846ns  (logic 0.456ns (24.708%)  route 1.390ns (75.292%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y114                                     0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.XIP_CR_I/XIPCR_data_int_reg[1]/C
    SLICE_X32Y114        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.XIP_CR_I/XIPCR_data_int_reg[1]/Q
                         net (fo=4, routed)           1.390     1.846    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/XIPCR_1_CPOL_int
    SLICE_X29Y98         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.CPOL_SYNC_AXI2SPI/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X29Y98         FDRE (Setup_fdre_C_D)       -0.108    15.892    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.CPOL_SYNC_AXI2SPI
  -------------------------------------------------------------------
                         required time                         15.892    
                         arrival time                          -1.846    
  -------------------------------------------------------------------
                         slack                                 14.046    

Slack (MET) :             14.138ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/AXI_24_BIT_ADDR_STORE_GEN.Transmit_addr_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.TRANS_ADDR_SYNC_GEN[7].TRANS_ADDR_SYNC_AXI2SPI_CDC/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        1.625ns  (logic 0.419ns (25.789%)  route 1.206ns (74.211%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70                                      0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/AXI_24_BIT_ADDR_STORE_GEN.Transmit_addr_int_reg[7]/C
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/AXI_24_BIT_ADDR_STORE_GEN.Transmit_addr_int_reg[7]/Q
                         net (fo=1, routed)           1.206     1.625    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/Q[7]
    SLICE_X5Y83          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.TRANS_ADDR_SYNC_GEN[7].TRANS_ADDR_SYNC_AXI2SPI_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X5Y83          FDRE (Setup_fdre_C_D)       -0.237    15.763    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.TRANS_ADDR_SYNC_GEN[7].TRANS_ADDR_SYNC_AXI2SPI_CDC
  -------------------------------------------------------------------
                         required time                         15.763    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 14.138    





---------------------------------------------------------------------------------------------------
From Clock:  dap_qspi_clk
  To Clock:  qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[6]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 1.483ns (58.171%)  route 1.066ns (41.829%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.647    -0.893    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.926     1.551    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X15Y121        LUT3 (Prop_lut3_I1_O)        0.124     1.675 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           2.118     3.793    DAPLink_tri_o_IBUF__0[9]
    F16                  OBUF (Prop_obuf_I_O)         2.990     6.783 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.783    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.283    
    F18                                               0.000    15.283 r  DAPLink_tri_o[6] (INOUT)
                         net (fo=1, unset)            0.000    15.283    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IO
    F18                  IBUF (Prop_ibuf_I_O)         1.483    16.766 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IBUF/O
                         net (fo=2, routed)           1.066    17.832    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    SLICE_X0Y108         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.588    18.567    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X0Y108         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
                         clock pessimism              0.480    19.048    
                         clock uncertainty           -0.451    18.597    
    SLICE_X0Y108         FDRE (Setup_fdre_C_D)       -0.095    18.502    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                         18.502    
                         arrival time                         -17.832    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[5]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.483ns (62.337%)  route 0.896ns (37.663%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 18.560 - 20.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.647    -0.893    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.926     1.551    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X15Y121        LUT3 (Prop_lut3_I1_O)        0.124     1.675 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           2.118     3.793    DAPLink_tri_o_IBUF__0[9]
    F16                  OBUF (Prop_obuf_I_O)         2.990     6.783 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.783    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.283    
    E17                                               0.000    15.283 r  DAPLink_tri_o[5] (INOUT)
                         net (fo=1, unset)            0.000    15.283    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IO
    E17                  IBUF (Prop_ibuf_I_O)         1.483    16.766 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IBUF/O
                         net (fo=2, routed)           0.896    17.662    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    SLICE_X0Y117         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.581    18.560    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X0Y117         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.480    19.041    
                         clock uncertainty           -0.451    18.590    
    SLICE_X0Y117         FDRE (Setup_fdre_C_D)       -0.081    18.509    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -17.662    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[7]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.489ns (62.279%)  route 0.902ns (37.721%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.647    -0.893    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.926     1.551    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X15Y121        LUT3 (Prop_lut3_I1_O)        0.124     1.675 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           2.118     3.793    DAPLink_tri_o_IBUF__0[9]
    F16                  OBUF (Prop_obuf_I_O)         2.990     6.783 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.783    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.283    
    G18                                               0.000    15.283 r  DAPLink_tri_o[7] (INOUT)
                         net (fo=1, unset)            0.000    15.283    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IO
    G18                  IBUF (Prop_ibuf_I_O)         1.489    16.772 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IBUF/O
                         net (fo=2, routed)           0.902    17.674    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    SLICE_X0Y108         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.588    18.567    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X0Y108         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
                         clock pessimism              0.480    19.048    
                         clock uncertainty           -0.451    18.597    
    SLICE_X0Y108         FDRE (Setup_fdre_C_D)       -0.047    18.550    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                         18.550    
                         arrival time                         -17.674    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[4]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 1.481ns (66.106%)  route 0.760ns (33.894%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 18.560 - 20.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.647    -0.893    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.926     1.551    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X15Y121        LUT3 (Prop_lut3_I1_O)        0.124     1.675 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           2.118     3.793    DAPLink_tri_o_IBUF__0[9]
    F16                  OBUF (Prop_obuf_I_O)         2.990     6.783 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.783    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.283    
    D17                                               0.000    15.283 r  DAPLink_tri_o[4] (INOUT)
                         net (fo=1, unset)            0.000    15.283    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IO
    D17                  IBUF (Prop_ibuf_I_O)         1.481    16.765 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IBUF/O
                         net (fo=2, routed)           0.760    17.524    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    SLICE_X0Y117         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.581    18.560    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X0Y117         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
                         clock pessimism              0.480    19.041    
                         clock uncertainty           -0.451    18.590    
    SLICE_X0Y117         FDRE (Setup_fdre_C_D)       -0.067    18.523    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                         18.523    
                         arrival time                         -17.524    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.792ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[5]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 1.483ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.647    -0.893    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.926     1.551    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X15Y121        LUT3 (Prop_lut3_I1_O)        0.124     1.675 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           2.118     3.793    DAPLink_tri_o_IBUF__0[9]
    F16                  OBUF (Prop_obuf_I_O)         2.990     6.783 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.783    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.283    
    E17                                               0.000    15.283 r  DAPLink_tri_o[5] (INOUT)
                         net (fo=1, unset)            0.000    15.283    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IO
    E17                  IBUF (Prop_ibuf_I_O)         1.483    16.766 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IBUF/O
                         net (fo=2, routed)           0.000    16.766    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y118        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.560    18.540    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y118        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.480    19.020    
                         clock uncertainty           -0.451    18.569    
    ILOGIC_X0Y118        FDRE (Setup_fdre_C_D)       -0.011    18.558    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         18.558    
                         arrival time                         -16.766    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             1.792ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[7]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 1.489ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 18.546 - 20.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.647    -0.893    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.926     1.551    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X15Y121        LUT3 (Prop_lut3_I1_O)        0.124     1.675 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           2.118     3.793    DAPLink_tri_o_IBUF__0[9]
    F16                  OBUF (Prop_obuf_I_O)         2.990     6.783 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.783    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.283    
    G18                                               0.000    15.283 r  DAPLink_tri_o[7] (INOUT)
                         net (fo=1, unset)            0.000    15.283    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IO
    G18                  IBUF (Prop_ibuf_I_O)         1.489    16.772 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IBUF/O
                         net (fo=2, routed)           0.000    16.772    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    ILOGIC_X0Y106        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.566    18.546    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y106        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
                         clock pessimism              0.480    19.026    
                         clock uncertainty           -0.451    18.575    
    ILOGIC_X0Y106        FDRE (Setup_fdre_C_D)       -0.011    18.564    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                         -16.772    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             1.794ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[4]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 1.481ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.647    -0.893    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.926     1.551    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X15Y121        LUT3 (Prop_lut3_I1_O)        0.124     1.675 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           2.118     3.793    DAPLink_tri_o_IBUF__0[9]
    F16                  OBUF (Prop_obuf_I_O)         2.990     6.783 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.783    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.283    
    D17                                               0.000    15.283 r  DAPLink_tri_o[4] (INOUT)
                         net (fo=1, unset)            0.000    15.283    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IO
    D17                  IBUF (Prop_ibuf_I_O)         1.481    16.765 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IBUF/O
                         net (fo=2, routed)           0.000    16.765    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X0Y117        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.560    18.540    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y117        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
                         clock pessimism              0.480    19.020    
                         clock uncertainty           -0.451    18.569    
    ILOGIC_X0Y117        FDRE (Setup_fdre_C_D)       -0.011    18.558    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                         18.558    
                         arrival time                         -16.765    
  -------------------------------------------------------------------
                         slack                                  1.794    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[6]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 1.483ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 18.546 - 20.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.647    -0.893    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.375 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.926     1.551    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X15Y121        LUT3 (Prop_lut3_I1_O)        0.124     1.675 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           2.118     3.793    DAPLink_tri_o_IBUF__0[9]
    F16                  OBUF (Prop_obuf_I_O)         2.990     6.783 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.783    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.283    
    F18                                               0.000    15.283 r  DAPLink_tri_o[6] (INOUT)
                         net (fo=1, unset)            0.000    15.283    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IO
    F18                  IBUF (Prop_ibuf_I_O)         1.483    16.766 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IBUF/O
                         net (fo=2, routed)           0.000    16.766    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    ILOGIC_X0Y105        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.566    18.546    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y105        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
                         clock pessimism              0.480    19.026    
                         clock uncertainty           -0.451    18.575    
    ILOGIC_X0Y105        FDRE (Setup_fdre_C_D)       -0.011    18.564    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                         -16.766    
  -------------------------------------------------------------------
                         slack                                  1.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.086ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[6]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.251ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.575    -0.589    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.758     0.332    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X15Y121        LUT3 (Prop_lut3_I1_O)        0.045     0.377 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.564     0.942    DAPLink_tri_o_IBUF__0[9]
    F16                  OBUF (Prop_obuf_I_O)         1.111     2.053 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.053    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     4.053    
    F18                                               0.000     4.053 r  DAPLink_tri_o[6] (INOUT)
                         net (fo=1, unset)            0.000     4.053    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IO
    F18                  IBUF (Prop_ibuf_I_O)         0.251     4.303 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IBUF/O
                         net (fo=2, routed)           0.000     4.303    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    ILOGIC_X0Y105        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.863    -0.810    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y105        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
                         clock pessimism              0.509    -0.301    
                         clock uncertainty            0.451     0.149    
    ILOGIC_X0Y105        FDRE (Hold_fdre_C_D)         0.068     0.217    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           4.303    
  -------------------------------------------------------------------
                         slack                                  4.086    

Slack (MET) :             4.088ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[4]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.249ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.575    -0.589    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.758     0.332    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X15Y121        LUT3 (Prop_lut3_I1_O)        0.045     0.377 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.564     0.942    DAPLink_tri_o_IBUF__0[9]
    F16                  OBUF (Prop_obuf_I_O)         1.111     2.053 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.053    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     4.053    
    D17                                               0.000     4.053 r  DAPLink_tri_o[4] (INOUT)
                         net (fo=1, unset)            0.000     4.053    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IO
    D17                  IBUF (Prop_ibuf_I_O)         0.249     4.302 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IBUF/O
                         net (fo=2, routed)           0.000     4.302    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X0Y117        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.859    -0.814    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y117        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
                         clock pessimism              0.509    -0.305    
                         clock uncertainty            0.451     0.145    
    ILOGIC_X0Y117        FDRE (Hold_fdre_C_D)         0.068     0.213    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           4.302    
  -------------------------------------------------------------------
                         slack                                  4.088    

Slack (MET) :             4.090ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[5]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.251ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.575    -0.589    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.758     0.332    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X15Y121        LUT3 (Prop_lut3_I1_O)        0.045     0.377 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.564     0.942    DAPLink_tri_o_IBUF__0[9]
    F16                  OBUF (Prop_obuf_I_O)         1.111     2.053 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.053    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     4.053    
    E17                                               0.000     4.053 r  DAPLink_tri_o[5] (INOUT)
                         net (fo=1, unset)            0.000     4.053    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IO
    E17                  IBUF (Prop_ibuf_I_O)         0.251     4.303 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IBUF/O
                         net (fo=2, routed)           0.000     4.303    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y118        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.859    -0.814    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y118        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.509    -0.305    
                         clock uncertainty            0.451     0.145    
    ILOGIC_X0Y118        FDRE (Hold_fdre_C_D)         0.068     0.213    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           4.303    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.092ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[7]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.256ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.575    -0.589    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.758     0.332    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X15Y121        LUT3 (Prop_lut3_I1_O)        0.045     0.377 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.564     0.942    DAPLink_tri_o_IBUF__0[9]
    F16                  OBUF (Prop_obuf_I_O)         1.111     2.053 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.053    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     4.053    
    G18                                               0.000     4.053 r  DAPLink_tri_o[7] (INOUT)
                         net (fo=1, unset)            0.000     4.053    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IO
    G18                  IBUF (Prop_ibuf_I_O)         0.256     4.309 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IBUF/O
                         net (fo=2, routed)           0.000     4.309    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    ILOGIC_X0Y106        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.863    -0.810    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y106        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
                         clock pessimism              0.509    -0.301    
                         clock uncertainty            0.451     0.149    
    ILOGIC_X0Y106        FDRE (Hold_fdre_C_D)         0.068     0.217    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           4.309    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.382ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[4]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.249ns (45.420%)  route 0.300ns (54.580%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.575    -0.589    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.758     0.332    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X15Y121        LUT3 (Prop_lut3_I1_O)        0.045     0.377 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.564     0.942    DAPLink_tri_o_IBUF__0[9]
    F16                  OBUF (Prop_obuf_I_O)         1.111     2.053 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.053    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     4.053    
    D17                                               0.000     4.053 r  DAPLink_tri_o[4] (INOUT)
                         net (fo=1, unset)            0.000     4.053    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IO
    D17                  IBUF (Prop_ibuf_I_O)         0.249     4.302 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IBUF/O
                         net (fo=2, routed)           0.300     4.601    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    SLICE_X0Y117         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.863    -0.810    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X0Y117         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
                         clock pessimism              0.509    -0.301    
                         clock uncertainty            0.451     0.149    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.070     0.219    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                         -0.219    
                         arrival time                           4.601    
  -------------------------------------------------------------------
                         slack                                  4.382    

Slack (MET) :             4.420ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[5]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.251ns (43.024%)  route 0.332ns (56.976%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.575    -0.589    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.758     0.332    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X15Y121        LUT3 (Prop_lut3_I1_O)        0.045     0.377 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.564     0.942    DAPLink_tri_o_IBUF__0[9]
    F16                  OBUF (Prop_obuf_I_O)         1.111     2.053 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.053    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     4.053    
    E17                                               0.000     4.053 r  DAPLink_tri_o[5] (INOUT)
                         net (fo=1, unset)            0.000     4.053    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IO
    E17                  IBUF (Prop_ibuf_I_O)         0.251     4.303 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IBUF/O
                         net (fo=2, routed)           0.332     4.635    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    SLICE_X0Y117         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.863    -0.810    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X0Y117         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.509    -0.301    
                         clock uncertainty            0.451     0.149    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.066     0.215    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           4.635    
  -------------------------------------------------------------------
                         slack                                  4.420    

Slack (MET) :             4.437ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[7]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.256ns (41.623%)  route 0.360ns (58.377%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.575    -0.589    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.758     0.332    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X15Y121        LUT3 (Prop_lut3_I1_O)        0.045     0.377 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.564     0.942    DAPLink_tri_o_IBUF__0[9]
    F16                  OBUF (Prop_obuf_I_O)         1.111     2.053 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.053    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     4.053    
    G18                                               0.000     4.053 r  DAPLink_tri_o[7] (INOUT)
                         net (fo=1, unset)            0.000     4.053    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IO
    G18                  IBUF (Prop_ibuf_I_O)         0.256     4.309 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IBUF/O
                         net (fo=2, routed)           0.360     4.669    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    SLICE_X0Y108         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.870    -0.803    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X0Y108         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
                         clock pessimism              0.509    -0.294    
                         clock uncertainty            0.451     0.156    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.075     0.231    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                         -0.231    
                         arrival time                           4.669    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.539ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[6]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.251ns (36.386%)  route 0.438ns (63.614%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.575    -0.589    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.758     0.332    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X15Y121        LUT3 (Prop_lut3_I1_O)        0.045     0.377 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.564     0.942    DAPLink_tri_o_IBUF__0[9]
    F16                  OBUF (Prop_obuf_I_O)         1.111     2.053 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.053    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     4.053    
    F18                                               0.000     4.053 r  DAPLink_tri_o[6] (INOUT)
                         net (fo=1, unset)            0.000     4.053    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IO
    F18                  IBUF (Prop_ibuf_I_O)         0.251     4.303 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IBUF/O
                         net (fo=2, routed)           0.438     4.742    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    SLICE_X0Y108         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.870    -0.803    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X0Y108         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
                         clock pessimism              0.509    -0.294    
                         clock uncertainty            0.451     0.156    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.046     0.202    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           4.742    
  -------------------------------------------------------------------
                         slack                                  4.539    





---------------------------------------------------------------------------------------------------
From Clock:  dap_spi_clk
  To Clock:  qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.762ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[1]
                            (input port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_spi_clk rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 1.500ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -3.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 18.546 - 20.000 ) 
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_spi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.709    -0.831    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y113        FDRE (Prop_fdre_C_Q)         0.472    -0.359 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.358    DAPLink_tri_o_IBUF__0[3]
    G17                  OBUF (Prop_obuf_I_O)         2.989     2.631 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.631    DAPLink_tri_o[3]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    11.131    
    D18                                               0.000    11.131 r  DAPLink_tri_o[1] (INOUT)
                         net (fo=0)                   0.000    11.131    DAPLink_tri_o[1]
    D18                  IBUF (Prop_ibuf_I_O)         1.500    12.632 r  DAPLink_tri_o_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000    12.632    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y107        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.566    18.546    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y107        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.480    19.026    
                         clock uncertainty           -0.451    18.575    
    ILOGIC_X0Y107        FDRE (Setup_fdre_C_D)       -0.011    18.564    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                         -12.632    
  -------------------------------------------------------------------
                         slack                                  5.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.762ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[1]
                            (input port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_spi_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.268ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_spi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.588    -0.576    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y113        FDRE (Prop_fdre_C_Q)         0.177    -0.399 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.398    DAPLink_tri_o_IBUF__0[3]
    G17                  OBUF (Prop_obuf_I_O)         1.110     0.712 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.712    DAPLink_tri_o[3]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     2.712    
    D18                                               0.000     2.712 r  DAPLink_tri_o[1] (INOUT)
                         net (fo=0)                   0.000     2.712    DAPLink_tri_o[1]
    D18                  IBUF (Prop_ibuf_I_O)         0.268     2.980 r  DAPLink_tri_o_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     2.980    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y107        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.863    -0.810    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y107        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.509    -0.301    
                         clock uncertainty            0.451     0.149    
    ILOGIC_X0Y107        FDRE (Hold_fdre_C_D)         0.068     0.217    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  2.762    





---------------------------------------------------------------------------------------------------
From Clock:  qspi_clk
  To Clock:  dap_qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.587ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.660ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO1_T/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[5]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        19.591ns  (logic 4.195ns (21.412%)  route 15.396ns (78.588%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        6.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 25.294 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.612    -0.928    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X38Y118        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO1_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118        FDRE (Prop_fdre_C_Q)         0.518    -0.410 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO1_T/Q
                         net (fo=1, routed)           6.280     5.870    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_q1_t
    SLICE_X13Y118        LUT4 (Prop_lut4_I3_O)        0.124     5.994 f  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/shield_41_to_26_IOBUF[31]_inst_i_3/O
                         net (fo=1, routed)           9.116    15.110    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/T
    E17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.553    18.663 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.663    DAPLink_tri_o[5]
    E17                                                               r  DAPLink_tri_o[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.527    18.507    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.418    18.925 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.621    20.545    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X15Y121        LUT3 (Prop_lut3_I1_O)        0.100    20.645 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.833    22.479    DAPLink_tri_o_IBUF__0[9]
    F16                  OBUF (Prop_obuf_I_O)         2.815    25.294 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    25.294    DAPLink_tri_o[9]
    F16                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.480    25.774    
                         clock uncertainty           -0.451    25.323    
                         output delay                -2.000    23.323    
  -------------------------------------------------------------------
                         required time                         23.323    
                         arrival time                         -18.663    
  -------------------------------------------------------------------
                         slack                                  4.660    

Slack (MET) :             4.793ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO2_T/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[6]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        19.457ns  (logic 4.133ns (21.242%)  route 15.324ns (78.758%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        6.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 25.294 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.613    -0.927    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X37Y118        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO2_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.471 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO2_T/Q
                         net (fo=1, routed)           6.022     5.551    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_q2_t
    SLICE_X13Y117        LUT4 (Prop_lut4_I3_O)        0.124     5.675 f  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/shield_41_to_26_IOBUF[32]_inst_i_3/O
                         net (fo=1, routed)           9.302    14.977    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/T
    F18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.553    18.530 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.530    DAPLink_tri_o[6]
    F18                                                               r  DAPLink_tri_o[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.527    18.507    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.418    18.925 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.621    20.545    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X15Y121        LUT3 (Prop_lut3_I1_O)        0.100    20.645 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.833    22.479    DAPLink_tri_o_IBUF__0[9]
    F16                  OBUF (Prop_obuf_I_O)         2.815    25.294 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    25.294    DAPLink_tri_o[9]
    F16                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.480    25.774    
                         clock uncertainty           -0.451    25.323    
                         output delay                -2.000    23.323    
  -------------------------------------------------------------------
                         required time                         23.323    
                         arrival time                         -18.530    
  -------------------------------------------------------------------
                         slack                                  4.793    

Slack (MET) :             4.905ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[4]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        19.348ns  (logic 4.116ns (21.275%)  route 15.232ns (78.725%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        6.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 25.294 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.610    -0.930    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X36Y121        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y121        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_reg/Q
                         net (fo=2, routed)           6.363     5.889    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_q0_o
    SLICE_X14Y117        LUT3 (Prop_lut3_I0_O)        0.124     6.013 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst_i_1/O
                         net (fo=1, routed)           8.869    14.882    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/I
    D17                  OBUFT (Prop_obuft_I_O)       3.536    18.418 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.418    DAPLink_tri_o[4]
    D17                                                               r  DAPLink_tri_o[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.527    18.507    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.418    18.925 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.621    20.545    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X15Y121        LUT3 (Prop_lut3_I1_O)        0.100    20.645 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.833    22.479    DAPLink_tri_o_IBUF__0[9]
    F16                  OBUF (Prop_obuf_I_O)         2.815    25.294 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    25.294    DAPLink_tri_o[9]
    F16                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.480    25.774    
                         clock uncertainty           -0.451    25.323    
                         output delay                -2.000    23.323    
  -------------------------------------------------------------------
                         required time                         23.323    
                         arrival time                         -18.418    
  -------------------------------------------------------------------
                         slack                                  4.905    

Slack (MET) :             5.052ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO3_T/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[7]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        19.199ns  (logic 4.139ns (21.558%)  route 15.060ns (78.442%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        6.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 25.294 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.613    -0.927    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X37Y118        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO3_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.471 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO3_T/Q
                         net (fo=1, routed)           6.210     5.739    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_q3_t
    SLICE_X13Y117        LUT4 (Prop_lut4_I3_O)        0.124     5.863 f  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/shield_41_to_26_IOBUF[33]_inst_i_3/O
                         net (fo=1, routed)           8.850    14.713    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/T
    G18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.559    18.272 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.272    DAPLink_tri_o[7]
    G18                                                               r  DAPLink_tri_o[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.527    18.507    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.418    18.925 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.621    20.545    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X15Y121        LUT3 (Prop_lut3_I1_O)        0.100    20.645 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.833    22.479    DAPLink_tri_o_IBUF__0[9]
    F16                  OBUF (Prop_obuf_I_O)         2.815    25.294 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    25.294    DAPLink_tri_o[9]
    F16                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.480    25.774    
                         clock uncertainty           -0.451    25.323    
                         output delay                -2.000    23.323    
  -------------------------------------------------------------------
                         required time                         23.323    
                         arrival time                         -18.272    
  -------------------------------------------------------------------
                         slack                                  5.052    

Slack (MET) :             5.756ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SS_O_24_BIT_ADDR_GEN.SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[10]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        18.539ns  (logic 4.157ns (22.421%)  route 14.383ns (77.579%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        6.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 25.294 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.646    -0.894    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X8Y93          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SS_O_24_BIT_ADDR_GEN.SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SS_O_24_BIT_ADDR_GEN.SS_O_reg[0]/Q
                         net (fo=16, routed)          5.996     5.621    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ss_o
    SLICE_X13Y122        LUT3 (Prop_lut3_I1_O)        0.124     5.745 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[36]_INST_0/O
                         net (fo=1, routed)           8.386    14.131    DAPLink_tri_o_IBUF__0[10]
    G16                  OBUF (Prop_obuf_I_O)         3.515    17.646 r  DAPLink_tri_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.646    DAPLink_tri_o[10]
    G16                                                               r  DAPLink_tri_o[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.527    18.507    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.418    18.925 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.621    20.545    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X15Y121        LUT3 (Prop_lut3_I1_O)        0.100    20.645 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.833    22.479    DAPLink_tri_o_IBUF__0[9]
    F16                  OBUF (Prop_obuf_I_O)         2.815    25.294 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    25.294    DAPLink_tri_o[9]
    F16                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.559    25.853    
                         clock uncertainty           -0.451    25.402    
                         output delay                -2.000    23.402    
  -------------------------------------------------------------------
                         required time                         23.402    
                         arrival time                         -17.646    
  -------------------------------------------------------------------
                         slack                                  5.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_MODE_2_T_CONTROL.QSPI_IO3_T/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[7]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        7.110ns  (logic 1.010ns (14.206%)  route 6.100ns (85.794%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        3.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.563    -0.601    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X13Y117        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_MODE_2_T_CONTROL.QSPI_IO3_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_MODE_2_T_CONTROL.QSPI_IO3_T/Q
                         net (fo=1, routed)           2.402     1.942    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_q3_t
    SLICE_X13Y117        LUT4 (Prop_lut4_I1_O)        0.045     1.987 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/shield_41_to_26_IOBUF[33]_inst_i_3/O
                         net (fo=1, routed)           3.698     5.684    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/T
    G18                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     6.508 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.508    DAPLink_tri_o[7]
    G18                                                               r  DAPLink_tri_o[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.846    -0.827    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.204    -0.623 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.885     0.261    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X15Y121        LUT3 (Prop_lut3_I1_O)        0.056     0.317 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.849     1.167    DAPLink_tri_o_IBUF__0[9]
    F16                  OBUF (Prop_obuf_I_O)         1.295     2.462 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.462    DAPLink_tri_o[9]
    F16                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.509     2.971    
                         clock uncertainty            0.451     3.422    
                         output delay                 2.500     5.922    
  -------------------------------------------------------------------
                         required time                         -5.922    
                         arrival time                           6.508    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[5]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        7.128ns  (logic 1.424ns (19.983%)  route 5.704ns (80.017%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        3.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.554    -0.610    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X36Y121        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_reg/Q
                         net (fo=2, routed)           2.532     2.063    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_q1_o
    SLICE_X11Y118        LUT3 (Prop_lut3_I0_O)        0.045     2.108 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst_i_1/O
                         net (fo=1, routed)           3.172     5.280    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/I
    E17                  OBUFT (Prop_obuft_I_O)       1.238     6.518 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.518    DAPLink_tri_o[5]
    E17                                                               r  DAPLink_tri_o[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.846    -0.827    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.204    -0.623 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.885     0.261    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X15Y121        LUT3 (Prop_lut3_I1_O)        0.056     0.317 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.849     1.167    DAPLink_tri_o_IBUF__0[9]
    F16                  OBUF (Prop_obuf_I_O)         1.295     2.462 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.462    DAPLink_tri_o[9]
    F16                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.509     2.971    
                         clock uncertainty            0.451     3.422    
                         output delay                 2.500     5.922    
  -------------------------------------------------------------------
                         required time                         -5.922    
                         arrival time                           6.518    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_IO0_T/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[4]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 1.051ns (14.724%)  route 6.087ns (85.276%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        3.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.563    -0.601    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X13Y117        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_IO0_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_IO0_T/Q
                         net (fo=1, routed)           2.562     2.089    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_q0_t
    SLICE_X12Y117        LUT4 (Prop_lut4_I1_O)        0.099     2.188 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/shield_41_to_26_IOBUF[30]_inst_i_3/O
                         net (fo=1, routed)           3.525     5.713    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/T
    D17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     6.537 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.537    DAPLink_tri_o[4]
    D17                                                               r  DAPLink_tri_o[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.846    -0.827    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.204    -0.623 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.885     0.261    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X15Y121        LUT3 (Prop_lut3_I1_O)        0.056     0.317 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.849     1.167    DAPLink_tri_o_IBUF__0[9]
    F16                  OBUF (Prop_obuf_I_O)         1.295     2.462 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.462    DAPLink_tri_o[9]
    F16                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.509     2.971    
                         clock uncertainty            0.451     3.422    
                         output delay                 2.500     5.922    
  -------------------------------------------------------------------
                         required time                         -5.922    
                         arrival time                           6.537    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[10]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        7.153ns  (logic 1.402ns (19.598%)  route 5.751ns (80.402%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        3.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.554    -0.610    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X37Y122        FDSE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y122        FDSE (Prop_fdse_C_Q)         0.141    -0.469 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           2.608     2.138    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_ss_o
    SLICE_X13Y122        LUT3 (Prop_lut3_I2_O)        0.045     2.183 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[36]_INST_0/O
                         net (fo=1, routed)           3.143     5.327    DAPLink_tri_o_IBUF__0[10]
    G16                  OBUF (Prop_obuf_I_O)         1.216     6.543 r  DAPLink_tri_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.543    DAPLink_tri_o[10]
    G16                                                               r  DAPLink_tri_o[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.846    -0.827    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.204    -0.623 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.885     0.261    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X15Y121        LUT3 (Prop_lut3_I1_O)        0.056     0.317 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.849     1.167    DAPLink_tri_o_IBUF__0[9]
    F16                  OBUF (Prop_obuf_I_O)         1.295     2.462 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.462    DAPLink_tri_o[9]
    F16                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.509     2.971    
                         clock uncertainty            0.451     3.422    
                         output delay                 2.500     5.922    
  -------------------------------------------------------------------
                         required time                         -5.922    
                         arrival time                           6.543    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_t_drive_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[6]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        7.259ns  (logic 1.033ns (14.230%)  route 6.226ns (85.770%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        3.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.563    -0.601    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/ext_spi_clk
    SLICE_X12Y117        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_t_drive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_t_drive_reg/Q
                         net (fo=4, routed)           2.490     2.053    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_t_drive
    SLICE_X13Y117        LUT4 (Prop_lut4_I0_O)        0.045     2.098 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/shield_41_to_26_IOBUF[32]_inst_i_3/O
                         net (fo=1, routed)           3.736     5.834    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/T
    F18                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     6.658 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.658    DAPLink_tri_o[6]
    F18                                                               r  DAPLink_tri_o[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.846    -0.827    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.204    -0.623 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.885     0.261    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X15Y121        LUT3 (Prop_lut3_I1_O)        0.056     0.317 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.849     1.167    DAPLink_tri_o_IBUF__0[9]
    F16                  OBUF (Prop_obuf_I_O)         1.295     2.462 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.462    DAPLink_tri_o[9]
    F16                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.509     2.971    
                         clock uncertainty            0.451     3.422    
                         output delay                 2.500     5.922    
  -------------------------------------------------------------------
                         required time                         -5.922    
                         arrival time                           6.658    
  -------------------------------------------------------------------
                         slack                                  0.737    





---------------------------------------------------------------------------------------------------
From Clock:  qspi_clk
  To Clock:  dap_spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.915ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[2]
                            (output port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_spi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        12.840ns  (logic 4.004ns (31.183%)  route 8.836ns (68.817%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        3.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.806ns = ( 21.806 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.701    -0.839    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X4Y134         FDSE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDSE (Prop_fdse_C_Q)         0.456    -0.383 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=3, routed)           8.836     8.453    DAPLink_tri_o_IBUF__0[2]
    E18                  OBUF (Prop_obuf_I_O)         3.548    12.001 r  DAPLink_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.001    DAPLink_tri_o[2]
    E18                                                               r  DAPLink_tri_o[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_spi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.563    18.543    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y113        FDRE (Prop_fdre_C_Q)         0.449    18.992 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    18.993    DAPLink_tri_o_IBUF__0[3]
    G17                  OBUF (Prop_obuf_I_O)         2.814    21.806 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.806    DAPLink_tri_o[3]
    G17                                                               r  DAPLink_tri_o[3] (INOUT)
                         clock pessimism              0.560    22.366    
                         clock uncertainty           -0.451    21.915    
                         output delay                -2.000    19.915    
  -------------------------------------------------------------------
                         required time                         19.915    
                         arrival time                         -12.001    
  -------------------------------------------------------------------
                         slack                                  7.915    

Slack (MET) :             7.934ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[0]
                            (output port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_spi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        12.819ns  (logic 4.083ns (31.851%)  route 8.736ns (68.149%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        3.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.806ns = ( 21.806 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.702    -0.838    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X2Y134         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           8.736     8.416    DAPLink_tri_o_IBUF__0[0]
    C17                  OBUF (Prop_obuf_I_O)         3.565    11.981 r  DAPLink_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.981    DAPLink_tri_o[0]
    C17                                                               r  DAPLink_tri_o[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_spi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        1.563    18.543    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y113        FDRE (Prop_fdre_C_Q)         0.449    18.992 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    18.993    DAPLink_tri_o_IBUF__0[3]
    G17                  OBUF (Prop_obuf_I_O)         2.814    21.806 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.806    DAPLink_tri_o[3]
    G17                                                               r  DAPLink_tri_o[3] (INOUT)
                         clock pessimism              0.560    22.366    
                         clock uncertainty           -0.451    21.915    
                         output delay                -2.000    19.915    
  -------------------------------------------------------------------
                         required time                         19.915    
                         arrival time                         -11.981    
  -------------------------------------------------------------------
                         slack                                  7.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[2]
                            (output port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_spi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_spi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 1.390ns (28.928%)  route 3.414ns (71.072%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.687ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.593    -0.571    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X4Y134         FDSE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDSE (Prop_fdse_C_Q)         0.141    -0.430 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=3, routed)           3.414     2.984    DAPLink_tri_o_IBUF__0[2]
    E18                  OBUF (Prop_obuf_I_O)         1.249     4.232 r  DAPLink_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.232    DAPLink_tri_o[2]
    E18                                                               r  DAPLink_tri_o[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_spi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.861    -0.812    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y113        FDRE (Prop_fdre_C_Q)         0.204    -0.608 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.607    DAPLink_tri_o_IBUF__0[3]
    G17                  OBUF (Prop_obuf_I_O)         1.294     0.687 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.687    DAPLink_tri_o[3]
    G17                                                               r  DAPLink_tri_o[3] (INOUT)
                         clock pessimism              0.275     0.962    
                         clock uncertainty            0.451     1.413    
                         output delay                 2.500     3.913    
  -------------------------------------------------------------------
                         required time                         -3.913    
                         arrival time                           4.232    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[0]
                            (output port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_spi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_spi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 1.430ns (29.495%)  route 3.417ns (70.505%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        1.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.687ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.594    -0.570    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X2Y134         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           3.417     3.011    DAPLink_tri_o_IBUF__0[0]
    C17                  OBUF (Prop_obuf_I_O)         1.266     4.277 r  DAPLink_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.277    DAPLink_tri_o[0]
    C17                                                               r  DAPLink_tri_o[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_spi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1147, routed)        0.861    -0.812    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y113        FDRE (Prop_fdre_C_Q)         0.204    -0.608 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.607    DAPLink_tri_o_IBUF__0[3]
    G17                  OBUF (Prop_obuf_I_O)         1.294     0.687 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.687    DAPLink_tri_o[3]
    G17                                                               r  DAPLink_tri_o[3] (INOUT)
                         clock pessimism              0.275     0.962    
                         clock uncertainty            0.451     1.413    
                         output delay                 2.500     3.913    
  -------------------------------------------------------------------
                         required time                         -3.913    
                         arrival time                           4.277    
  -------------------------------------------------------------------
                         slack                                  0.364    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SWCLK
  To Clock:  SWCLK

Setup :            0  Failing Endpoints,  Worst Slack       22.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.027ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SWCLK fall@25.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.642ns (25.716%)  route 1.854ns (74.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 29.900 - 25.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.016     3.487    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.583 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.616     5.199    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X46Y109        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDCE (Prop_fdce_C_Q)         0.518     5.717 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.912     6.629    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/po_trst_n_qq
    SLICE_X46Y109        LUT1 (Prop_lut1_I0_O)        0.124     6.753 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/TDOi_i_3/O
                         net (fo=37, routed)          0.942     7.695    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/po_trst_n_qq_reg_0
    SLICE_X43Y108        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK fall edge)     25.000    25.000 f  
    H16                                               0.000    25.000 f  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    25.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         1.401    26.401 f  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.911    28.312    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.403 f  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.498    29.900    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TCKn
    SLICE_X43Y108        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    30.160    
                         clock uncertainty           -0.035    30.124    
    SLICE_X43Y108        FDCE (Recov_fdce_C_CLR)     -0.402    29.722    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg
  -------------------------------------------------------------------
                         required time                         29.722    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                 22.027    

Slack (MET) :             22.439ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOeni_reg_inv/PRE
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SWCLK fall@25.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.642ns (29.915%)  route 1.504ns (70.085%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 29.898 - 25.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.016     3.487    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.583 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.616     5.199    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X46Y109        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDCE (Prop_fdce_C_Q)         0.518     5.717 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.912     6.629    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/po_trst_n_qq
    SLICE_X46Y109        LUT1 (Prop_lut1_I0_O)        0.124     6.753 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/TDOi_i_3/O
                         net (fo=37, routed)          0.592     7.345    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/po_trst_n_qq_reg_0
    SLICE_X47Y108        FDPE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOeni_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK fall edge)     25.000    25.000 f  
    H16                                               0.000    25.000 f  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    25.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         1.401    26.401 f  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.911    28.312    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.403 f  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.496    29.898    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TCKn
    SLICE_X47Y108        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOeni_reg_inv/C  (IS_INVERTED)
                         clock pessimism              0.276    30.175    
                         clock uncertainty           -0.035    30.139    
    SLICE_X47Y108        FDPE (Recov_fdpe_C_PRE)     -0.356    29.783    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOeni_reg_inv
  -------------------------------------------------------------------
                         required time                         29.783    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 22.439    

Slack (MET) :             43.915ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[0]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.472ns (19.978%)  route 1.892ns (80.022%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 51.467 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                  5.000     5.000    
    K1                                                0.000     5.000 r  nTRST (IN)
                         net (fo=0)                   0.000     5.000    nTRST
    K1                   IBUF (Prop_ibuf_I_O)         0.416     5.416 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           1.534     6.950    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X46Y106        LUT1 (Prop_lut1_I0_O)        0.056     7.006 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          0.357     7.364    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X44Y106        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    H16                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.239    50.239 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.640    50.879    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    50.905 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.562    51.467    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X44Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[0]/C
                         clock pessimism              0.000    51.467    
                         clock uncertainty           -0.035    51.431    
    SLICE_X44Y106        FDCE (Recov_fdce_C_CLR)     -0.153    51.278    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[0]
  -------------------------------------------------------------------
                         required time                         51.278    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                 43.915    

Slack (MET) :             43.919ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[2]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.472ns (20.015%)  route 1.887ns (79.985%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 51.467 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                  5.000     5.000    
    K1                                                0.000     5.000 r  nTRST (IN)
                         net (fo=0)                   0.000     5.000    nTRST
    K1                   IBUF (Prop_ibuf_I_O)         0.416     5.416 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           1.534     6.950    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X46Y106        LUT1 (Prop_lut1_I0_O)        0.056     7.006 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          0.353     7.359    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X45Y106        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    H16                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.239    50.239 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.640    50.879    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    50.905 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.562    51.467    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X45Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[2]/C
                         clock pessimism              0.000    51.467    
                         clock uncertainty           -0.035    51.431    
    SLICE_X45Y106        FDCE (Recov_fdce_C_CLR)     -0.153    51.278    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[2]
  -------------------------------------------------------------------
                         required time                         51.278    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                 43.919    

Slack (MET) :             43.919ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[3]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.472ns (20.015%)  route 1.887ns (79.985%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 51.467 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                  5.000     5.000    
    K1                                                0.000     5.000 r  nTRST (IN)
                         net (fo=0)                   0.000     5.000    nTRST
    K1                   IBUF (Prop_ibuf_I_O)         0.416     5.416 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           1.534     6.950    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X46Y106        LUT1 (Prop_lut1_I0_O)        0.056     7.006 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          0.353     7.359    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X45Y106        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    H16                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.239    50.239 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.640    50.879    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    50.905 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.562    51.467    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X45Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[3]/C
                         clock pessimism              0.000    51.467    
                         clock uncertainty           -0.035    51.431    
    SLICE_X45Y106        FDCE (Recov_fdce_C_CLR)     -0.153    51.278    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[3]
  -------------------------------------------------------------------
                         required time                         51.278    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                 43.919    

Slack (MET) :             43.942ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[1]/PRE
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.472ns (19.978%)  route 1.892ns (80.022%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 51.467 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                  5.000     5.000    
    K1                                                0.000     5.000 r  nTRST (IN)
                         net (fo=0)                   0.000     5.000    nTRST
    K1                   IBUF (Prop_ibuf_I_O)         0.416     5.416 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           1.534     6.950    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X46Y106        LUT1 (Prop_lut1_I0_O)        0.056     7.006 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          0.357     7.364    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X44Y106        FDPE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    H16                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.239    50.239 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.640    50.879    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    50.905 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.562    51.467    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X44Y106        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[1]/C
                         clock pessimism              0.000    51.467    
                         clock uncertainty           -0.035    51.431    
    SLICE_X44Y106        FDPE (Recov_fdpe_C_PRE)     -0.126    51.305    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[1]
  -------------------------------------------------------------------
                         required time                         51.305    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                 43.942    

Slack (MET) :             43.942ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[2]/PRE
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.472ns (19.978%)  route 1.892ns (80.022%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 51.467 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                  5.000     5.000    
    K1                                                0.000     5.000 r  nTRST (IN)
                         net (fo=0)                   0.000     5.000    nTRST
    K1                   IBUF (Prop_ibuf_I_O)         0.416     5.416 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           1.534     6.950    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X46Y106        LUT1 (Prop_lut1_I0_O)        0.056     7.006 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          0.357     7.364    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X44Y106        FDPE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    H16                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.239    50.239 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.640    50.879    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    50.905 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.562    51.467    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X44Y106        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[2]/C
                         clock pessimism              0.000    51.467    
                         clock uncertainty           -0.035    51.431    
    SLICE_X44Y106        FDPE (Recov_fdpe_C_PRE)     -0.126    51.305    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[2]
  -------------------------------------------------------------------
                         required time                         51.305    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                 43.942    

Slack (MET) :             43.951ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[0]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.472ns (20.302%)  route 1.854ns (79.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 51.466 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                  5.000     5.000    
    K1                                                0.000     5.000 r  nTRST (IN)
                         net (fo=0)                   0.000     5.000    nTRST
    K1                   IBUF (Prop_ibuf_I_O)         0.416     5.416 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           1.534     6.950    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X46Y106        LUT1 (Prop_lut1_I0_O)        0.056     7.006 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          0.320     7.326    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X44Y108        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    H16                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.239    50.239 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.640    50.879    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    50.905 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.561    51.466    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X44Y108        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[0]/C
                         clock pessimism              0.000    51.466    
                         clock uncertainty           -0.035    51.430    
    SLICE_X44Y108        FDCE (Recov_fdce_C_CLR)     -0.153    51.277    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[0]
  -------------------------------------------------------------------
                         required time                         51.277    
                         arrival time                          -7.326    
  -------------------------------------------------------------------
                         slack                                 43.951    

Slack (MET) :             43.951ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[14]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.472ns (20.302%)  route 1.854ns (79.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 51.466 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                  5.000     5.000    
    K1                                                0.000     5.000 r  nTRST (IN)
                         net (fo=0)                   0.000     5.000    nTRST
    K1                   IBUF (Prop_ibuf_I_O)         0.416     5.416 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           1.534     6.950    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X46Y106        LUT1 (Prop_lut1_I0_O)        0.056     7.006 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          0.320     7.326    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X44Y108        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    H16                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.239    50.239 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.640    50.879    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    50.905 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.561    51.466    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X44Y108        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[14]/C
                         clock pessimism              0.000    51.466    
                         clock uncertainty           -0.035    51.430    
    SLICE_X44Y108        FDCE (Recov_fdce_C_CLR)     -0.153    51.277    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[14]
  -------------------------------------------------------------------
                         required time                         51.277    
                         arrival time                          -7.326    
  -------------------------------------------------------------------
                         slack                                 43.951    

Slack (MET) :             43.951ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[8]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.472ns (20.302%)  route 1.854ns (79.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 51.466 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                  5.000     5.000    
    K1                                                0.000     5.000 r  nTRST (IN)
                         net (fo=0)                   0.000     5.000    nTRST
    K1                   IBUF (Prop_ibuf_I_O)         0.416     5.416 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           1.534     6.950    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X46Y106        LUT1 (Prop_lut1_I0_O)        0.056     7.006 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          0.320     7.326    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X44Y108        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    H16                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.239    50.239 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.640    50.879    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    50.905 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.561    51.466    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X44Y108        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[8]/C
                         clock pessimism              0.000    51.466    
                         clock uncertainty           -0.035    51.430    
    SLICE_X44Y108        FDCE (Recov_fdce_C_CLR)     -0.153    51.277    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[8]
  -------------------------------------------------------------------
                         required time                         51.277    
                         arrival time                          -7.326    
  -------------------------------------------------------------------
                         slack                                 43.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[14]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.209ns (34.452%)  route 0.398ns (65.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.640     0.879    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.559     1.464    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X46Y109        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDCE (Prop_fdce_C_Q)         0.164     1.628 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.243     1.871    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X46Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.916 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_3/O
                         net (fo=98, routed)          0.155     2.070    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapBank_reg_0
    SLICE_X45Y109        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.695     1.121    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.831     1.981    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X45Y109        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[14]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X45Y109        FDCE (Remov_fdce_C_CLR)     -0.092     1.410    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[15]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.209ns (34.452%)  route 0.398ns (65.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.640     0.879    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.559     1.464    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X46Y109        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDCE (Prop_fdce_C_Q)         0.164     1.628 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.243     1.871    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X46Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.916 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_3/O
                         net (fo=98, routed)          0.155     2.070    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapBank_reg_0
    SLICE_X45Y109        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.695     1.121    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.831     1.981    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X45Y109        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[15]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X45Y109        FDCE (Remov_fdce_C_CLR)     -0.092     1.410    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[30]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.209ns (34.452%)  route 0.398ns (65.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.640     0.879    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.559     1.464    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X46Y109        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDCE (Prop_fdce_C_Q)         0.164     1.628 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.243     1.871    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X46Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.916 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_3/O
                         net (fo=98, routed)          0.155     2.070    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapBank_reg_0
    SLICE_X45Y109        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.695     1.121    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.831     1.981    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X45Y109        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[30]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X45Y109        FDCE (Remov_fdce_C_CLR)     -0.092     1.410    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Parity_reg/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.209ns (31.456%)  route 0.455ns (68.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.640     0.879    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.559     1.464    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X46Y109        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDCE (Prop_fdce_C_Q)         0.164     1.628 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.243     1.871    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X46Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.916 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_3/O
                         net (fo=98, routed)          0.212     2.128    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapBank_reg_0
    SLICE_X42Y108        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Parity_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.695     1.121    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.831     1.981    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X42Y108        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Parity_reg/C
                         clock pessimism             -0.479     1.502    
    SLICE_X42Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.435    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Parity_reg
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.209ns (22.404%)  route 0.724ns (77.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.640     0.879    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.559     1.464    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X46Y109        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDCE (Prop_fdce_C_Q)         0.164     1.628 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.319     1.947    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X46Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.992 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iDBGDOEN_i_2/O
                         net (fo=98, routed)          0.405     2.397    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[8]_0
    SLICE_X34Y99         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.695     1.121    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.842     1.992    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X34Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]/C
                         clock pessimism             -0.245     1.747    
    SLICE_X34Y99         FDCE (Remov_fdce_C_CLR)     -0.067     1.680    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.209ns (22.404%)  route 0.724ns (77.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.640     0.879    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.559     1.464    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X46Y109        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDCE (Prop_fdce_C_Q)         0.164     1.628 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.319     1.947    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X46Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.992 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iDBGDOEN_i_2/O
                         net (fo=98, routed)          0.405     2.397    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[8]_0
    SLICE_X34Y99         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.695     1.121    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.842     1.992    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X34Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]/C
                         clock pessimism             -0.245     1.747    
    SLICE_X34Y99         FDCE (Remov_fdce_C_CLR)     -0.067     1.680    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.209ns (22.404%)  route 0.724ns (77.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.640     0.879    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.559     1.464    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X46Y109        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDCE (Prop_fdce_C_Q)         0.164     1.628 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.319     1.947    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X46Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.992 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iDBGDOEN_i_2/O
                         net (fo=98, routed)          0.405     2.397    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[8]_0
    SLICE_X34Y99         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.695     1.121    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.842     1.992    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X34Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/C
                         clock pessimism             -0.245     1.747    
    SLICE_X34Y99         FDCE (Remov_fdce_C_CLR)     -0.067     1.680    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[8]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.209ns (22.404%)  route 0.724ns (77.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.640     0.879    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.559     1.464    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X46Y109        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDCE (Prop_fdce_C_Q)         0.164     1.628 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.319     1.947    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X46Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.992 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iDBGDOEN_i_2/O
                         net (fo=98, routed)          0.405     2.397    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[8]_0
    SLICE_X34Y99         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.695     1.121    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.842     1.992    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X34Y99         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[8]/C
                         clock pessimism             -0.245     1.747    
    SLICE_X34Y99         FDCE (Remov_fdce_C_CLR)     -0.067     1.680    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_reg/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.209ns (30.280%)  route 0.481ns (69.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.640     0.879    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.559     1.464    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X46Y109        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDCE (Prop_fdce_C_Q)         0.164     1.628 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.245     1.873    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/po_trst_n_qq
    SLICE_X46Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.918 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/DBGDOReg_i_2/O
                         net (fo=98, routed)          0.236     2.154    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg
    SLICE_X38Y108        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.695     1.121    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.833     1.983    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X38Y108        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_reg/C
                         clock pessimism             -0.479     1.504    
    SLICE_X38Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.437    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_reg
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[13]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.209ns (31.210%)  route 0.461ns (68.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.640     0.879    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.905 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.559     1.464    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X46Y109        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDCE (Prop_fdce_C_Q)         0.164     1.628 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.243     1.871    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X46Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.916 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State[30]_i_3/O
                         net (fo=98, routed)          0.218     2.133    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapBank_reg_0
    SLICE_X45Y110        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.695     1.121    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.150 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.830     1.980    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X45Y110        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[13]/C
                         clock pessimism             -0.479     1.501    
    SLICE_X45Y110        FDCE (Remov_fdce_C_CLR)     -0.092     1.409    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.725    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.567ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[18]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.742ns  (logic 0.580ns (5.953%)  route 9.162ns (94.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.623    -0.917    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X41Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          1.691     1.230    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X39Y96         LUT3 (Prop_lut3_I1_O)        0.124     1.354 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/lockup[0]_i_2/O
                         net (fo=126, routed)         7.472     8.825    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/airc_vectreset_reg
    SLICE_X69Y59         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.510    18.490    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X69Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[18]/C
                         clock pessimism              0.480    18.970    
                         clock uncertainty           -0.173    18.798    
    SLICE_X69Y59         FDCE (Recov_fdce_C_CLR)     -0.405    18.393    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[18]
  -------------------------------------------------------------------
                         required time                         18.393    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  9.567    

Slack (MET) :             9.607ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[12]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.702ns  (logic 0.580ns (5.978%)  route 9.122ns (94.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.623    -0.917    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X41Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          1.691     1.230    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X39Y96         LUT3 (Prop_lut3_I1_O)        0.124     1.354 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/lockup[0]_i_2/O
                         net (fo=126, routed)         7.431     8.785    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/airc_vectreset_reg
    SLICE_X71Y61         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.509    18.489    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X71Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[12]/C
                         clock pessimism              0.480    18.969    
                         clock uncertainty           -0.173    18.797    
    SLICE_X71Y61         FDCE (Recov_fdce_C_CLR)     -0.405    18.392    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[12]
  -------------------------------------------------------------------
                         required time                         18.392    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  9.607    

Slack (MET) :             9.607ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[17]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.702ns  (logic 0.580ns (5.978%)  route 9.122ns (94.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.623    -0.917    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X41Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          1.691     1.230    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X39Y96         LUT3 (Prop_lut3_I1_O)        0.124     1.354 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/lockup[0]_i_2/O
                         net (fo=126, routed)         7.431     8.785    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/airc_vectreset_reg
    SLICE_X71Y61         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.509    18.489    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X71Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[17]/C
                         clock pessimism              0.480    18.969    
                         clock uncertainty           -0.173    18.797    
    SLICE_X71Y61         FDCE (Recov_fdce_C_CLR)     -0.405    18.392    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[17]
  -------------------------------------------------------------------
                         required time                         18.392    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  9.607    

Slack (MET) :             9.607ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[20]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.702ns  (logic 0.580ns (5.978%)  route 9.122ns (94.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.623    -0.917    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X41Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          1.691     1.230    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X39Y96         LUT3 (Prop_lut3_I1_O)        0.124     1.354 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/lockup[0]_i_2/O
                         net (fo=126, routed)         7.431     8.785    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/airc_vectreset_reg
    SLICE_X71Y61         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.509    18.489    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X71Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[20]/C
                         clock pessimism              0.480    18.969    
                         clock uncertainty           -0.173    18.797    
    SLICE_X71Y61         FDCE (Recov_fdce_C_CLR)     -0.405    18.392    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[20]
  -------------------------------------------------------------------
                         required time                         18.392    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  9.607    

Slack (MET) :             9.693ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[14]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.702ns  (logic 0.580ns (5.978%)  route 9.122ns (94.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.623    -0.917    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X41Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          1.691     1.230    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X39Y96         LUT3 (Prop_lut3_I1_O)        0.124     1.354 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/lockup[0]_i_2/O
                         net (fo=126, routed)         7.431     8.785    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/airc_vectreset_reg
    SLICE_X70Y61         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.509    18.489    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X70Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[14]/C
                         clock pessimism              0.480    18.969    
                         clock uncertainty           -0.173    18.797    
    SLICE_X70Y61         FDCE (Recov_fdce_C_CLR)     -0.319    18.478    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[14]
  -------------------------------------------------------------------
                         required time                         18.478    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  9.693    

Slack (MET) :             9.693ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[26]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.702ns  (logic 0.580ns (5.978%)  route 9.122ns (94.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.623    -0.917    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X41Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          1.691     1.230    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X39Y96         LUT3 (Prop_lut3_I1_O)        0.124     1.354 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/lockup[0]_i_2/O
                         net (fo=126, routed)         7.431     8.785    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/airc_vectreset_reg
    SLICE_X70Y61         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.509    18.489    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X70Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[26]/C
                         clock pessimism              0.480    18.969    
                         clock uncertainty           -0.173    18.797    
    SLICE_X70Y61         FDCE (Recov_fdce_C_CLR)     -0.319    18.478    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[26]
  -------------------------------------------------------------------
                         required time                         18.478    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  9.693    

Slack (MET) :             9.693ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[27]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.702ns  (logic 0.580ns (5.978%)  route 9.122ns (94.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 18.489 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.623    -0.917    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X41Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          1.691     1.230    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X39Y96         LUT3 (Prop_lut3_I1_O)        0.124     1.354 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/lockup[0]_i_2/O
                         net (fo=126, routed)         7.431     8.785    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/airc_vectreset_reg
    SLICE_X70Y61         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.509    18.489    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X70Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[27]/C
                         clock pessimism              0.480    18.969    
                         clock uncertainty           -0.173    18.797    
    SLICE_X70Y61         FDCE (Recov_fdce_C_CLR)     -0.319    18.478    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[27]
  -------------------------------------------------------------------
                         required time                         18.478    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  9.693    

Slack (MET) :             10.209ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[19]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.183ns  (logic 0.580ns (6.316%)  route 8.603ns (93.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.623    -0.917    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X41Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          1.691     1.230    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X39Y96         LUT3 (Prop_lut3_I1_O)        0.124     1.354 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/lockup[0]_i_2/O
                         net (fo=126, routed)         6.913     8.266    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/airc_vectreset_reg
    SLICE_X72Y60         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.593    18.573    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X72Y60         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[19]/C
                         clock pessimism              0.480    19.053    
                         clock uncertainty           -0.173    18.881    
    SLICE_X72Y60         FDCE (Recov_fdce_C_CLR)     -0.405    18.476    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[19]
  -------------------------------------------------------------------
                         required time                         18.476    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                 10.209    

Slack (MET) :             10.209ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[24]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.183ns  (logic 0.580ns (6.316%)  route 8.603ns (93.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.623    -0.917    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X41Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          1.691     1.230    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X39Y96         LUT3 (Prop_lut3_I1_O)        0.124     1.354 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/lockup[0]_i_2/O
                         net (fo=126, routed)         6.913     8.266    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/airc_vectreset_reg
    SLICE_X72Y60         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.593    18.573    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X72Y60         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[24]/C
                         clock pessimism              0.480    19.053    
                         clock uncertainty           -0.173    18.881    
    SLICE_X72Y60         FDCE (Recov_fdce_C_CLR)     -0.405    18.476    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[24]
  -------------------------------------------------------------------
                         required time                         18.476    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                 10.209    

Slack (MET) :             10.510ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[25]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.882ns  (logic 0.580ns (6.530%)  route 8.302ns (93.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 18.572 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.623    -0.917    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X41Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          1.691     1.230    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X39Y96         LUT3 (Prop_lut3_I1_O)        0.124     1.354 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/lockup[0]_i_2/O
                         net (fo=126, routed)         6.611     7.965    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/airc_vectreset_reg
    SLICE_X72Y61         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        1.592    18.572    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X72Y61         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[25]/C
                         clock pessimism              0.480    19.052    
                         clock uncertainty           -0.173    18.880    
    SLICE_X72Y61         FDCE (Recov_fdce_C_CLR)     -0.405    18.475    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[25]
  -------------------------------------------------------------------
                         required time                         18.475    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                 10.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.017%)  route 0.478ns (71.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.569    -0.595    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X40Y99         FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=13, routed)          0.197    -0.257    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/irq_en_reg_reg[1]_1
    SLICE_X40Y99         LUT3 (Prop_lut3_I0_O)        0.045    -0.212 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_sysresetreq_i_3/O
                         net (fo=9, routed)           0.281     0.069    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/airc_vectreset_reg_1
    SLICE_X45Y102        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.833    -0.840    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/HCLK
    SLICE_X45Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[0]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X45Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.423    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[1]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.017%)  route 0.478ns (71.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.569    -0.595    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X40Y99         FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=13, routed)          0.197    -0.257    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/irq_en_reg_reg[1]_1
    SLICE_X40Y99         LUT3 (Prop_lut3_I0_O)        0.045    -0.212 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_sysresetreq_i_3/O
                         net (fo=9, routed)           0.281     0.069    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/airc_vectreset_reg_1
    SLICE_X45Y102        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.833    -0.840    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/HCLK
    SLICE_X45Y102        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[1]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X45Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.423    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_q_reg/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.164ns (22.262%)  route 0.573ns (77.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.556    -0.608    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X58Y113        FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.444 f  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=94, routed)          0.573     0.129    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/FDRE_inst
    SLICE_X40Y106        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.834    -0.839    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X40Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_q_reg/C
                         clock pessimism              0.504    -0.335    
    SLICE_X40Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.427    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_q_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.164ns (22.262%)  route 0.573ns (77.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.556    -0.608    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X58Y113        FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.444 f  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=94, routed)          0.573     0.129    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/FDRE_inst
    SLICE_X40Y106        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.834    -0.839    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X40Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                         clock pessimism              0.504    -0.335    
    SLICE_X40Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.427    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/base_addr_reg[18]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.049%)  route 0.587ns (75.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.562    -0.602    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X41Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          0.446    -0.015    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X40Y97         LUT3 (Prop_lut3_I1_O)        0.045     0.030 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_size[2]_i_1/O
                         net (fo=126, routed)         0.141     0.171    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/airc_vectreset_reg
    SLICE_X42Y97         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/base_addr_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.839    -0.834    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/HCLK
    SLICE_X42Y97         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/base_addr_reg[18]/C
                         clock pessimism              0.509    -0.325    
    SLICE_X42Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.392    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/base_addr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/base_addr_reg[19]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.049%)  route 0.587ns (75.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.562    -0.602    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X41Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          0.446    -0.015    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X40Y97         LUT3 (Prop_lut3_I1_O)        0.045     0.030 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_size[2]_i_1/O
                         net (fo=126, routed)         0.141     0.171    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/airc_vectreset_reg
    SLICE_X42Y97         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/base_addr_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.839    -0.834    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/HCLK
    SLICE_X42Y97         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/base_addr_reg[19]/C
                         clock pessimism              0.509    -0.325    
    SLICE_X42Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.392    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/base_addr_reg[19]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/base_addr_reg[20]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.049%)  route 0.587ns (75.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.562    -0.602    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X41Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          0.446    -0.015    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X40Y97         LUT3 (Prop_lut3_I1_O)        0.045     0.030 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_size[2]_i_1/O
                         net (fo=126, routed)         0.141     0.171    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/airc_vectreset_reg
    SLICE_X42Y97         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/base_addr_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.839    -0.834    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/HCLK
    SLICE_X42Y97         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/base_addr_reg[20]/C
                         clock pessimism              0.509    -0.325    
    SLICE_X42Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.392    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/base_addr_reg[20]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/base_addr_reg[21]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.049%)  route 0.587ns (75.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.562    -0.602    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X41Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          0.446    -0.015    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X40Y97         LUT3 (Prop_lut3_I1_O)        0.045     0.030 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_size[2]_i_1/O
                         net (fo=126, routed)         0.141     0.171    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/airc_vectreset_reg
    SLICE_X42Y97         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/base_addr_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.839    -0.834    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/HCLK
    SLICE_X42Y97         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/base_addr_reg[21]/C
                         clock pessimism              0.509    -0.325    
    SLICE_X42Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.392    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/base_addr_reg[21]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/base_addr_reg[22]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.049%)  route 0.587ns (75.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.562    -0.602    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X41Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          0.446    -0.015    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X40Y97         LUT3 (Prop_lut3_I1_O)        0.045     0.030 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_size[2]_i_1/O
                         net (fo=126, routed)         0.141     0.171    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/airc_vectreset_reg
    SLICE_X42Y97         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/base_addr_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.839    -0.834    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/HCLK
    SLICE_X42Y97         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/base_addr_reg[22]/C
                         clock pessimism              0.509    -0.325    
    SLICE_X42Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.392    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/base_addr_reg[22]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/base_addr_reg[23]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.049%)  route 0.587ns (75.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.562    -0.602    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X41Y106        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=12, routed)          0.446    -0.015    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X40Y97         LUT3 (Prop_lut3_I1_O)        0.045     0.030 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/region_size[2]_i_1/O
                         net (fo=126, routed)         0.141     0.171    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/airc_vectreset_reg
    SLICE_X42Y97         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/base_addr_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8413, routed)        0.839    -0.834    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/HCLK
    SLICE_X42Y97         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/base_addr_reg[23]/C
                         clock pessimism              0.509    -0.325    
    SLICE_X42Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.392    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/base_addr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.564    





