<root><simulation><result_generated_time />2023-05-12 16:34:42<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 56, 'OX': 56, 'IY': 58, 'IX': 58, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 144}<im2col_enable />False<total_MAC_operation />4064256<total_data_size_element />{'W': 1296, 'I': 484416, 'O': 451584}<total_data_reuse />{'W': 3136, 'I': 8.39001189060642, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />3/3</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />2</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [9, 1, 1], 'I': [576, 1, 1], 'O': [64, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 2)], [('OX', 8), ('OY', 4)]], [[('FX', 3), ('FY', 3)], []], [], []]<I />[[], [[('FX', 3), ('FY', 3), ('OY', 2)], [('OX', 8), ('OY', 4)]], [], []]<O />[[[('FX', 3), ('FY', 3)], []], [[('OY', 2)], [('OX', 8), ('OY', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('OY', 7)], [], []]<I />[[('OX', 7), ('OY', 7)], [], []]<O />[[('OX', 7), ('OY', 7)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [64.0, 49, 1, 1], 'I': [5.76, 1.46, 1.0, 1.0], 'O': [9.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [8, 72, 72], 'I': [392, 26912, 26912], 'O': [392, 25088, 25088], 'O_partial': [0, 0, 0], 'O_final': [392, 25088, 25088]}<actual_mem_utilization_individual />{'W': [0.02, 0.0, 0.0], 'I': [0.77, 0.0, 0.0], 'O': [0.77, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.0, 0.0], 'I': [0.77, 0.0, 0.0], 'O': [0.77, 0.0, 0.0]}<effective_mem_size_bit />{'W': [8, 72, 72], 'I': [392, 26912, 26912], 'O': [56, 25088, 25088], 'O_partial': [0, 0, 0], 'O_final': [56, 25088, 25088]}<total_unit_count />{'W': [576, 9, 1, 1], 'I': [576, 576, 1, 1], 'O': [576, 64, 1, 1]}<unique_unit_count />{'W': [9, 9, 1, 1], 'I': [100, 100, 1, 1], 'O': [64, 64, 1, 1]}<duplicate_unit_count />{'W': [64.0, 1.0, 1.0, 1.0], 'I': [5.76, 5.76, 1.0, 1.0], 'O': [9.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1296, 1296], [1296, 1296], [1296, 0]]<I />[[4064112, 2790144], [484416, 484416], [484416, 0]]<O />[[(0, 451584), (451584, 0)], [(0, 451584), (451584, 0)], [(0, 451584), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 451584), (451584, 0)], [(0, 451584), (451584, 0)], [(0, 451584), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[162, 162], [20, 20], [5, 0]]<I />[[508014, 348768], [7569, 7569], [1892, 0]]<O />[[(0, 56448), (56448, 0)], [(0, 7056), (7056, 0)], [(0, 1764), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 56448], [56448, 0]), ([0, 7056], [7056, 0]), ([0, 1764], [0, 0])]</mem_access_count_word><mac_count><active />4064256<idle />3161088</mac_count></basic_info><energy><total_energy />9050634.4<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[302.40000000000003, 1497.6000000000001, 2520.0]<O />[43.199999999999996, 1396.8, 2347.2000000000003]</mem_energy_breakdown><MAC_energy><active_MAC />8884463.6<idle_MAC />158054.4<total />9042518.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2137<utilization_without_data_loading />0.5625<utilization_spatial />0.5625<utilization_temporal_with_data_loading />0.3798<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />18576<latency_cycle_without_data_loading />7056<ideal_computing_cycle />7056<data_loading><load_cycle_total />11520<load_cycle_individual />{'W': [144, 144, 0], 'I': [11088, 7632, 0]}<load_cycle_combined />{'W': 288, 'I': 11232}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-6912], [-7056, -7056], [-7056, -7056]], 'I': [[-6912], [-7056, -7056], [-7056, -7056]], 'O': [[-7056], [-6192, 0], [0, -5328]]}<mem_stall_cycle_shared />{'W': [[-6912], [-7056, 0], [0, 0]], 'I': [[-6912], [-7056, 0], [0, 0]], 'O': [[-7056], [-6192, 0], [0, -5328]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 72, 72], 'I': [392, 26912, 26912], 'O': [392, 25088, 25088], 'O_partial': [0, 0, 0], 'O_final': [392, 25088, 25088]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [39200, 26912, 26912], 'O': [25088, 25088, 25088]}<loop_cycles_each_level />{'W': [49, 49, 49], 'I': [49, 49, 49], 'O': [49, 49, 49]}<top_ir_loop_size />{'W': [49, 1, 1], 'I': [1, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [1.5, 1.5], [1.5, 1.5]], 'I': [[8.0, 8.0], [800.0, 549.2], [549.2, 549.2]], 'O': [[8.0, 8.0], [512.0, 512.0], [512.0, 512.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [72.0, 1.5], [1.5, 1.5]], 'I': [[8.0, 8.0], [800.0, 549.2], [549.2, 549.2]], 'O': [[8.0, 8.0], [512.0, 512.0], [512.0, 512.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [1.5, 1.5], [1.5, 0]], 'I': [[8.0, 8.0], [800.0, 549.2], [549.2, 0]], 'O': [[8.0, 8.0], [512.0, 512.0], [512.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [1313.5, 1062.7], [550.7, 512.0]], 'I': [[8.0, 8.0], [1313.5, 1062.7], [550.7, 512.0]], 'O': [[8.0, 8.0], [1313.5, 1062.7], [550.7, 512.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 49], [49, 49, 1], [49, 49, 1]], 'I': [[1, 1, 49], [49, 49, 1], [49, 49, 1]], 'O': [[1, 1, 49], [49, 49, 1], [49, 49, 1]]}<trans_time_real />{'W': [[0, 1, 49], [[0, 49, 1], [0, 49, 1]], [[0, 49, 1], [0, 49, 1]]], 'I': [[0, 1, 49], [[6, 49, 1], [77, 49, 1]], [[53, 49, 1], [13, 49, 1]]], 'O': [[0, 1, 49], [[6, 49, 1], [49, 49, 1]], [[49, 49, 1], [12, 49, 1]]]}<single_stall_cycle />{'W': [[-1], [-49, -49], [-49, -49]], 'I': [[-1], [-43, 28], [4, -36]], 'O': [[-1], [-43, 0], [0, -37]]}<single_stall_count />{'W': [48, 0, 0], 'I': [48, 0, 0], 'O': [49, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [49, 49]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [49, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-49, -49], [0, 0]], 1: [[-49, -49], [0, -49]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.7<mem_area_percentage />99.7 %</area></results><elapsed_time_second />0</simulation></root>