
*** Running vivado
    with args -log ctp7_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ctp7_top.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ctp7_top.tcl -notrace
INFO: [Common 17-1565] set_msg_config should not be used to change the severity of DRC/METHODOLOGY checks. Please use the 'set_property SEVERITY <NEW_SEVERITY> [get_<drc|methodology>_checks <ID>]' command instead.
INFO: [Common 17-1565] set_msg_config should not be used to change the severity of DRC/METHODOLOGY checks. Please use the 'set_property SEVERITY <NEW_SEVERITY> [get_<drc|methodology>_checks <ID>]' command instead.
Command: link_design -top ctp7_top -part xc7vx690tffg1927-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.dcp' for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram.dcp' for cell 'GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
INFO: [Project 1-454] Reading design checkpoint '/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/ttc_mmcm/ip/ttc_mmcm/ttc_mmcm.dcp' for cell 'U_ttc_core/i_ctp7_ttc_clocks'
INFO: [Project 1-454] Reading design checkpoint '/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0.dcp' for cell 'i_v7_bd/axi_chip2chip_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.dcp' for cell 'i_v7_bd/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0.dcp' for cell 'i_v7_bd/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0.dcp' for cell 'i_v7_bd/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_xbar_0/v7_bd_xbar_0.dcp' for cell 'i_v7_bd/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_auto_pc_0/v7_bd_auto_pc_0.dcp' for cell 'i_v7_bd/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 2401 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/ttc_mmcm/ip/ttc_mmcm/ttc_mmcm_board.xdc] for cell 'U_ttc_core/i_ctp7_ttc_clocks/inst'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/ttc_mmcm/ip/ttc_mmcm/ttc_mmcm_board.xdc] for cell 'U_ttc_core/i_ctp7_ttc_clocks/inst'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/ttc_mmcm/ip/ttc_mmcm/ttc_mmcm.xdc] for cell 'U_ttc_core/i_ctp7_ttc_clocks/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/ttc_mmcm/ip/ttc_mmcm/ttc_mmcm.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/ttc_mmcm/ip/ttc_mmcm/ttc_mmcm.xdc:57]
get_clocks: Time (s): cpu = 00:00:24 ; elapsed = 00:01:04 . Memory (MB): peak = 2978.781 ; gain = 666.066 ; free physical = 29086 ; free virtual = 164397
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/ttc_mmcm/ip/ttc_mmcm/ttc_mmcm.xdc] for cell 'U_ttc_core/i_ctp7_ttc_clocks/inst'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0.xdc] for cell 'i_v7_bd/axi_chip2chip_0/inst'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0.xdc] for cell 'i_v7_bd/axi_chip2chip_0/inst'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_board.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_board.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0_board.xdc] for cell 'i_v7_bd/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0_board.xdc] for cell 'i_v7_bd/proc_sys_reset_0/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0.xdc] for cell 'i_v7_bd/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0.xdc] for cell 'i_v7_bd/proc_sys_reset_0/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0.xdc] for cell 'i_v7_bd/xadc_wiz_0/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0.xdc] for cell 'i_v7_bd/xadc_wiz_0/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_200_diff_in_clk_p' already exists, overwriting the previous clock with the same name. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:7]
WARNING: [Constraints 18-619] A clock with name 'clk_40_ttc_p_i' already exists, overwriting the previous clock with the same name. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:39]
CRITICAL WARNING: [Vivado 12-627] No clocks matched '*/gen_gth_single[*].gen_gth_3p2g*/i_gthe2*TXOUTCLK'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:238]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:238]
CRITICAL WARNING: [Vivado 12-627] No clocks matched '*/gen_gth_single[*].gen_gth_4p8g*/i_gthe2*TXOUTCLK'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:238]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:238]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks {*/gen_gth_single[*].gen_gth_3p2g*/i_gthe2*TXOUTCLK}]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:238]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks {*/gen_gth_single[*].gen_gth_4p8g*/i_gthe2*TXOUTCLK}]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:238]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Constraints 18-4644] set_clock_groups: All clock groups specified are empty. Please specify atleast one clock group which is not empty. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:238]
CRITICAL WARNING: [Vivado 12-627] No clocks matched '*/gen_gth_single[*].gen_gth_3p2g*/i_gthe2*RXOUTCLK'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:239]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:239]
CRITICAL WARNING: [Vivado 12-627] No clocks matched '*/gen_gth_single[*].gen_gth_4p8g*/i_gthe2*RXOUTCLK'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:239]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:239]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks {*/gen_gth_single[*].gen_gth_3p2g*/i_gthe2*RXOUTCLK}]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:239]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks {*/gen_gth_single[*].gen_gth_4p8g*/i_gthe2*RXOUTCLK}]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:239]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Constraints 18-4644] set_clock_groups: All clock groups specified are empty. Please specify atleast one clock group which is not empty. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:239]
CRITICAL WARNING: [Vivado 12-627] No clocks matched '*/gen_gth_single[*].*/i_gthe2*RXOUTCLK'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:240]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:240]
CRITICAL WARNING: [Vivado 12-627] No clocks matched '*/gen_gth_single[*].*/i_gthe2*TXOUTCLK'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:240]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:240]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks {*/gen_gth_single[*].*/i_gthe2*RXOUTCLK}]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:240]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks {*/gen_gth_single[*].*/i_gthe2*TXOUTCLK}]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:240]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Constraints 18-4644] set_clock_groups: All clock groups specified are empty. Please specify atleast one clock group which is not empty. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:240]
CRITICAL WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {NAME =~ */*/*/scrambler/*/C}'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:242]
CRITICAL WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {NAME =~ */*/*/txGearbox/*/D}'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:242]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_pins -hier -filter {NAME =~ */*/*/scrambler/*/C}]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:242]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {NAME =~ */*/*gbtTx_gen[*].gbtTx/txPhaseMon/DONE*/C}'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:243]
CRITICAL WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {NAME =~ */*/*gbtTx_gen[*].i_sync_gearbox_align*FDE_INST/D}'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:243]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_pins -hier -filter {NAME =~ */*/*gbtTx_gen[*].gbtTx/txPhaseMon/DONE*/C}]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:243]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {NAME =~ */*/*gbtTx_gen[*].gbtTx/txPhaseMon/GOOD*/C}'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:244]
CRITICAL WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {NAME =~ */*/*gbtTx_gen[*].i_sync_gearbox_align*FDE_INST/D}'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:244]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_pins -hier -filter {NAME =~ */*/*gbtTx_gen[*].gbtTx/txPhaseMon/GOOD*/C}]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:244]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-507] No nets matched 'u_ila_0_clk_ttc120_out'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:402]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:402]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[0]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[1]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[2]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[3]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[4]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[5]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[6]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[7]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[8]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[9]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[10]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[11]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[12]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[13]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[14]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[15]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[16]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[17]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[18]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[19]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[20]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[21]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[22]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[23]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[24]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[25]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[26]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[27]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[28]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[29]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[30]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[31]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[32]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[33]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[34]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[35]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[36]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[37]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[38]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[39]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[40]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[41]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[42]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[43]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[44]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[45]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[46]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[47]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[48]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[49]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[50]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[51]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[52]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[53]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[54]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[55]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[56]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[57]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[58]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[59]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[60]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[61]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[62]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-507] No nets matched 'user_values_output[63]'. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc:406]
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/constraints_source/constraints.xdc]
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_clocks.xdc] for cell 'i_v7_bd/axi_chip2chip_0/inst'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_clocks.xdc] for cell 'i_v7_bd/axi_chip2chip_0/inst'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_late.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ip_and_bd_source/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_late.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 78 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 62 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 12 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 4 instances

27 Infos, 2 Warnings, 91 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:48 ; elapsed = 00:04:48 . Memory (MB): peak = 3327.402 ; gain = 1970.996 ; free physical = 29118 ; free virtual = 164430
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3399.438 ; gain = 64.035 ; free physical = 29112 ; free virtual = 164426

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11595b8fe

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3399.438 ; gain = 0.000 ; free physical = 28991 ; free virtual = 164304

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "f11050499653943c".
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "2b9fa7b041cb0fa6".
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3399.438 ; gain = 0.000 ; free physical = 28820 ; free virtual = 164190
Phase 1 Generate And Synthesize Debug Cores | Checksum: f9bec9ed

Time (s): cpu = 00:00:47 ; elapsed = 00:02:39 . Memory (MB): peak = 3399.438 ; gain = 0.000 ; free physical = 28820 ; free virtual = 164190

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 40 inverter(s) to 45 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 10c952f08

Time (s): cpu = 00:00:57 ; elapsed = 00:02:45 . Memory (MB): peak = 3399.438 ; gain = 0.000 ; free physical = 28927 ; free virtual = 164297
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 2051ae131

Time (s): cpu = 00:00:59 ; elapsed = 00:02:48 . Memory (MB): peak = 3399.438 ; gain = 0.000 ; free physical = 28929 ; free virtual = 164300
INFO: [Opt 31-389] Phase Constant propagation created 326 cells and removed 513 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 2842103ac

Time (s): cpu = 00:01:50 ; elapsed = 00:03:38 . Memory (MB): peak = 3399.438 ; gain = 0.000 ; free physical = 28921 ; free virtual = 164291
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 60275 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 2842103ac

Time (s): cpu = 00:01:51 ; elapsed = 00:03:39 . Memory (MB): peak = 3399.438 ; gain = 0.000 ; free physical = 28921 ; free virtual = 164291
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1ea30a854

Time (s): cpu = 00:01:54 ; elapsed = 00:03:42 . Memory (MB): peak = 3399.438 ; gain = 0.000 ; free physical = 28922 ; free virtual = 164293
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1ea30a854

Time (s): cpu = 00:01:55 ; elapsed = 00:03:43 . Memory (MB): peak = 3399.438 ; gain = 0.000 ; free physical = 28922 ; free virtual = 164292
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3399.438 ; gain = 0.000 ; free physical = 28922 ; free virtual = 164292
Ending Logic Optimization Task | Checksum: 1ea30a854

Time (s): cpu = 00:01:55 ; elapsed = 00:03:44 . Memory (MB): peak = 3399.438 ; gain = 0.000 ; free physical = 28922 ; free virtual = 164293

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.820 | TNS=-730.234 |
INFO: [Power 33-23] Power model is not available for DNA_PORT_I
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 83 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 49 newly gated: 0 Total Ports: 166
Ending PowerOpt Patch Enables Task | Checksum: 12e3daf75

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.49 . Memory (MB): peak = 4027.562 ; gain = 0.000 ; free physical = 28747 ; free virtual = 164125
Ending Power Optimization Task | Checksum: 12e3daf75

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 4027.562 ; gain = 628.125 ; free physical = 28821 ; free virtual = 164199

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12e3daf75

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4027.562 ; gain = 0.000 ; free physical = 28821 ; free virtual = 164199
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 2 Warnings, 91 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:03 ; elapsed = 00:04:17 . Memory (MB): peak = 4027.562 ; gain = 700.156 ; free physical = 28821 ; free virtual = 164199
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4027.562 ; gain = 0.000 ; free physical = 28803 ; free virtual = 164192
INFO: [Common 17-1381] The checkpoint '/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/impl_1/ctp7_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 4027.562 ; gain = 0.000 ; free physical = 28797 ; free virtual = 164195
INFO: [runtcl-4] Executing : report_drc -file ctp7_top_drc_opted.rpt -pb ctp7_top_drc_opted.pb -rpx ctp7_top_drc_opted.rpx
Command: report_drc -file ctp7_top_drc_opted.rpt -pb ctp7_top_drc_opted.pb -rpx ctp7_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/impl_1/ctp7_top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 4027.648 ; gain = 0.086 ; free physical = 28789 ; free virtual = 164191
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4027.648 ; gain = 0.000 ; free physical = 28785 ; free virtual = 164189
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fb12c020

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4027.648 ; gain = 0.000 ; free physical = 28785 ; free virtual = 164188
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4027.648 ; gain = 0.000 ; free physical = 28767 ; free virtual = 164170

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus refclk_B_0_n_i are not locked:  'refclk_B_0_n_i[0]' 
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus refclk_B_0_p_i are not locked:  'refclk_B_0_p_i[0]' 
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus refclk_B_1_n_i are not locked:  'refclk_B_1_n_i[0]' 
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus refclk_B_1_p_i are not locked:  'refclk_B_1_p_i[0]' 
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 98ff7ce1

Time (s): cpu = 00:01:41 ; elapsed = 00:02:36 . Memory (MB): peak = 5943.602 ; gain = 1915.953 ; free physical = 26076 ; free virtual = 161483

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17346a2f4

Time (s): cpu = 00:02:14 ; elapsed = 00:02:51 . Memory (MB): peak = 6165.750 ; gain = 2138.102 ; free physical = 25948 ; free virtual = 161359

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17346a2f4

Time (s): cpu = 00:02:15 ; elapsed = 00:02:51 . Memory (MB): peak = 6165.750 ; gain = 2138.102 ; free physical = 25947 ; free virtual = 161358
Phase 1 Placer Initialization | Checksum: 17346a2f4

Time (s): cpu = 00:02:15 ; elapsed = 00:02:51 . Memory (MB): peak = 6165.750 ; gain = 2138.102 ; free physical = 25946 ; free virtual = 161357

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1392820e6

Time (s): cpu = 00:02:34 ; elapsed = 00:02:57 . Memory (MB): peak = 6335.461 ; gain = 2307.812 ; free physical = 25891 ; free virtual = 161303

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 6365.699 ; gain = 0.000 ; free physical = 25803 ; free virtual = 161218

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: eb9ee866

Time (s): cpu = 00:05:17 ; elapsed = 00:03:51 . Memory (MB): peak = 6365.699 ; gain = 2338.051 ; free physical = 25802 ; free virtual = 161217
Phase 2 Global Placement | Checksum: 19d910cdf

Time (s): cpu = 00:05:21 ; elapsed = 00:03:53 . Memory (MB): peak = 6365.699 ; gain = 2338.051 ; free physical = 25829 ; free virtual = 161244

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1dd303b9c

Time (s): cpu = 00:05:22 ; elapsed = 00:03:53 . Memory (MB): peak = 6365.699 ; gain = 2338.051 ; free physical = 25829 ; free virtual = 161244

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1581f4723

Time (s): cpu = 00:05:45 ; elapsed = 00:04:03 . Memory (MB): peak = 6365.699 ; gain = 2338.051 ; free physical = 25813 ; free virtual = 161228

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 128243e38

Time (s): cpu = 00:05:47 ; elapsed = 00:04:04 . Memory (MB): peak = 6365.699 ; gain = 2338.051 ; free physical = 25814 ; free virtual = 161229

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 134bc0052

Time (s): cpu = 00:05:47 ; elapsed = 00:04:04 . Memory (MB): peak = 6365.699 ; gain = 2338.051 ; free physical = 25814 ; free virtual = 161229

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 134bc0052

Time (s): cpu = 00:05:47 ; elapsed = 00:04:04 . Memory (MB): peak = 6365.699 ; gain = 2338.051 ; free physical = 25814 ; free virtual = 161229

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: bd2bdac4

Time (s): cpu = 00:05:47 ; elapsed = 00:04:05 . Memory (MB): peak = 6365.699 ; gain = 2338.051 ; free physical = 25814 ; free virtual = 161229

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1b8fd5078

Time (s): cpu = 00:06:12 ; elapsed = 00:04:27 . Memory (MB): peak = 6365.699 ; gain = 2338.051 ; free physical = 25746 ; free virtual = 161162

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 15b7f4b36

Time (s): cpu = 00:06:14 ; elapsed = 00:04:29 . Memory (MB): peak = 6365.699 ; gain = 2338.051 ; free physical = 25749 ; free virtual = 161164

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: c4cb6a3a

Time (s): cpu = 00:06:15 ; elapsed = 00:04:30 . Memory (MB): peak = 6365.699 ; gain = 2338.051 ; free physical = 25749 ; free virtual = 161164

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1424dd396

Time (s): cpu = 00:06:47 ; elapsed = 00:04:42 . Memory (MB): peak = 6365.699 ; gain = 2338.051 ; free physical = 25755 ; free virtual = 161170
Phase 3 Detail Placement | Checksum: 1424dd396

Time (s): cpu = 00:06:48 ; elapsed = 00:04:42 . Memory (MB): peak = 6365.699 ; gain = 2338.051 ; free physical = 25754 ; free virtual = 161170

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1db4b4993

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1db4b4993

Time (s): cpu = 00:07:16 ; elapsed = 00:04:52 . Memory (MB): peak = 6365.699 ; gain = 2338.051 ; free physical = 25753 ; free virtual = 161169
INFO: [Place 30-746] Post Placement Timing Summary WNS=-8.088. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12f919a9f

Time (s): cpu = 00:07:54 ; elapsed = 00:05:09 . Memory (MB): peak = 6365.699 ; gain = 2338.051 ; free physical = 25741 ; free virtual = 161157
Phase 4.1 Post Commit Optimization | Checksum: 12f919a9f

Time (s): cpu = 00:07:55 ; elapsed = 00:05:10 . Memory (MB): peak = 6365.699 ; gain = 2338.051 ; free physical = 25741 ; free virtual = 161157

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12f919a9f

Time (s): cpu = 00:07:56 ; elapsed = 00:05:10 . Memory (MB): peak = 6365.699 ; gain = 2338.051 ; free physical = 25757 ; free virtual = 161173

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12f919a9f

Time (s): cpu = 00:07:56 ; elapsed = 00:05:11 . Memory (MB): peak = 6365.699 ; gain = 2338.051 ; free physical = 25758 ; free virtual = 161174

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 103577a89

Time (s): cpu = 00:07:57 ; elapsed = 00:05:11 . Memory (MB): peak = 6365.699 ; gain = 2338.051 ; free physical = 25758 ; free virtual = 161174
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 103577a89

Time (s): cpu = 00:07:57 ; elapsed = 00:05:11 . Memory (MB): peak = 6365.699 ; gain = 2338.051 ; free physical = 25757 ; free virtual = 161173
Ending Placer Task | Checksum: b30e6ac7

Time (s): cpu = 00:07:57 ; elapsed = 00:05:12 . Memory (MB): peak = 6365.699 ; gain = 2338.051 ; free physical = 25918 ; free virtual = 161334
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 6 Warnings, 91 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:08:12 ; elapsed = 00:05:30 . Memory (MB): peak = 6365.699 ; gain = 2338.051 ; free physical = 25918 ; free virtual = 161334
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 6365.699 ; gain = 0.000 ; free physical = 25766 ; free virtual = 161303
INFO: [Common 17-1381] The checkpoint '/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/impl_1/ctp7_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 6365.699 ; gain = 0.000 ; free physical = 25868 ; free virtual = 161315
INFO: [runtcl-4] Executing : report_io -file ctp7_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.44 . Memory (MB): peak = 6365.699 ; gain = 0.000 ; free physical = 25824 ; free virtual = 161271
INFO: [runtcl-4] Executing : report_utilization -file ctp7_top_utilization_placed.rpt -pb ctp7_top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6365.699 ; gain = 0.000 ; free physical = 25868 ; free virtual = 161315
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ctp7_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.57 . Memory (MB): peak = 6365.699 ; gain = 0.000 ; free physical = 25868 ; free virtual = 161316
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 6365.699 ; gain = 0.000 ; free physical = 25857 ; free virtual = 161305

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.088 | TNS=-886.837 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cfb55ceb

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 6365.699 ; gain = 0.000 ; free physical = 25806 ; free virtual = 161254
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.088 | TNS=-886.837 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 1cfb55ceb

Time (s): cpu = 00:00:34 ; elapsed = 00:00:11 . Memory (MB): peak = 6365.699 ; gain = 0.000 ; free physical = 25800 ; free virtual = 161250

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net U_AxiVersion/scratchPad[14].  Did not re-place instance U_AxiVersion/r_reg[scratchPad][14]
INFO: [Physopt 32-662] Processed net user_values_output[1][14].  Did not re-place instance i_49
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][131].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][131]
INFO: [Physopt 32-663] Processed net U_AxiVersion/scratchPad[30].  Re-placed instance U_AxiVersion/r_reg[scratchPad][30]
INFO: [Physopt 32-662] Processed net user_values_output[1][30].  Did not re-place instance i_33
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][147].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][147]
INFO: [Physopt 32-663] Processed net U_AxiVersion/scratchPad[13].  Re-placed instance U_AxiVersion/r_reg[scratchPad][13]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][62].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][62]
INFO: [Physopt 32-663] Processed net U_AxiVersion/scratchPad[12].  Re-placed instance U_AxiVersion/r_reg[scratchPad][12]
INFO: [Physopt 32-662] Processed net user_values_output[1][12].  Did not re-place instance i_51
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][129].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][129]
INFO: [Physopt 32-663] Processed net U_AxiVersion/scratchPad[27].  Re-placed instance U_AxiVersion/r_reg[scratchPad][27]
INFO: [Physopt 32-662] Processed net user_values_output[1][27].  Did not re-place instance i_36
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][144].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][144]
INFO: [Physopt 32-662] Processed net U_AxiVersion/scratchPad[21].  Did not re-place instance U_AxiVersion/r_reg[scratchPad][21]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][70].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][70]
INFO: [Physopt 32-662] Processed net U_AxiVersion/scratchPad[17].  Did not re-place instance U_AxiVersion/r_reg[scratchPad][17]
INFO: [Physopt 32-662] Processed net user_values_output[1][17].  Did not re-place instance i_46
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][134].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][134]
INFO: [Physopt 32-662] Processed net U_AxiVersion/scratchPad[24].  Did not re-place instance U_AxiVersion/r_reg[scratchPad][24]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][73].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][73]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][66].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][66]
INFO: [Physopt 32-663] Processed net U_AxiVersion/scratchPad[25].  Re-placed instance U_AxiVersion/r_reg[scratchPad][25]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][74].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][74]
INFO: [Physopt 32-663] Processed net U_AxiVersion/scratchPad[1].  Re-placed instance U_AxiVersion/r_reg[scratchPad][1]
INFO: [Physopt 32-662] Processed net U_AxiVersion/scratchPad[6].  Did not re-place instance U_AxiVersion/r_reg[scratchPad][6]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][50].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][50]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][55].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][55]
INFO: [Physopt 32-662] Processed net user_values_output[1][24].  Did not re-place instance i_39
INFO: [Physopt 32-662] Processed net user_values_output[1][25].  Did not re-place instance i_38
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][141].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][141]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][142].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][142]
INFO: [Physopt 32-663] Processed net U_AxiVersion/scratchPad[4].  Re-placed instance U_AxiVersion/r_reg[scratchPad][4]
INFO: [Physopt 32-662] Processed net user_values_output[1][4].  Did not re-place instance i_59
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][121].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][121]
INFO: [Physopt 32-662] Processed net U_AxiVersion/scratchPad[0].  Did not re-place instance U_AxiVersion/r_reg[scratchPad][0]
INFO: [Physopt 32-662] Processed net U_AxiVersion/scratchPad[5].  Did not re-place instance U_AxiVersion/r_reg[scratchPad][5]
INFO: [Physopt 32-662] Processed net user_values_output[1][21].  Did not re-place instance i_42
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][138].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][138]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][49].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][49]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][53].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][53]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][54].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][54]
INFO: [Physopt 32-663] Processed net U_AxiVersion/scratchPad[31].  Re-placed instance U_AxiVersion/r_reg[scratchPad][31]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][80].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][80]
INFO: [Physopt 32-663] Processed net GEM_style_source_links[0].i_gth_wrapper/gen_gt_resetfsm[0].gen_txresetfsm_inner[1].i_gt_txresetfsm/TX_FSM_RESET_DONE.  Re-placed instance GEM_style_source_links[0].i_gth_wrapper/gen_gt_resetfsm[0].gen_txresetfsm_inner[1].i_gt_txresetfsm/tx_fsm_reset_done_int_reg
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][165].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][165]
INFO: [Physopt 32-663] Processed net GEM_style_source_links[0].i_gth_wrapper/gen_gt_resetfsm[0].gen_txresetfsm_inner[0].i_gt_rxresetfsm/RX_FSM_RESET_DONE.  Re-placed instance GEM_style_source_links[0].i_gth_wrapper/gen_gt_resetfsm[0].gen_txresetfsm_inner[0].i_gt_rxresetfsm/rx_fsm_reset_done_int_reg
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][162].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][162]
INFO: [Physopt 32-663] Processed net GEM_style_source_links[0].i_gth_wrapper/gen_gt_resetfsm[0].gen_txresetfsm_inner[0].i_gt_txresetfsm/TX_FSM_RESET_DONE.  Re-placed instance GEM_style_source_links[0].i_gth_wrapper/gen_gt_resetfsm[0].gen_txresetfsm_inner[0].i_gt_txresetfsm/tx_fsm_reset_done_int_reg
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][164].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][164]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][61].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][61]
INFO: [Physopt 32-662] Processed net GEM_style_source_links[0].i_gth_wrapper/gen_gt_resetfsm[0].gen_txresetfsm_inner[1].i_gt_rxresetfsm/RX_FSM_RESET_DONE.  Did not re-place instance GEM_style_source_links[0].i_gth_wrapper/gen_gt_resetfsm[0].gen_txresetfsm_inner[1].i_gt_rxresetfsm/rx_fsm_reset_done_int_reg
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][163].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][163]
INFO: [Physopt 32-663] Processed net U_AxiVersion/scratchPad[16].  Re-placed instance U_AxiVersion/r_reg[scratchPad][16]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][65].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][65]
INFO: [Physopt 32-662] Processed net U_AxiVersion/scratchPad[10].  Did not re-place instance U_AxiVersion/r_reg[scratchPad][10]
INFO: [Physopt 32-662] Processed net U_AxiVersion/scratchPad[3].  Did not re-place instance U_AxiVersion/r_reg[scratchPad][3]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][52].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][52]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][59].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][59]
INFO: [Physopt 32-662] Processed net user_values_output[1][0].  Did not re-place instance i_63
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][117].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][117]
INFO: [Physopt 32-662] Processed net U_AxiVersion/scratchPad[8].  Did not re-place instance U_AxiVersion/r_reg[scratchPad][8]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][57].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][57]
INFO: [Physopt 32-663] Processed net U_AxiVersion/scratchPad[11].  Re-placed instance U_AxiVersion/r_reg[scratchPad][11]
INFO: [Physopt 32-662] Processed net U_AxiVersion/scratchPad[29].  Did not re-place instance U_AxiVersion/r_reg[scratchPad][29]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][60].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][60]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][78].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][78]
INFO: [Physopt 32-663] Processed net U_AxiVersion/scratchPad[23].  Re-placed instance U_AxiVersion/r_reg[scratchPad][23]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][72].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][72]
INFO: [Physopt 32-662] Processed net U_AxiVersion/scratchPad[18].  Did not re-place instance U_AxiVersion/r_reg[scratchPad][18]
INFO: [Physopt 32-662] Processed net U_AxiVersion/scratchPad[22].  Did not re-place instance U_AxiVersion/r_reg[scratchPad][22]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][63].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][63]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][67].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][67]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][71].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][71]
INFO: [Physopt 32-663] Processed net U_AxiVersion/scratchPad[2].  Re-placed instance U_AxiVersion/r_reg[scratchPad][2]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][51].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][51]
INFO: [Physopt 32-662] Processed net U_AxiVersion/scratchPad[26].  Did not re-place instance U_AxiVersion/r_reg[scratchPad][26]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][75].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][75]
INFO: [Physopt 32-662] Processed net user_values_output[1][5].  Did not re-place instance i_58
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][122].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][122]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][76].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][76]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][79].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][79]
INFO: [Physopt 32-662] Processed net user_values_output[1][1].  Did not re-place instance i_62
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][118].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][118]
INFO: [Physopt 32-662] Processed net user_values_output[1][29].  Did not re-place instance i_34
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][146].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][146]
INFO: [Physopt 32-662] Processed net U_AxiVersion/scratchPad[20].  Did not re-place instance U_AxiVersion/r_reg[scratchPad][20]
INFO: [Physopt 32-662] Processed net U_AxiVersion/scratchPad[9].  Did not re-place instance U_AxiVersion/r_reg[scratchPad][9]
INFO: [Physopt 32-662] Processed net user_values_output[1][11].  Did not re-place instance i_52
INFO: [Physopt 32-662] Processed net user_values_output[1][20].  Did not re-place instance i_43
INFO: [Physopt 32-662] Processed net user_values_output[1][23].  Did not re-place instance i_40
INFO: [Physopt 32-662] Processed net user_values_output[1][2].  Did not re-place instance i_61
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][119].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][119]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][128].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][128]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][137].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][137]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][140].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][140]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][58].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][58]
INFO: [Physopt 32-662] Processed net user_values_output[1][13].  Did not re-place instance i_50
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][130].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][130]
INFO: [Physopt 32-662] Processed net user_values_output[1][22].  Did not re-place instance i_41
INFO: [Physopt 32-661] Optimized 42 nets.  Re-placed 42 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 42 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 42 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.088 | TNS=-885.613 |
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 6365.699 ; gain = 0.000 ; free physical = 25789 ; free virtual = 161238
Phase 3 Placement Based Optimization | Checksum: 267a6e988

Time (s): cpu = 00:00:56 ; elapsed = 00:00:16 . Memory (MB): peak = 6365.699 ; gain = 0.000 ; free physical = 25789 ; free virtual = 161238

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][31] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][30] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][29] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][28] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][27] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][26] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][25] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][24] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][23] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][22] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][21] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][20] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][19] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][18] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][17] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][16] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][15] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][14] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][13] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][12] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][11] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][10] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][9] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][8] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][7] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][6] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][5] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][4] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][3] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][2] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][1] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net user_values_output[1][0] due to MARK_DEBUG attribute.
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 6365.699 ; gain = 0.000 ; free physical = 25790 ; free virtual = 161239
Phase 4 Rewire | Checksum: 267a6e988

Time (s): cpu = 00:00:57 ; elapsed = 00:00:17 . Memory (MB): peak = 6365.699 ; gain = 0.000 ; free physical = 25790 ; free virtual = 161239

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 36 candidate nets for critical-cell optimization.
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[14] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[14] was not replicated.
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[30] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[30] was not replicated.
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[13] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[13] was not replicated.
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[12] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[12] was not replicated.
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[17] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[17] was not replicated.
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[6] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[6] was not replicated.
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[24] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[24] was not replicated.
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[21] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[21] was not replicated.
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[3] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[3] was not replicated.
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[5] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[5] was not replicated.
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[0] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[0] was not replicated.
INFO: [Physopt 32-782] Net GEM_style_source_links[0].i_gth_wrapper/gen_gt_resetfsm[0].gen_txresetfsm_inner[0].i_gt_rxresetfsm/RX_FSM_RESET_DONE was not replicated
INFO: [Physopt 32-780] Instance u_ila_0 has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-782] Net GEM_style_source_links[0].i_gth_wrapper/gen_gt_resetfsm[0].gen_txresetfsm_inner[0].i_gt_txresetfsm/TX_FSM_RESET_DONE was not replicated
INFO: [Physopt 32-780] Instance u_ila_0 has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[25] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[25] was not replicated.
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[29] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[29] was not replicated.
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[20] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[20] was not replicated.
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[22] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[22] was not replicated.
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[18] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[18] was not replicated.
INFO: [Physopt 32-782] Net GEM_style_source_links[0].i_gth_wrapper/gen_gt_resetfsm[0].gen_txresetfsm_inner[1].i_gt_rxresetfsm/RX_FSM_RESET_DONE was not replicated
INFO: [Physopt 32-780] Instance u_ila_0 has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[16] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[16] was not replicated.
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[2] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[2] was not replicated.
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[31] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[31] was not replicated.
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[7] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[7] was not replicated.
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[19] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[19] was not replicated.
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[10] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[10] was not replicated.
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[26] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[26] was not replicated.
INFO: [Physopt 32-782] Net GEM_style_source_links[0].i_gth_wrapper/gen_gt_resetfsm[0].gen_txresetfsm_inner[1].i_gt_txresetfsm/TX_FSM_RESET_DONE was not replicated
INFO: [Physopt 32-780] Instance u_ila_0 has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[11] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[11] was not replicated.
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[23] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[23] was not replicated.
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[8] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[8] was not replicated.
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[9] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[9] was not replicated.
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[27] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[27] was not replicated.
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[1] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[1] was not replicated.
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[15] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[15] was not replicated.
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[28] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[28] was not replicated.
INFO: [Physopt 32-712] Optimization is not feasible on net scratch_pad_input[4] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net U_AxiVersion/scratchPad[4] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 5 Critical Cell Optimization | Checksum: 267a6e988

Time (s): cpu = 00:00:59 ; elapsed = 00:00:19 . Memory (MB): peak = 6365.699 ; gain = 0.000 ; free physical = 25790 ; free virtual = 161240

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 267a6e988

Time (s): cpu = 00:00:59 ; elapsed = 00:00:19 . Memory (MB): peak = 6365.699 ; gain = 0.000 ; free physical = 25790 ; free virtual = 161240

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 267a6e988

Time (s): cpu = 00:00:59 ; elapsed = 00:00:19 . Memory (MB): peak = 6365.699 ; gain = 0.000 ; free physical = 25790 ; free virtual = 161240

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 267a6e988

Time (s): cpu = 00:01:00 ; elapsed = 00:00:19 . Memory (MB): peak = 6365.699 ; gain = 0.000 ; free physical = 25790 ; free virtual = 161240

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 267a6e988

Time (s): cpu = 00:01:00 ; elapsed = 00:00:20 . Memory (MB): peak = 6365.699 ; gain = 0.000 ; free physical = 25790 ; free virtual = 161240

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 32 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Critical Pin Optimization | Checksum: 267a6e988

Time (s): cpu = 00:01:00 ; elapsed = 00:00:20 . Memory (MB): peak = 6365.699 ; gain = 0.000 ; free physical = 25790 ; free virtual = 161239

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 267a6e988

Time (s): cpu = 00:01:01 ; elapsed = 00:00:21 . Memory (MB): peak = 6365.699 ; gain = 0.000 ; free physical = 25789 ; free virtual = 161239

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 267a6e988

Time (s): cpu = 00:01:01 ; elapsed = 00:00:21 . Memory (MB): peak = 6365.699 ; gain = 0.000 ; free physical = 25789 ; free virtual = 161239
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 6365.699 ; gain = 0.000 ; free physical = 25793 ; free virtual = 161242
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-8.088 | TNS=-885.613 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Placement Based    |          0.000  |          1.224  |            0  |              0  |                    42  |           0  |           1  |  00:00:05  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |          32  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |          68  |           1  |  00:00:02  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |          1.224  |            0  |              0  |                    42  |         100  |          11  |  00:00:08  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 2141ebffd

Time (s): cpu = 00:01:01 ; elapsed = 00:00:21 . Memory (MB): peak = 6365.699 ; gain = 0.000 ; free physical = 25792 ; free virtual = 161242
INFO: [Common 17-83] Releasing license: Implementation
330 Infos, 6 Warnings, 91 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:33 ; elapsed = 00:00:31 . Memory (MB): peak = 6365.699 ; gain = 0.000 ; free physical = 25856 ; free virtual = 161305
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 6365.699 ; gain = 0.000 ; free physical = 25716 ; free virtual = 161284
INFO: [Common 17-1381] The checkpoint '/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/impl_1/ctp7_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 6365.699 ; gain = 0.000 ; free physical = 25820 ; free virtual = 161301
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus refclk_B_0_n_i[3:0] are not locked:  refclk_B_0_n_i[0]
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus refclk_B_0_p_i[3:0] are not locked:  refclk_B_0_p_i[0]
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus refclk_B_1_n_i[3:0] are not locked:  refclk_B_1_n_i[0]
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus refclk_B_1_p_i[3:0] are not locked:  refclk_B_1_p_i[0]
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 4c7b67b3 ConstDB: 0 ShapeSum: fad324bc RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 95cc8d29

Time (s): cpu = 00:01:14 ; elapsed = 00:00:45 . Memory (MB): peak = 6670.277 ; gain = 302.227 ; free physical = 25416 ; free virtual = 160899
Post Restoration Checksum: NetGraph: 77393bff NumContArr: 1e93512a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 95cc8d29

Time (s): cpu = 00:01:16 ; elapsed = 00:00:47 . Memory (MB): peak = 6670.277 ; gain = 302.227 ; free physical = 25414 ; free virtual = 160899

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 95cc8d29

Time (s): cpu = 00:01:17 ; elapsed = 00:00:48 . Memory (MB): peak = 6701.016 ; gain = 332.965 ; free physical = 25346 ; free virtual = 160833

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 95cc8d29

Time (s): cpu = 00:01:17 ; elapsed = 00:00:48 . Memory (MB): peak = 6701.016 ; gain = 332.965 ; free physical = 25346 ; free virtual = 160833
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1dd58cc4c

Time (s): cpu = 00:01:57 ; elapsed = 00:01:08 . Memory (MB): peak = 6946.594 ; gain = 578.543 ; free physical = 25311 ; free virtual = 160799
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.358 | TNS=-909.046| WHS=-0.504 | THS=-7342.826|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 21c271600

Time (s): cpu = 00:02:16 ; elapsed = 00:01:13 . Memory (MB): peak = 6946.594 ; gain = 578.543 ; free physical = 25294 ; free virtual = 160782
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.358 | TNS=-908.971| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1aa3e76a3

Time (s): cpu = 00:02:18 ; elapsed = 00:01:13 . Memory (MB): peak = 6946.594 ; gain = 578.543 ; free physical = 25289 ; free virtual = 160778
Phase 2 Router Initialization | Checksum: 20ec2ac94

Time (s): cpu = 00:02:18 ; elapsed = 00:01:13 . Memory (MB): peak = 6946.594 ; gain = 578.543 ; free physical = 25289 ; free virtual = 160778

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16104dec3

Time (s): cpu = 00:02:44 ; elapsed = 00:01:18 . Memory (MB): peak = 6946.594 ; gain = 578.543 ; free physical = 25264 ; free virtual = 160753

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6843
 Number of Nodes with overlaps = 405
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.407 | TNS=-909.039| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 172b8f363

Time (s): cpu = 00:04:35 ; elapsed = 00:01:45 . Memory (MB): peak = 6946.594 ; gain = 578.543 ; free physical = 25252 ; free virtual = 160741

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.363 | TNS=-908.930| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 11735d5b9

Time (s): cpu = 00:04:43 ; elapsed = 00:01:50 . Memory (MB): peak = 6946.594 ; gain = 578.543 ; free physical = 25250 ; free virtual = 160739

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.363 | TNS=-908.846| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1bf96f45a

Time (s): cpu = 00:04:45 ; elapsed = 00:01:51 . Memory (MB): peak = 6946.594 ; gain = 578.543 ; free physical = 25249 ; free virtual = 160738
Phase 4 Rip-up And Reroute | Checksum: 1bf96f45a

Time (s): cpu = 00:04:46 ; elapsed = 00:01:51 . Memory (MB): peak = 6946.594 ; gain = 578.543 ; free physical = 25249 ; free virtual = 160738

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1be40c05e

Time (s): cpu = 00:04:51 ; elapsed = 00:01:53 . Memory (MB): peak = 6946.594 ; gain = 578.543 ; free physical = 25251 ; free virtual = 160740
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.363 | TNS=-908.430| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1ae6b07db

Time (s): cpu = 00:04:55 ; elapsed = 00:01:54 . Memory (MB): peak = 6946.594 ; gain = 578.543 ; free physical = 25228 ; free virtual = 160716

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ae6b07db

Time (s): cpu = 00:04:55 ; elapsed = 00:01:54 . Memory (MB): peak = 6946.594 ; gain = 578.543 ; free physical = 25228 ; free virtual = 160717
Phase 5 Delay and Skew Optimization | Checksum: 1ae6b07db

Time (s): cpu = 00:04:55 ; elapsed = 00:01:54 . Memory (MB): peak = 6946.594 ; gain = 578.543 ; free physical = 25229 ; free virtual = 160718

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 175fb7ed2

Time (s): cpu = 00:05:01 ; elapsed = 00:01:56 . Memory (MB): peak = 6946.594 ; gain = 578.543 ; free physical = 25230 ; free virtual = 160718
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.363 | TNS=-904.500| WHS=-0.131 | THS=-0.209 |

Phase 6.1 Hold Fix Iter | Checksum: dc782ced

Time (s): cpu = 00:05:02 ; elapsed = 00:01:56 . Memory (MB): peak = 6946.594 ; gain = 578.543 ; free physical = 25225 ; free virtual = 160714
Phase 6 Post Hold Fix | Checksum: 14dfa6d31

Time (s): cpu = 00:05:02 ; elapsed = 00:01:57 . Memory (MB): peak = 6946.594 ; gain = 578.543 ; free physical = 25225 ; free virtual = 160714

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.03138 %
  Global Horizontal Routing Utilization  = 2.10894 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 66.6667%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1018959b4

Time (s): cpu = 00:05:04 ; elapsed = 00:01:57 . Memory (MB): peak = 6946.594 ; gain = 578.543 ; free physical = 25221 ; free virtual = 160709

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1018959b4

Time (s): cpu = 00:05:04 ; elapsed = 00:01:57 . Memory (MB): peak = 6946.594 ; gain = 578.543 ; free physical = 25218 ; free virtual = 160707

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y0/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y1/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y2/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y3/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y10/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y11/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y16/GTNORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y17/GTNORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y18/GTNORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y19/GTNORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y8/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y9/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y20/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y21/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y22/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y23/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y28/GTNORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y29/GTNORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y30/GTNORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y31/GTNORTHREFCLK1
Phase 9 Depositing Routes | Checksum: 15723b944

Time (s): cpu = 00:05:08 ; elapsed = 00:02:01 . Memory (MB): peak = 6946.594 ; gain = 578.543 ; free physical = 25219 ; free virtual = 160707

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: cf736ce3

Time (s): cpu = 00:05:15 ; elapsed = 00:02:03 . Memory (MB): peak = 6946.594 ; gain = 578.543 ; free physical = 25220 ; free virtual = 160709
INFO: [Route 35-57] Estimated Timing Summary | WNS=-8.363 | TNS=-904.500| WHS=0.051  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: cf736ce3

Time (s): cpu = 00:05:15 ; elapsed = 00:02:03 . Memory (MB): peak = 6946.594 ; gain = 578.543 ; free physical = 25220 ; free virtual = 160709
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:15 ; elapsed = 00:02:03 . Memory (MB): peak = 6946.594 ; gain = 578.543 ; free physical = 25377 ; free virtual = 160866

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
367 Infos, 11 Warnings, 91 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:27 ; elapsed = 00:02:18 . Memory (MB): peak = 6946.594 ; gain = 580.895 ; free physical = 25377 ; free virtual = 160866
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 6946.598 ; gain = 0.004 ; free physical = 25203 ; free virtual = 160837
INFO: [Common 17-1381] The checkpoint '/home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/impl_1/ctp7_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 6946.602 ; gain = 0.008 ; free physical = 25331 ; free virtual = 160856
INFO: [runtcl-4] Executing : report_drc -file ctp7_top_drc_routed.rpt -pb ctp7_top_drc_routed.pb -rpx ctp7_top_drc_routed.rpx
Command: report_drc -file ctp7_top_drc_routed.rpt -pb ctp7_top_drc_routed.pb -rpx ctp7_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/impl_1/ctp7_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 7034.641 ; gain = 88.039 ; free physical = 25289 ; free virtual = 160814
INFO: [runtcl-4] Executing : report_methodology -file ctp7_top_methodology_drc_routed.rpt -pb ctp7_top_methodology_drc_routed.pb -rpx ctp7_top_methodology_drc_routed.rpx
Command: report_methodology -file ctp7_top_methodology_drc_routed.rpt -pb ctp7_top_methodology_drc_routed.pb -rpx ctp7_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/rrivera/CorrelatorTrigger/APx_sTTCEmu/TimingDistribution/TimingDistributionServer/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/impl_1/ctp7_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:01 ; elapsed = 00:00:21 . Memory (MB): peak = 7034.641 ; gain = 0.000 ; free physical = 24991 ; free virtual = 160517
INFO: [runtcl-4] Executing : report_power -file ctp7_top_power_routed.rpt -pb ctp7_top_power_summary_routed.pb -rpx ctp7_top_power_routed.rpx
Command: report_power -file ctp7_top_power_routed.rpt -pb ctp7_top_power_summary_routed.pb -rpx ctp7_top_power_routed.rpx
INFO: [Power 33-23] Power model is not available for DNA_PORT_I
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
382 Infos, 11 Warnings, 91 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:49 ; elapsed = 00:00:23 . Memory (MB): peak = 7141.254 ; gain = 106.613 ; free physical = 24875 ; free virtual = 160419
INFO: [runtcl-4] Executing : report_route_status -file ctp7_top_route_status.rpt -pb ctp7_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ctp7_top_timing_summary_routed.rpt -pb ctp7_top_timing_summary_routed.pb -rpx ctp7_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ctp7_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file ctp7_top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:01:31 ; elapsed = 00:01:31 . Memory (MB): peak = 7141.254 ; gain = 0.000 ; free physical = 24824 ; free virtual = 160393
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ctp7_top_bus_skew_routed.rpt -pb ctp7_top_bus_skew_routed.pb -rpx ctp7_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-208] The XPM instance: <i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_v7_bd/axi_chip2chip_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_v7_bd/axi_chip2chip_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_v7_bd/axi_chip2chip_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_v7_bd/axi_chip2chip_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force ctp7_top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 44 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ctp7_top.bit...
Writing bitstream ./ctp7_top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
407 Infos, 13 Warnings, 92 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:29 ; elapsed = 00:00:59 . Memory (MB): peak = 7797.652 ; gain = 595.371 ; free physical = 24728 ; free virtual = 160361
INFO: [Common 17-206] Exiting Vivado at Wed Mar 20 12:14:49 2019...
