<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Silicon Labs EFM32 CMSIS: EFM32PG1B_IDAC_BitFields</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<h1>EFM32PG1B_IDAC_BitFields</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#ge7b05861a1ec5682f4e0b9b929223a91">_IDAC_CTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g5eee2b4a3a7090eb972b00c4ae0717ee">_IDAC_CTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x00F17FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#ga57880e548ff134ea01738e44d5b8f27">IDAC_CTRL_EN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gb24f9408d66850b30c94972dee34b9c6">_IDAC_CTRL_EN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gac6e0060ea3bbd13a37ff72553fbfad6">_IDAC_CTRL_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g58ce73cccaa0f7e73324eba1289ea832">_IDAC_CTRL_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gca08cc740afd59b2743069aac239be17">IDAC_CTRL_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_EN_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g7ab81ae13a7f63273db0d9ee5906b397">IDAC_CTRL_CURSINK</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#ge53fb167a2d60826ffb3cdbeef685a5e">_IDAC_CTRL_CURSINK_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gf549fde2e98fe013007f78f1379a9208">_IDAC_CTRL_CURSINK_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g682120598e840d730abdeabf32d764b0">_IDAC_CTRL_CURSINK_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g5a81997ec727d571c16ffa9ce30d408d">IDAC_CTRL_CURSINK_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_CURSINK_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g48f419abe341d152e7d3f3c69a96499f">IDAC_CTRL_MINOUTTRANS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gc11d37e2f93702611691538031a0fdec">_IDAC_CTRL_MINOUTTRANS_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g869c7f20b02f79df628854549ea87f35">_IDAC_CTRL_MINOUTTRANS_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g41d7b2ea57b7317be01b69938a9275bb">_IDAC_CTRL_MINOUTTRANS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g7415bdbecc58b152a3698f91a0f9399f">IDAC_CTRL_MINOUTTRANS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_MINOUTTRANS_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g0b846f4975dbb884a9ec8f086df919b4">IDAC_CTRL_OUTEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g15df6a9c2a0626d43134563231712f7f">_IDAC_CTRL_OUTEN_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g70ee78f284335a175c70bd14f46872a1">_IDAC_CTRL_OUTEN_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g238fcf7c390e59987a645dae04c46ba4">_IDAC_CTRL_OUTEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g96c2bce30213083f8dbb9da2789fa110">IDAC_CTRL_OUTEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTEN_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g918a918c594addbacac8baf92ca6b43d">_IDAC_CTRL_OUTMODE_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g072ff0a3f59266b44594af195df00403">_IDAC_CTRL_OUTMODE_MASK</a>&nbsp;&nbsp;&nbsp;0xFF0UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g6cc89111562b14eb23b7a950bf72b3dd">_IDAC_CTRL_OUTMODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g5cf193e0ba0b8c4bd01c64a94fd08bfb">_IDAC_CTRL_OUTMODE_BUS1XCH0</a>&nbsp;&nbsp;&nbsp;0x00000020UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gc30883aa30bdbb7f2178a09ea029398b">_IDAC_CTRL_OUTMODE_BUS1YCH1</a>&nbsp;&nbsp;&nbsp;0x00000021UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g2c7b78bb3e9cd5c2855e5a56ce1e58d4">_IDAC_CTRL_OUTMODE_BUS1XCH2</a>&nbsp;&nbsp;&nbsp;0x00000022UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#ge24986bd32c1674b1384cab2811623f1">_IDAC_CTRL_OUTMODE_BUS1YCH3</a>&nbsp;&nbsp;&nbsp;0x00000023UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g970320ee1cf5873f5968bea42b841930">_IDAC_CTRL_OUTMODE_BUS1XCH4</a>&nbsp;&nbsp;&nbsp;0x00000024UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g981498a7e3d157abd84cf40a250e8b12">_IDAC_CTRL_OUTMODE_BUS1YCH5</a>&nbsp;&nbsp;&nbsp;0x00000025UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g814924f6d11384adb86c0a0d5d049536">_IDAC_CTRL_OUTMODE_BUS1XCH6</a>&nbsp;&nbsp;&nbsp;0x00000026UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g9cecb288ee2802e4513be55346573e99">_IDAC_CTRL_OUTMODE_BUS1YCH7</a>&nbsp;&nbsp;&nbsp;0x00000027UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gd3172e2c01c7b6f448c7917610cadba4">_IDAC_CTRL_OUTMODE_BUS1XCH8</a>&nbsp;&nbsp;&nbsp;0x00000028UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g50253118cb4395329c162682f7ead35b">_IDAC_CTRL_OUTMODE_BUS1YCH9</a>&nbsp;&nbsp;&nbsp;0x00000029UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g83ff00a73f99529da085ade0c7323348">_IDAC_CTRL_OUTMODE_BUS1XCH10</a>&nbsp;&nbsp;&nbsp;0x0000002AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gd27dac59486e845112b61a37a8be4250">_IDAC_CTRL_OUTMODE_BUS1YCH11</a>&nbsp;&nbsp;&nbsp;0x0000002BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g79070a86c3ddfe3d043dcc933c68ec7a">_IDAC_CTRL_OUTMODE_BUS1XCH12</a>&nbsp;&nbsp;&nbsp;0x0000002CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#ge2a36f7033b50a853ad38f3fd64d9538">_IDAC_CTRL_OUTMODE_BUS1YCH13</a>&nbsp;&nbsp;&nbsp;0x0000002DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g5df85e0f4ed0452d110a1be9b7b007b2">_IDAC_CTRL_OUTMODE_BUS1XCH14</a>&nbsp;&nbsp;&nbsp;0x0000002EUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g84e317b766835db25b760e62595c7931">_IDAC_CTRL_OUTMODE_BUS1YCH15</a>&nbsp;&nbsp;&nbsp;0x0000002FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g962a97ec09f01c6150cacd4e9a41424d">_IDAC_CTRL_OUTMODE_BUS1XCH16</a>&nbsp;&nbsp;&nbsp;0x00000030UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g8beb5ac21b1f6dee7c3c5eac52d3229a">_IDAC_CTRL_OUTMODE_BUS1YCH17</a>&nbsp;&nbsp;&nbsp;0x00000031UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gca2b2d6fe6ba8de13828c358b232db93">_IDAC_CTRL_OUTMODE_BUS1XCH18</a>&nbsp;&nbsp;&nbsp;0x00000032UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g6b9a99346c98a9df2ad2611b8e7e330d">_IDAC_CTRL_OUTMODE_BUS1YCH19</a>&nbsp;&nbsp;&nbsp;0x00000033UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gaeea80eb10b219c41078f8082a0bb374">_IDAC_CTRL_OUTMODE_BUS1XCH20</a>&nbsp;&nbsp;&nbsp;0x00000034UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#ga8d624f58ee70bcc1b16a4026f249b21">_IDAC_CTRL_OUTMODE_BUS1YCH21</a>&nbsp;&nbsp;&nbsp;0x00000035UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#ga1926df1f15a278ff5cb271441bb81f5">_IDAC_CTRL_OUTMODE_BUS1XCH22</a>&nbsp;&nbsp;&nbsp;0x00000036UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g7a679c9613ec7d807f67209f5fb49d92">_IDAC_CTRL_OUTMODE_BUS1YCH23</a>&nbsp;&nbsp;&nbsp;0x00000037UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gb0d401b0e106200121f3fddeeb2612a0">_IDAC_CTRL_OUTMODE_BUS1XCH24</a>&nbsp;&nbsp;&nbsp;0x00000038UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g6b8781a38d9aa64bc5511cb538d00291">_IDAC_CTRL_OUTMODE_BUS1YCH25</a>&nbsp;&nbsp;&nbsp;0x00000039UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#ge000a31df0a39321a4b893c56173012d">_IDAC_CTRL_OUTMODE_BUS1XCH26</a>&nbsp;&nbsp;&nbsp;0x0000003AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g2678a5cad35f9ab1f6dba1fee1bf9404">_IDAC_CTRL_OUTMODE_BUS1YCH27</a>&nbsp;&nbsp;&nbsp;0x0000003BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#ge2b360613bf257413ea5a250a2a1f971">_IDAC_CTRL_OUTMODE_BUS1XCH28</a>&nbsp;&nbsp;&nbsp;0x0000003CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gb8d12af4c28859d0ba6c7541eeccf250">_IDAC_CTRL_OUTMODE_BUS1YCH29</a>&nbsp;&nbsp;&nbsp;0x0000003DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g3cd7467555644acbddc79eb7def9dbbb">_IDAC_CTRL_OUTMODE_BUS1XCH30</a>&nbsp;&nbsp;&nbsp;0x0000003EUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g2d71da4eb4a43d9027ab68978085f1e9">_IDAC_CTRL_OUTMODE_BUS1YCH31</a>&nbsp;&nbsp;&nbsp;0x0000003FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g1e4690ba43b42b76cf33b1e91a9059c3">IDAC_CTRL_OUTMODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g59deaaa559b3dc8c8fdf7451d8bd2459">IDAC_CTRL_OUTMODE_BUS1XCH0</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH0 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g1f9e6d0c5d8cc946fafdfe22b64b847e">IDAC_CTRL_OUTMODE_BUS1YCH1</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH1 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g05cb43df689e1af571537c30c1e0c6ee">IDAC_CTRL_OUTMODE_BUS1XCH2</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH2 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gab1c9ea0714ef39d76f0f4cdbe5e125a">IDAC_CTRL_OUTMODE_BUS1YCH3</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH3 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gb9733cbdb029b34da7b88432f83f9601">IDAC_CTRL_OUTMODE_BUS1XCH4</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH4 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g573113e6a4ab5104f59f7c83b7f2a139">IDAC_CTRL_OUTMODE_BUS1YCH5</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH5 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g1e163a65ae00deea8d0acc8b177a07ce">IDAC_CTRL_OUTMODE_BUS1XCH6</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH6 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g9f36d193d03f1ab9931f3c8aa641336d">IDAC_CTRL_OUTMODE_BUS1YCH7</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH7 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gb2bc1e69aa35a35d97e59add963e22ba">IDAC_CTRL_OUTMODE_BUS1XCH8</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH8 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g1b910b159f4b27c271a30fed46c746f0">IDAC_CTRL_OUTMODE_BUS1YCH9</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH9 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gee45fe81c33745a366e4528140611d9e">IDAC_CTRL_OUTMODE_BUS1XCH10</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH10 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#ga004d04ba455de46e71e13289a0cc675">IDAC_CTRL_OUTMODE_BUS1YCH11</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH11 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gd948777c8afc4179dba24d9defeb734e">IDAC_CTRL_OUTMODE_BUS1XCH12</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH12 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g36780a114b86b388e3e12ea16c823028">IDAC_CTRL_OUTMODE_BUS1YCH13</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH13 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g64f7f30cc51b9ebaae3f95a8f318820c">IDAC_CTRL_OUTMODE_BUS1XCH14</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH14 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g3eb779a09f7e6bc352d844adcd636f99">IDAC_CTRL_OUTMODE_BUS1YCH15</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH15 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gc3d7ec97d7f660722551c6f067c97bbb">IDAC_CTRL_OUTMODE_BUS1XCH16</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH16 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gde3ace6bf484e299ecbd17ec42b04c35">IDAC_CTRL_OUTMODE_BUS1YCH17</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH17 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g2f2dd022f3136939bd0f41c99df1d8c8">IDAC_CTRL_OUTMODE_BUS1XCH18</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH18 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gc352ad5f8ecf95aec2f423d9a2f92d78">IDAC_CTRL_OUTMODE_BUS1YCH19</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH19 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gdd71055847b427cd09513e10825353c4">IDAC_CTRL_OUTMODE_BUS1XCH20</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH20 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g25fd9074499872b706a55517cd5395ef">IDAC_CTRL_OUTMODE_BUS1YCH21</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH21 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gfcdc449d0c78a881b0b8c14ba9f619d6">IDAC_CTRL_OUTMODE_BUS1XCH22</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH22 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g1d2d95e227bb8e155d8abcc984c936bd">IDAC_CTRL_OUTMODE_BUS1YCH23</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH23 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g59b9526cf02d77e950de5f6e839ef2c6">IDAC_CTRL_OUTMODE_BUS1XCH24</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH24 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g67aa95edd93e9a259fbcdad9a2b02973">IDAC_CTRL_OUTMODE_BUS1YCH25</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH25 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#ge8781ca1b06b04305c36e67b609272c6">IDAC_CTRL_OUTMODE_BUS1XCH26</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH26 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g4cad3f9d41ba6c91fd70b38f4d00a8b0">IDAC_CTRL_OUTMODE_BUS1YCH27</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH27 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g880c428eb092271840e4cc08fd533c7e">IDAC_CTRL_OUTMODE_BUS1XCH28</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH28 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g1d2c8942283c32768f485cfe25ebd843">IDAC_CTRL_OUTMODE_BUS1YCH29</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH29 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g1175d6be8338a4d789821bf751a626ad">IDAC_CTRL_OUTMODE_BUS1XCH30</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH30 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g74a57cc2a5329345b3c8a4bc37e62045">IDAC_CTRL_OUTMODE_BUS1YCH31</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH31 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g049619f4a34cdaa424b89a45eb16841c">IDAC_CTRL_PWRSEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gd479ca3f2c72602bbb22ed8657a1ddf5">_IDAC_CTRL_PWRSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g487ba5bc02a30223005ac7a657a999db">_IDAC_CTRL_PWRSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x1000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g40a2b8b6f6725612c06f3e9b61b9920e">_IDAC_CTRL_PWRSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g5323db95b6324ca877164d2761f7ffd2">_IDAC_CTRL_PWRSEL_ANA</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gc082a749db775829cba6efd241b018cf">_IDAC_CTRL_PWRSEL_IO</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g291e91ea0bd7e7693ef8cb9b39dd679b">IDAC_CTRL_PWRSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PWRSEL_DEFAULT &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#ga5fa096ffe275ab5b059951108e52fe6">IDAC_CTRL_PWRSEL_ANA</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PWRSEL_ANA &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g7553da31ec107a8f20b99843f9ba7906">IDAC_CTRL_PWRSEL_IO</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PWRSEL_IO &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g0147d5564de00c2f3f4ff272a10d3503">IDAC_CTRL_EM2DELAY</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 13)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#ga7e9202b7326889e307b8b06ef8d183e">_IDAC_CTRL_EM2DELAY_SHIFT</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g12231d89c52b50600b5e659bdf97ad93">_IDAC_CTRL_EM2DELAY_MASK</a>&nbsp;&nbsp;&nbsp;0x2000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gbc7dff61f7f6cf4b37bca687c1a374f0">_IDAC_CTRL_EM2DELAY_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gd041254f35623ac713f79dd20824a67d">IDAC_CTRL_EM2DELAY_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_EM2DELAY_DEFAULT &lt;&lt; 13)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g6dfc13dba08e76f540719549b44de55c">IDAC_CTRL_BUSMASTERDIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g0bc3d410c5cddaef0551fec8f003b810">_IDAC_CTRL_BUSMASTERDIS_SHIFT</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gb11f3041c952c72ea9b7f386363f12e4">_IDAC_CTRL_BUSMASTERDIS_MASK</a>&nbsp;&nbsp;&nbsp;0x4000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g0fddefb55ddaa5dd568660eab9765783">_IDAC_CTRL_BUSMASTERDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g2a156aa5c6e57c9d83d4d74daf24d640">IDAC_CTRL_BUSMASTERDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_BUSMASTERDIS_DEFAULT &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g03bf545fcfd8282945b523d9a7a58f73">IDAC_CTRL_OUTENPRS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g655be9b134556a41ecc57f0f02514861">_IDAC_CTRL_OUTENPRS_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g0ccbd468a8b309df04cd8542a877dc4f">_IDAC_CTRL_OUTENPRS_MASK</a>&nbsp;&nbsp;&nbsp;0x10000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#ga5b6dedfa4f8731f56e4451e6fee36bb">_IDAC_CTRL_OUTENPRS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g919111f5850b1b751d0367a29ee0e41d">IDAC_CTRL_OUTENPRS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTENPRS_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gc543663bec6f0b54aa08e0f9976964c7">_IDAC_CTRL_PRSSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g03b61ba216eab24aa076469670462130">_IDAC_CTRL_PRSSEL_MASK</a>&nbsp;&nbsp;&nbsp;0xF00000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gf4481c47d243d6b3035aa8a83272e99a">_IDAC_CTRL_PRSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g7d33abdbf80ce88c70a9a09c5f1c293d">_IDAC_CTRL_PRSSEL_PRSCH0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g674db1156ae291871a1354309377665a">_IDAC_CTRL_PRSSEL_PRSCH1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g7779d1c74d41ef04f386890e49544607">_IDAC_CTRL_PRSSEL_PRSCH2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g9b307926736bbcefadaf3d6b141888c5">_IDAC_CTRL_PRSSEL_PRSCH3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g57eb7482944619ffe89d6587b3645ed7">_IDAC_CTRL_PRSSEL_PRSCH4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#ga7494fd65a2e207095899758aa0b2fc6">_IDAC_CTRL_PRSSEL_PRSCH5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g258f02aaae8443d265782103f1dce344">_IDAC_CTRL_PRSSEL_PRSCH6</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g6429b8623e8ae31072f0eaa5fcac30bf">_IDAC_CTRL_PRSSEL_PRSCH7</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gbd6d75ddf8426c5ed31ea7b9df5a69f3">_IDAC_CTRL_PRSSEL_PRSCH8</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g0436f5fbb57c924b5276cea9bfa6292a">_IDAC_CTRL_PRSSEL_PRSCH9</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gc35f75c802f3345a528befb3be88bdce">_IDAC_CTRL_PRSSEL_PRSCH10</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#ga845054c2feb25ce35aa6457c9347dfc">_IDAC_CTRL_PRSSEL_PRSCH11</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gccd53d82bb53f639ef635a043c26c4f6">IDAC_CTRL_PRSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_DEFAULT &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g6f2d5227f1a365f369df0a4f3c60a7c2">IDAC_CTRL_PRSSEL_PRSCH0</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH0 &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#ga1c335792fc353d2ec2348e65f997022">IDAC_CTRL_PRSSEL_PRSCH1</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH1 &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gded9ef07336101086b9c859b8abb8cb1">IDAC_CTRL_PRSSEL_PRSCH2</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH2 &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g5ef853d441eb59678274800cda3cbaad">IDAC_CTRL_PRSSEL_PRSCH3</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH3 &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gf25b0bc56ce0928f5fa4cf4230f663f4">IDAC_CTRL_PRSSEL_PRSCH4</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH4 &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gfcbe5a9af7bf16ea65d71182f78ed999">IDAC_CTRL_PRSSEL_PRSCH5</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH5 &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gfcbc0aa3f3cd76f769b8bf0fe78680ce">IDAC_CTRL_PRSSEL_PRSCH6</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH6 &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g7f3c9f76ad2f54195eceeb7c6c45f28a">IDAC_CTRL_PRSSEL_PRSCH7</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH7 &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gaf8c8eb94473c4edcdc3e8ad7c55f2a9">IDAC_CTRL_PRSSEL_PRSCH8</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH8 &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gefaa1f4bf0f3d14d365676d0acc76432">IDAC_CTRL_PRSSEL_PRSCH9</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH9 &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gd4a4aec90d0dcfd06c6c442d7a3fa02e">IDAC_CTRL_PRSSEL_PRSCH10</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH10 &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gb329a745b73171cb6c348148dc27ef3c">IDAC_CTRL_PRSSEL_PRSCH11</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH11 &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#ga66c32551f46b9cbbb11754a1257ce50">_IDAC_CURPROG_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x009B0000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g0c5ab77e129039a593a1b0e752e69e9a">_IDAC_CURPROG_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF1F03UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g504f4818c6565310aa2543cda56b6046">_IDAC_CURPROG_RANGESEL_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gc98a05b743d83246185dae36bf92555b">_IDAC_CURPROG_RANGESEL_MASK</a>&nbsp;&nbsp;&nbsp;0x3UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g0950e281565731570fe2d717932b4fab">_IDAC_CURPROG_RANGESEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gbb1ff3a37a4eaabb1d2e16a1b6658017">_IDAC_CURPROG_RANGESEL_RANGE0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gcc2e8255c141f9b85d60c10b10149554">_IDAC_CURPROG_RANGESEL_RANGE1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gd8d513b21d4e19df31dc2832f47755dd">_IDAC_CURPROG_RANGESEL_RANGE2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g4dc1d8112cdc53ddea294fdfb7063275">_IDAC_CURPROG_RANGESEL_RANGE3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g9fd4035b859bc1bda242a94c48d2409e">IDAC_CURPROG_RANGESEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_RANGESEL_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gc4b44deb75bf7bbec578d98ddfca378f">IDAC_CURPROG_RANGESEL_RANGE0</a>&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_RANGESEL_RANGE0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gef79e95da70ed301e1117833e9213e7f">IDAC_CURPROG_RANGESEL_RANGE1</a>&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_RANGESEL_RANGE1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g9a9ebad68205c5accbfa286d0891553b">IDAC_CURPROG_RANGESEL_RANGE2</a>&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_RANGESEL_RANGE2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g97f1097c4cd8981f1268434ab47af886">IDAC_CURPROG_RANGESEL_RANGE3</a>&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_RANGESEL_RANGE3 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g02abd15c5023815879a97e2bc058dbd0">_IDAC_CURPROG_STEPSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#ge48046d28385a6ea0792ea4abf1fe0c1">_IDAC_CURPROG_STEPSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x1F00UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g10c406bc0e9126a33c9c4f5aa55abc3c">_IDAC_CURPROG_STEPSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g5594fb2f78df73081ea5aeb1435556e9">IDAC_CURPROG_STEPSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_STEPSEL_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g6f1821898411f0fe9b7c29cbb6dc2ee3">_IDAC_CURPROG_TUNING_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#ge7a3c9d117529a12c742737f597d2f53">_IDAC_CURPROG_TUNING_MASK</a>&nbsp;&nbsp;&nbsp;0xFF0000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g663dea3fcff87f2abca2519768d36248">_IDAC_CURPROG_TUNING_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x0000009BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g1c2192edecb35e95ecc6ce0b5fdebfa3">IDAC_CURPROG_TUNING_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_TUNING_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g9904b5b1c14c39c046eca16f421c2d5a">_IDAC_DUTYCONFIG_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g9cff7517e8245cb3de69f258d1a45ce6">_IDAC_DUTYCONFIG_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gd0514542d668a67cf971d4728bb2bdc4">IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g5c40a46547d275141e3f82164cc07ed8">_IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g3361dc313dfb495eeecd967fe71eb548">_IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g21e211f36231d8da15f8f0e796ded975">_IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gd8962e130273e119810365cbf21b5b95">IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g5ef258e756b9e2dd107f7013d8926e25">_IDAC_STATUS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g20bb51584aed56274cf2f264669b05ff">_IDAC_STATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g940013a1e75adc695061c6e669d8c179">IDAC_STATUS_CURSTABLE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g0b25d0c795901036ed48d505aa4cf392">_IDAC_STATUS_CURSTABLE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gc6cbe70b456e73651a908b017c7eabfa">_IDAC_STATUS_CURSTABLE_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#ga000bc2cbae2d7e2307ee4b5264f4311">_IDAC_STATUS_CURSTABLE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g601344ebf73709fb4356d5c65cde6a9f">IDAC_STATUS_CURSTABLE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_STATUS_CURSTABLE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gf97f484b790aa0655ad89966f5d0ab93">IDAC_STATUS_BUSCONFLICT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#ga1e0937b40f2fcb66214ffe77c4315be">_IDAC_STATUS_BUSCONFLICT_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g79cff90c2d2f02d38ad9ba5bd0f5e858">_IDAC_STATUS_BUSCONFLICT_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g6f695086bd7d31f0b8e509bb4a75834b">_IDAC_STATUS_BUSCONFLICT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gfa1e1ea11e7f7fe1dd58b18b5304560a">IDAC_STATUS_BUSCONFLICT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_STATUS_BUSCONFLICT_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g14ac9f71b7e52bfc2c014edd612a610a">_IDAC_IF_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g81ba117d9e148b8e8903a5ae99c46779">_IDAC_IF_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g2069a21221411a1a7c85b88c76aaf95f">IDAC_IF_CURSTABLE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gc02cbe129a49cafd726088d16b9ac44b">_IDAC_IF_CURSTABLE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gf236dc39a3de936a298ad57753825fa5">_IDAC_IF_CURSTABLE_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g6d57b59afdaf1b7a2ced660382c52d9e">_IDAC_IF_CURSTABLE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g000a897f501fc2f909926ff609d3f9bd">IDAC_IF_CURSTABLE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_IF_CURSTABLE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g0ead21d28d18117aff260583f5da0204">IDAC_IF_BUSCONFLICT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gc2f347130c149fb02ef15a55e4a74932">_IDAC_IF_BUSCONFLICT_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g5f748f0b0ed093c6629bcff0b7cce3ff">_IDAC_IF_BUSCONFLICT_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g208b9cfcc30109b4e28a32a27b20f7b5">_IDAC_IF_BUSCONFLICT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#ga55bd226cbc802127539ab25d429c73a">IDAC_IF_BUSCONFLICT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_IF_BUSCONFLICT_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#ge781a18748fbf4e5ac0d0c77920d1850">_IDAC_IFS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g9db83558c03b5b39c14e31997e49f12f">_IDAC_IFS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g9e126a7022c075c94008b2c1bc1ebc71">IDAC_IFS_CURSTABLE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gf45110b76bad9bb1ec5161dcc7d01b3c">_IDAC_IFS_CURSTABLE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g854a9e32633dc9682160dc934ec65969">_IDAC_IFS_CURSTABLE_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g181266bc50adfd2e01d27c21f4b9c5b2">_IDAC_IFS_CURSTABLE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g9c92746f7ced9167257891f1e95f58c0">IDAC_IFS_CURSTABLE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_IFS_CURSTABLE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g5e8a52a3eb46f8789f640c5a859489a2">IDAC_IFS_BUSCONFLICT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g7499a2f07420a8e0bc81e086d407dc63">_IDAC_IFS_BUSCONFLICT_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g2553f943120f1f60cc6eb2bdef75299f">_IDAC_IFS_BUSCONFLICT_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g9a3dfbe47941c1cf7182a0df5078ff9c">_IDAC_IFS_BUSCONFLICT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g566735aac0fea2b0b03aaa17fdde5353">IDAC_IFS_BUSCONFLICT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_IFS_BUSCONFLICT_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g8fc2afa0528644dd23c98cbd18e0a91e">_IDAC_IFC_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g78e8d85a627d17b244ae6a3b2f3c784f">_IDAC_IFC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g659d3d79f83ceb4246ad13ff6490331f">IDAC_IFC_CURSTABLE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gcacd85c3f11f94ebba0e7f46ea249c26">_IDAC_IFC_CURSTABLE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g5a3621481555c4c1075fc50397dc4fff">_IDAC_IFC_CURSTABLE_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g85449b9cdb55cda2b9c55285e2908fb6">_IDAC_IFC_CURSTABLE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g37c1b8073de48d3c40995a93c998c9da">IDAC_IFC_CURSTABLE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_IFC_CURSTABLE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g8b29c813e0cae2f55898859817be9cf6">IDAC_IFC_BUSCONFLICT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g02978710be35a06306c0f72c4c6ca8af">_IDAC_IFC_BUSCONFLICT_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g6469f52fa16512311bf63197cdef0e3c">_IDAC_IFC_BUSCONFLICT_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g5efc36de2720f9acdf979cea84b21523">_IDAC_IFC_BUSCONFLICT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g437233fcb2e0c7e3d402c9ac27994a48">IDAC_IFC_BUSCONFLICT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_IFC_BUSCONFLICT_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g896e7fcf5c59a1c5c1428d004632e2a2">_IDAC_IEN_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g92b1c5e65661629e662002b6d109ca2e">_IDAC_IEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g9062601eb213db5022b649cf6ca27daf">IDAC_IEN_CURSTABLE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g67f6c5953793199283be3e550c9690fe">_IDAC_IEN_CURSTABLE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g5886d19261bbdb3beb094b971099f44e">_IDAC_IEN_CURSTABLE_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g9d4252e388645893625fc869b60321ec">_IDAC_IEN_CURSTABLE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gd39090dd4b56a484b60cfde969503850">IDAC_IEN_CURSTABLE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_IEN_CURSTABLE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g571ca37a5b843824e1b75155b8f7eaa8">IDAC_IEN_BUSCONFLICT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g525d35e806aab2c9874a2c604ad09bd3">_IDAC_IEN_BUSCONFLICT_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gd2b5d8d42603f2310b008c219efbfe84">_IDAC_IEN_BUSCONFLICT_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g8315855625095323945680029289c98e">_IDAC_IEN_BUSCONFLICT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g17e753159838aa551b5d817421b72eea">IDAC_IEN_BUSCONFLICT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_IEN_BUSCONFLICT_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gdd85023f25736185b41620a02c8f5aa9">_IDAC_BUSREQ_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g11b0298814bc8e2373d7e11562908a83">_IDAC_BUSREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g1864dd36282a9e0cf80ac4c45d692386">IDAC_BUSREQ_BUS1XREQ</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g4317fa489301dae89b1a597d7bd7af2a">_IDAC_BUSREQ_BUS1XREQ_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g40d0e9b917063ab783b8c6cdcf25fa7b">_IDAC_BUSREQ_BUS1XREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g16c38bede2b236410294160b92a1915c">_IDAC_BUSREQ_BUS1XREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gd8140fac8b878ed0e9ce506afd413797">IDAC_BUSREQ_BUS1XREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_BUSREQ_BUS1XREQ_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gd0bcf12fc02151af63a12ac8dd6842d8">IDAC_BUSREQ_BUS1YREQ</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g0c3e8797528a23432dab6dd01a984caa">_IDAC_BUSREQ_BUS1YREQ_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gdbf7ff821f2074c22d02b339b2d9c9ff">_IDAC_BUSREQ_BUS1YREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gb636cd1da1e54982f180ea98c5c9555b">_IDAC_BUSREQ_BUS1YREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g987cb0db8d8c03e798bcb836b31afa05">IDAC_BUSREQ_BUS1YREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_BUSREQ_BUS1YREQ_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g7fd2df4c045beb3e1121083d7a954a3d">_IDAC_BUSCONFLICT_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g0db9e41d593996c7d40fb97e52404df5">_IDAC_BUSCONFLICT_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gc5d29cce62612a01d04205940d84a1a3">IDAC_BUSCONFLICT_BUS1XCONFLICT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gcd09ec58a9c31f9f8e2fc6dee6fcee23">_IDAC_BUSCONFLICT_BUS1XCONFLICT_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gc3d74b218ebd6ee8ade86f31d118b556">_IDAC_BUSCONFLICT_BUS1XCONFLICT_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g5486a722f6e68e67ac78ec4c3585bee0">_IDAC_BUSCONFLICT_BUS1XCONFLICT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g7bdabd3acb8f3b07b539cca498daa942">IDAC_BUSCONFLICT_BUS1XCONFLICT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_BUSCONFLICT_BUS1XCONFLICT_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g412df289e061de189689baba1bf3bd1d">IDAC_BUSCONFLICT_BUS1YCONFLICT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#gc775bd158e56cb1a16babca2434a029b">_IDAC_BUSCONFLICT_BUS1YCONFLICT_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g8ff886e2d524e48b73e7c8c7870a161e">_IDAC_BUSCONFLICT_BUS1YCONFLICT_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#g58ba351556537ce706882630215a440e">_IDAC_BUSCONFLICT_BUS1YCONFLICT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__IDAC__BitFields.html#ga1268c9b8296019b34ac5bc29a782d85">IDAC_BUSCONFLICT_BUS1YCONFLICT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_BUSCONFLICT_BUS1YCONFLICT_DEFAULT &lt;&lt; 3)</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="g5486a722f6e68e67ac78ec4c3585bee0"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_BUSCONFLICT_BUS1XCONFLICT_DEFAULT" ref="g5486a722f6e68e67ac78ec4c3585bee0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_BUSCONFLICT_BUS1XCONFLICT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_BUSCONFLICT 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00328">328</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc3d74b218ebd6ee8ade86f31d118b556"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_BUSCONFLICT_BUS1XCONFLICT_MASK" ref="gc3d74b218ebd6ee8ade86f31d118b556" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_BUSCONFLICT_BUS1XCONFLICT_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_BUS1XCONFLICT 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00327">327</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gcd09ec58a9c31f9f8e2fc6dee6fcee23"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_BUSCONFLICT_BUS1XCONFLICT_SHIFT" ref="gcd09ec58a9c31f9f8e2fc6dee6fcee23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_BUSCONFLICT_BUS1XCONFLICT_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_BUS1XCONFLICT 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00326">326</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g58ba351556537ce706882630215a440e"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_BUSCONFLICT_BUS1YCONFLICT_DEFAULT" ref="g58ba351556537ce706882630215a440e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_BUSCONFLICT_BUS1YCONFLICT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_BUSCONFLICT 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00333">333</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g8ff886e2d524e48b73e7c8c7870a161e"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_BUSCONFLICT_BUS1YCONFLICT_MASK" ref="g8ff886e2d524e48b73e7c8c7870a161e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_BUSCONFLICT_BUS1YCONFLICT_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_BUS1YCONFLICT 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00332">332</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc775bd158e56cb1a16babca2434a029b"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_BUSCONFLICT_BUS1YCONFLICT_SHIFT" ref="gc775bd158e56cb1a16babca2434a029b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_BUSCONFLICT_BUS1YCONFLICT_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_BUS1YCONFLICT 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00331">331</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0db9e41d593996c7d40fb97e52404df5"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_BUSCONFLICT_MASK" ref="g0db9e41d593996c7d40fb97e52404df5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_BUSCONFLICT_MASK&nbsp;&nbsp;&nbsp;0x0000000CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for IDAC_BUSCONFLICT 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00324">324</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7fd2df4c045beb3e1121083d7a954a3d"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_BUSCONFLICT_RESETVALUE" ref="g7fd2df4c045beb3e1121083d7a954a3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_BUSCONFLICT_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for IDAC_BUSCONFLICT 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00323">323</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g16c38bede2b236410294160b92a1915c"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_BUSREQ_BUS1XREQ_DEFAULT" ref="g16c38bede2b236410294160b92a1915c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_BUSREQ_BUS1XREQ_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_BUSREQ 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00314">314</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g40d0e9b917063ab783b8c6cdcf25fa7b"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_BUSREQ_BUS1XREQ_MASK" ref="g40d0e9b917063ab783b8c6cdcf25fa7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_BUSREQ_BUS1XREQ_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_BUS1XREQ 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00313">313</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g4317fa489301dae89b1a597d7bd7af2a"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_BUSREQ_BUS1XREQ_SHIFT" ref="g4317fa489301dae89b1a597d7bd7af2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_BUSREQ_BUS1XREQ_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_BUS1XREQ 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00312">312</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb636cd1da1e54982f180ea98c5c9555b"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_BUSREQ_BUS1YREQ_DEFAULT" ref="gb636cd1da1e54982f180ea98c5c9555b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_BUSREQ_BUS1YREQ_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_BUSREQ 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00319">319</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gdbf7ff821f2074c22d02b339b2d9c9ff"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_BUSREQ_BUS1YREQ_MASK" ref="gdbf7ff821f2074c22d02b339b2d9c9ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_BUSREQ_BUS1YREQ_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_BUS1YREQ 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00318">318</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0c3e8797528a23432dab6dd01a984caa"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_BUSREQ_BUS1YREQ_SHIFT" ref="g0c3e8797528a23432dab6dd01a984caa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_BUSREQ_BUS1YREQ_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_BUS1YREQ 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00317">317</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g11b0298814bc8e2373d7e11562908a83"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_BUSREQ_MASK" ref="g11b0298814bc8e2373d7e11562908a83" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_BUSREQ_MASK&nbsp;&nbsp;&nbsp;0x0000000CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for IDAC_BUSREQ 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00310">310</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gdd85023f25736185b41620a02c8f5aa9"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_BUSREQ_RESETVALUE" ref="gdd85023f25736185b41620a02c8f5aa9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_BUSREQ_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for IDAC_BUSREQ 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00309">309</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0fddefb55ddaa5dd568660eab9765783"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_BUSMASTERDIS_DEFAULT" ref="g0fddefb55ddaa5dd568660eab9765783" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_BUSMASTERDIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00169">169</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb11f3041c952c72ea9b7f386363f12e4"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_BUSMASTERDIS_MASK" ref="gb11f3041c952c72ea9b7f386363f12e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_BUSMASTERDIS_MASK&nbsp;&nbsp;&nbsp;0x4000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_BUSMASTERDIS 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00168">168</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0bc3d410c5cddaef0551fec8f003b810"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_BUSMASTERDIS_SHIFT" ref="g0bc3d410c5cddaef0551fec8f003b810" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_BUSMASTERDIS_SHIFT&nbsp;&nbsp;&nbsp;14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_BUSMASTERDIS 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00167">167</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g682120598e840d730abdeabf32d764b0"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_CURSINK_DEFAULT" ref="g682120598e840d730abdeabf32d764b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_CURSINK_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00072">72</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf549fde2e98fe013007f78f1379a9208"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_CURSINK_MASK" ref="gf549fde2e98fe013007f78f1379a9208" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_CURSINK_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_CURSINK 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00071">71</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge53fb167a2d60826ffb3cdbeef685a5e"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_CURSINK_SHIFT" ref="ge53fb167a2d60826ffb3cdbeef685a5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_CURSINK_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_CURSINK 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00070">70</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gbc7dff61f7f6cf4b37bca687c1a374f0"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_EM2DELAY_DEFAULT" ref="gbc7dff61f7f6cf4b37bca687c1a374f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_EM2DELAY_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00164">164</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g12231d89c52b50600b5e659bdf97ad93"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_EM2DELAY_MASK" ref="g12231d89c52b50600b5e659bdf97ad93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_EM2DELAY_MASK&nbsp;&nbsp;&nbsp;0x2000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_EM2DELAY 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00163">163</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga7e9202b7326889e307b8b06ef8d183e"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_EM2DELAY_SHIFT" ref="ga7e9202b7326889e307b8b06ef8d183e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_EM2DELAY_SHIFT&nbsp;&nbsp;&nbsp;13          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_EM2DELAY 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00162">162</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g58ce73cccaa0f7e73324eba1289ea832"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_EN_DEFAULT" ref="g58ce73cccaa0f7e73324eba1289ea832" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_EN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00067">67</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gac6e0060ea3bbd13a37ff72553fbfad6"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_EN_MASK" ref="gac6e0060ea3bbd13a37ff72553fbfad6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_EN_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_EN 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00066">66</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb24f9408d66850b30c94972dee34b9c6"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_EN_SHIFT" ref="gb24f9408d66850b30c94972dee34b9c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_EN_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_EN 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00065">65</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5eee2b4a3a7090eb972b00c4ae0717ee"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_MASK" ref="g5eee2b4a3a7090eb972b00c4ae0717ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_MASK&nbsp;&nbsp;&nbsp;0x00F17FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00063">63</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g41d7b2ea57b7317be01b69938a9275bb"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_MINOUTTRANS_DEFAULT" ref="g41d7b2ea57b7317be01b69938a9275bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_MINOUTTRANS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00077">77</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g869c7f20b02f79df628854549ea87f35"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_MINOUTTRANS_MASK" ref="g869c7f20b02f79df628854549ea87f35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_MINOUTTRANS_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_MINOUTTRANS 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00076">76</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc11d37e2f93702611691538031a0fdec"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_MINOUTTRANS_SHIFT" ref="gc11d37e2f93702611691538031a0fdec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_MINOUTTRANS_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_MINOUTTRANS 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00075">75</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g238fcf7c390e59987a645dae04c46ba4"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTEN_DEFAULT" ref="g238fcf7c390e59987a645dae04c46ba4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00082">82</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g70ee78f284335a175c70bd14f46872a1"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTEN_MASK" ref="g70ee78f284335a175c70bd14f46872a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTEN_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_OUTEN 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00081">81</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g15df6a9c2a0626d43134563231712f7f"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTEN_SHIFT" ref="g15df6a9c2a0626d43134563231712f7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTEN_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_OUTEN 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00080">80</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga5b6dedfa4f8731f56e4451e6fee36bb"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTENPRS_DEFAULT" ref="ga5b6dedfa4f8731f56e4451e6fee36bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTENPRS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00174">174</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0ccbd468a8b309df04cd8542a877dc4f"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTENPRS_MASK" ref="g0ccbd468a8b309df04cd8542a877dc4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTENPRS_MASK&nbsp;&nbsp;&nbsp;0x10000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_OUTENPRS 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00173">173</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g655be9b134556a41ecc57f0f02514861"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTENPRS_SHIFT" ref="g655be9b134556a41ecc57f0f02514861" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTENPRS_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_OUTENPRS 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00172">172</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5cf193e0ba0b8c4bd01c64a94fd08bfb"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1XCH0" ref="g5cf193e0ba0b8c4bd01c64a94fd08bfb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1XCH0&nbsp;&nbsp;&nbsp;0x00000020UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1XCH0 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00087">87</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g83ff00a73f99529da085ade0c7323348"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1XCH10" ref="g83ff00a73f99529da085ade0c7323348" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1XCH10&nbsp;&nbsp;&nbsp;0x0000002AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1XCH10 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00097">97</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g79070a86c3ddfe3d043dcc933c68ec7a"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1XCH12" ref="g79070a86c3ddfe3d043dcc933c68ec7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1XCH12&nbsp;&nbsp;&nbsp;0x0000002CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1XCH12 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00099">99</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5df85e0f4ed0452d110a1be9b7b007b2"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1XCH14" ref="g5df85e0f4ed0452d110a1be9b7b007b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1XCH14&nbsp;&nbsp;&nbsp;0x0000002EUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1XCH14 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00101">101</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g962a97ec09f01c6150cacd4e9a41424d"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1XCH16" ref="g962a97ec09f01c6150cacd4e9a41424d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1XCH16&nbsp;&nbsp;&nbsp;0x00000030UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1XCH16 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00103">103</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gca2b2d6fe6ba8de13828c358b232db93"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1XCH18" ref="gca2b2d6fe6ba8de13828c358b232db93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1XCH18&nbsp;&nbsp;&nbsp;0x00000032UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1XCH18 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00105">105</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g2c7b78bb3e9cd5c2855e5a56ce1e58d4"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1XCH2" ref="g2c7b78bb3e9cd5c2855e5a56ce1e58d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1XCH2&nbsp;&nbsp;&nbsp;0x00000022UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1XCH2 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00089">89</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gaeea80eb10b219c41078f8082a0bb374"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1XCH20" ref="gaeea80eb10b219c41078f8082a0bb374" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1XCH20&nbsp;&nbsp;&nbsp;0x00000034UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1XCH20 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00107">107</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga1926df1f15a278ff5cb271441bb81f5"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1XCH22" ref="ga1926df1f15a278ff5cb271441bb81f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1XCH22&nbsp;&nbsp;&nbsp;0x00000036UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1XCH22 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00109">109</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb0d401b0e106200121f3fddeeb2612a0"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1XCH24" ref="gb0d401b0e106200121f3fddeeb2612a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1XCH24&nbsp;&nbsp;&nbsp;0x00000038UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1XCH24 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00111">111</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge000a31df0a39321a4b893c56173012d"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1XCH26" ref="ge000a31df0a39321a4b893c56173012d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1XCH26&nbsp;&nbsp;&nbsp;0x0000003AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1XCH26 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00113">113</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge2b360613bf257413ea5a250a2a1f971"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1XCH28" ref="ge2b360613bf257413ea5a250a2a1f971" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1XCH28&nbsp;&nbsp;&nbsp;0x0000003CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1XCH28 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00115">115</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3cd7467555644acbddc79eb7def9dbbb"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1XCH30" ref="g3cd7467555644acbddc79eb7def9dbbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1XCH30&nbsp;&nbsp;&nbsp;0x0000003EUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1XCH30 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00117">117</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g970320ee1cf5873f5968bea42b841930"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1XCH4" ref="g970320ee1cf5873f5968bea42b841930" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1XCH4&nbsp;&nbsp;&nbsp;0x00000024UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1XCH4 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00091">91</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g814924f6d11384adb86c0a0d5d049536"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1XCH6" ref="g814924f6d11384adb86c0a0d5d049536" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1XCH6&nbsp;&nbsp;&nbsp;0x00000026UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1XCH6 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00093">93</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd3172e2c01c7b6f448c7917610cadba4"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1XCH8" ref="gd3172e2c01c7b6f448c7917610cadba4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1XCH8&nbsp;&nbsp;&nbsp;0x00000028UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1XCH8 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00095">95</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc30883aa30bdbb7f2178a09ea029398b"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1YCH1" ref="gc30883aa30bdbb7f2178a09ea029398b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1YCH1&nbsp;&nbsp;&nbsp;0x00000021UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1YCH1 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00088">88</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd27dac59486e845112b61a37a8be4250"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1YCH11" ref="gd27dac59486e845112b61a37a8be4250" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1YCH11&nbsp;&nbsp;&nbsp;0x0000002BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1YCH11 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00098">98</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge2a36f7033b50a853ad38f3fd64d9538"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1YCH13" ref="ge2a36f7033b50a853ad38f3fd64d9538" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1YCH13&nbsp;&nbsp;&nbsp;0x0000002DUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1YCH13 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00100">100</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g84e317b766835db25b760e62595c7931"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1YCH15" ref="g84e317b766835db25b760e62595c7931" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1YCH15&nbsp;&nbsp;&nbsp;0x0000002FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1YCH15 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00102">102</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g8beb5ac21b1f6dee7c3c5eac52d3229a"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1YCH17" ref="g8beb5ac21b1f6dee7c3c5eac52d3229a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1YCH17&nbsp;&nbsp;&nbsp;0x00000031UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1YCH17 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00104">104</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6b9a99346c98a9df2ad2611b8e7e330d"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1YCH19" ref="g6b9a99346c98a9df2ad2611b8e7e330d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1YCH19&nbsp;&nbsp;&nbsp;0x00000033UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1YCH19 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00106">106</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga8d624f58ee70bcc1b16a4026f249b21"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1YCH21" ref="ga8d624f58ee70bcc1b16a4026f249b21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1YCH21&nbsp;&nbsp;&nbsp;0x00000035UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1YCH21 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00108">108</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7a679c9613ec7d807f67209f5fb49d92"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1YCH23" ref="g7a679c9613ec7d807f67209f5fb49d92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1YCH23&nbsp;&nbsp;&nbsp;0x00000037UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1YCH23 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00110">110</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6b8781a38d9aa64bc5511cb538d00291"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1YCH25" ref="g6b8781a38d9aa64bc5511cb538d00291" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1YCH25&nbsp;&nbsp;&nbsp;0x00000039UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1YCH25 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00112">112</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g2678a5cad35f9ab1f6dba1fee1bf9404"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1YCH27" ref="g2678a5cad35f9ab1f6dba1fee1bf9404" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1YCH27&nbsp;&nbsp;&nbsp;0x0000003BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1YCH27 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00114">114</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb8d12af4c28859d0ba6c7541eeccf250"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1YCH29" ref="gb8d12af4c28859d0ba6c7541eeccf250" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1YCH29&nbsp;&nbsp;&nbsp;0x0000003DUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1YCH29 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00116">116</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge24986bd32c1674b1384cab2811623f1"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1YCH3" ref="ge24986bd32c1674b1384cab2811623f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1YCH3&nbsp;&nbsp;&nbsp;0x00000023UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1YCH3 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00090">90</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g2d71da4eb4a43d9027ab68978085f1e9"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1YCH31" ref="g2d71da4eb4a43d9027ab68978085f1e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1YCH31&nbsp;&nbsp;&nbsp;0x0000003FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1YCH31 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00118">118</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g981498a7e3d157abd84cf40a250e8b12"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1YCH5" ref="g981498a7e3d157abd84cf40a250e8b12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1YCH5&nbsp;&nbsp;&nbsp;0x00000025UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1YCH5 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00092">92</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9cecb288ee2802e4513be55346573e99"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1YCH7" ref="g9cecb288ee2802e4513be55346573e99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1YCH7&nbsp;&nbsp;&nbsp;0x00000027UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1YCH7 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00094">94</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g50253118cb4395329c162682f7ead35b"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_BUS1YCH9" ref="g50253118cb4395329c162682f7ead35b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_BUS1YCH9&nbsp;&nbsp;&nbsp;0x00000029UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BUS1YCH9 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00096">96</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6cc89111562b14eb23b7a950bf72b3dd"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_DEFAULT" ref="g6cc89111562b14eb23b7a950bf72b3dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00086">86</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g072ff0a3f59266b44594af195df00403"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_MASK" ref="g072ff0a3f59266b44594af195df00403" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_MASK&nbsp;&nbsp;&nbsp;0xFF0UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_OUTMODE 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00085">85</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g918a918c594addbacac8baf92ca6b43d"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_OUTMODE_SHIFT" ref="g918a918c594addbacac8baf92ca6b43d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_OUTMODE 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00084">84</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf4481c47d243d6b3035aa8a83272e99a"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_PRSSEL_DEFAULT" ref="gf4481c47d243d6b3035aa8a83272e99a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_PRSSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00178">178</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g03b61ba216eab24aa076469670462130"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_PRSSEL_MASK" ref="g03b61ba216eab24aa076469670462130" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_PRSSEL_MASK&nbsp;&nbsp;&nbsp;0xF00000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_PRSSEL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00177">177</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7d33abdbf80ce88c70a9a09c5f1c293d"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_PRSSEL_PRSCH0" ref="g7d33abdbf80ce88c70a9a09c5f1c293d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_PRSSEL_PRSCH0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH0 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00179">179</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g674db1156ae291871a1354309377665a"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_PRSSEL_PRSCH1" ref="g674db1156ae291871a1354309377665a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_PRSSEL_PRSCH1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH1 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00180">180</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc35f75c802f3345a528befb3be88bdce"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_PRSSEL_PRSCH10" ref="gc35f75c802f3345a528befb3be88bdce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_PRSSEL_PRSCH10&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH10 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00189">189</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga845054c2feb25ce35aa6457c9347dfc"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_PRSSEL_PRSCH11" ref="ga845054c2feb25ce35aa6457c9347dfc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_PRSSEL_PRSCH11&nbsp;&nbsp;&nbsp;0x0000000BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH11 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00190">190</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7779d1c74d41ef04f386890e49544607"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_PRSSEL_PRSCH2" ref="g7779d1c74d41ef04f386890e49544607" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_PRSSEL_PRSCH2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH2 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00181">181</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9b307926736bbcefadaf3d6b141888c5"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_PRSSEL_PRSCH3" ref="g9b307926736bbcefadaf3d6b141888c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_PRSSEL_PRSCH3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH3 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00182">182</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g57eb7482944619ffe89d6587b3645ed7"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_PRSSEL_PRSCH4" ref="g57eb7482944619ffe89d6587b3645ed7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_PRSSEL_PRSCH4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH4 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00183">183</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga7494fd65a2e207095899758aa0b2fc6"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_PRSSEL_PRSCH5" ref="ga7494fd65a2e207095899758aa0b2fc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_PRSSEL_PRSCH5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH5 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00184">184</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g258f02aaae8443d265782103f1dce344"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_PRSSEL_PRSCH6" ref="g258f02aaae8443d265782103f1dce344" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_PRSSEL_PRSCH6&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH6 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00185">185</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6429b8623e8ae31072f0eaa5fcac30bf"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_PRSSEL_PRSCH7" ref="g6429b8623e8ae31072f0eaa5fcac30bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_PRSSEL_PRSCH7&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH7 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00186">186</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gbd6d75ddf8426c5ed31ea7b9df5a69f3"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_PRSSEL_PRSCH8" ref="gbd6d75ddf8426c5ed31ea7b9df5a69f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_PRSSEL_PRSCH8&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH8 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00187">187</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0436f5fbb57c924b5276cea9bfa6292a"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_PRSSEL_PRSCH9" ref="g0436f5fbb57c924b5276cea9bfa6292a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_PRSSEL_PRSCH9&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH9 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00188">188</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc543663bec6f0b54aa08e0f9976964c7"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_PRSSEL_SHIFT" ref="gc543663bec6f0b54aa08e0f9976964c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_PRSSEL_SHIFT&nbsp;&nbsp;&nbsp;20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_PRSSEL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00176">176</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5323db95b6324ca877164d2761f7ffd2"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_PWRSEL_ANA" ref="g5323db95b6324ca877164d2761f7ffd2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_PWRSEL_ANA&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ANA for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00156">156</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g40a2b8b6f6725612c06f3e9b61b9920e"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_PWRSEL_DEFAULT" ref="g40a2b8b6f6725612c06f3e9b61b9920e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_PWRSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00155">155</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc082a749db775829cba6efd241b018cf"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_PWRSEL_IO" ref="gc082a749db775829cba6efd241b018cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_PWRSEL_IO&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode IO for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00157">157</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g487ba5bc02a30223005ac7a657a999db"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_PWRSEL_MASK" ref="g487ba5bc02a30223005ac7a657a999db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_PWRSEL_MASK&nbsp;&nbsp;&nbsp;0x1000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_PWRSEL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00154">154</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd479ca3f2c72602bbb22ed8657a1ddf5"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_PWRSEL_SHIFT" ref="gd479ca3f2c72602bbb22ed8657a1ddf5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_PWRSEL_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_PWRSEL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00153">153</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge7b05861a1ec5682f4e0b9b929223a91"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CTRL_RESETVALUE" ref="ge7b05861a1ec5682f4e0b9b929223a91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00062">62</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0c5ab77e129039a593a1b0e752e69e9a"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CURPROG_MASK" ref="g0c5ab77e129039a593a1b0e752e69e9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CURPROG_MASK&nbsp;&nbsp;&nbsp;0x00FF1F03UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for IDAC_CURPROG 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00207">207</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0950e281565731570fe2d717932b4fab"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CURPROG_RANGESEL_DEFAULT" ref="g0950e281565731570fe2d717932b4fab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CURPROG_RANGESEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_CURPROG 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00210">210</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc98a05b743d83246185dae36bf92555b"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CURPROG_RANGESEL_MASK" ref="gc98a05b743d83246185dae36bf92555b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CURPROG_RANGESEL_MASK&nbsp;&nbsp;&nbsp;0x3UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_RANGESEL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00209">209</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gbb1ff3a37a4eaabb1d2e16a1b6658017"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CURPROG_RANGESEL_RANGE0" ref="gbb1ff3a37a4eaabb1d2e16a1b6658017" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CURPROG_RANGESEL_RANGE0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RANGE0 for IDAC_CURPROG 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00211">211</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gcc2e8255c141f9b85d60c10b10149554"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CURPROG_RANGESEL_RANGE1" ref="gcc2e8255c141f9b85d60c10b10149554" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CURPROG_RANGESEL_RANGE1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RANGE1 for IDAC_CURPROG 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00212">212</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd8d513b21d4e19df31dc2832f47755dd"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CURPROG_RANGESEL_RANGE2" ref="gd8d513b21d4e19df31dc2832f47755dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CURPROG_RANGESEL_RANGE2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RANGE2 for IDAC_CURPROG 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00213">213</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g4dc1d8112cdc53ddea294fdfb7063275"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CURPROG_RANGESEL_RANGE3" ref="g4dc1d8112cdc53ddea294fdfb7063275" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CURPROG_RANGESEL_RANGE3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RANGE3 for IDAC_CURPROG 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00214">214</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g504f4818c6565310aa2543cda56b6046"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CURPROG_RANGESEL_SHIFT" ref="g504f4818c6565310aa2543cda56b6046" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CURPROG_RANGESEL_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_RANGESEL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00208">208</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga66c32551f46b9cbbb11754a1257ce50"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CURPROG_RESETVALUE" ref="ga66c32551f46b9cbbb11754a1257ce50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CURPROG_RESETVALUE&nbsp;&nbsp;&nbsp;0x009B0000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for IDAC_CURPROG 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00206">206</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g10c406bc0e9126a33c9c4f5aa55abc3c"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CURPROG_STEPSEL_DEFAULT" ref="g10c406bc0e9126a33c9c4f5aa55abc3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CURPROG_STEPSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_CURPROG 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00222">222</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge48046d28385a6ea0792ea4abf1fe0c1"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CURPROG_STEPSEL_MASK" ref="ge48046d28385a6ea0792ea4abf1fe0c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CURPROG_STEPSEL_MASK&nbsp;&nbsp;&nbsp;0x1F00UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_STEPSEL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00221">221</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g02abd15c5023815879a97e2bc058dbd0"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CURPROG_STEPSEL_SHIFT" ref="g02abd15c5023815879a97e2bc058dbd0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CURPROG_STEPSEL_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_STEPSEL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00220">220</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g663dea3fcff87f2abca2519768d36248"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CURPROG_TUNING_DEFAULT" ref="g663dea3fcff87f2abca2519768d36248" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CURPROG_TUNING_DEFAULT&nbsp;&nbsp;&nbsp;0x0000009BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_CURPROG 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00226">226</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge7a3c9d117529a12c742737f597d2f53"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CURPROG_TUNING_MASK" ref="ge7a3c9d117529a12c742737f597d2f53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CURPROG_TUNING_MASK&nbsp;&nbsp;&nbsp;0xFF0000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_TUNING 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00225">225</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6f1821898411f0fe9b7c29cbb6dc2ee3"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_CURPROG_TUNING_SHIFT" ref="g6f1821898411f0fe9b7c29cbb6dc2ee3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CURPROG_TUNING_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_TUNING 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00224">224</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g21e211f36231d8da15f8f0e796ded975"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_DEFAULT" ref="g21e211f36231d8da15f8f0e796ded975" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_DUTYCONFIG 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00235">235</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3361dc313dfb495eeecd967fe71eb548"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_MASK" ref="g3361dc313dfb495eeecd967fe71eb548" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_EM2DUTYCYCLEDIS 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00234">234</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5c40a46547d275141e3f82164cc07ed8"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_SHIFT" ref="g5c40a46547d275141e3f82164cc07ed8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_EM2DUTYCYCLEDIS 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00233">233</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9cff7517e8245cb3de69f258d1a45ce6"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_DUTYCONFIG_MASK" ref="g9cff7517e8245cb3de69f258d1a45ce6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_DUTYCONFIG_MASK&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for IDAC_DUTYCONFIG 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00231">231</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9904b5b1c14c39c046eca16f421c2d5a"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_DUTYCONFIG_RESETVALUE" ref="g9904b5b1c14c39c046eca16f421c2d5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_DUTYCONFIG_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for IDAC_DUTYCONFIG 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00230">230</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g8315855625095323945680029289c98e"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IEN_BUSCONFLICT_DEFAULT" ref="g8315855625095323945680029289c98e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IEN_BUSCONFLICT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_IEN 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00305">305</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd2b5d8d42603f2310b008c219efbfe84"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IEN_BUSCONFLICT_MASK" ref="gd2b5d8d42603f2310b008c219efbfe84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IEN_BUSCONFLICT_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_BUSCONFLICT 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00304">304</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g525d35e806aab2c9874a2c604ad09bd3"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IEN_BUSCONFLICT_SHIFT" ref="g525d35e806aab2c9874a2c604ad09bd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IEN_BUSCONFLICT_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_BUSCONFLICT 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00303">303</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9d4252e388645893625fc869b60321ec"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IEN_CURSTABLE_DEFAULT" ref="g9d4252e388645893625fc869b60321ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IEN_CURSTABLE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_IEN 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00300">300</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5886d19261bbdb3beb094b971099f44e"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IEN_CURSTABLE_MASK" ref="g5886d19261bbdb3beb094b971099f44e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IEN_CURSTABLE_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_CURSTABLE 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00299">299</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g67f6c5953793199283be3e550c9690fe"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IEN_CURSTABLE_SHIFT" ref="g67f6c5953793199283be3e550c9690fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IEN_CURSTABLE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_CURSTABLE 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00298">298</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g92b1c5e65661629e662002b6d109ca2e"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IEN_MASK" ref="g92b1c5e65661629e662002b6d109ca2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IEN_MASK&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for IDAC_IEN 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00296">296</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g896e7fcf5c59a1c5c1428d004632e2a2"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IEN_RESETVALUE" ref="g896e7fcf5c59a1c5c1428d004632e2a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IEN_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for IDAC_IEN 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00295">295</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g208b9cfcc30109b4e28a32a27b20f7b5"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IF_BUSCONFLICT_DEFAULT" ref="g208b9cfcc30109b4e28a32a27b20f7b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IF_BUSCONFLICT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_IF 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00263">263</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5f748f0b0ed093c6629bcff0b7cce3ff"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IF_BUSCONFLICT_MASK" ref="g5f748f0b0ed093c6629bcff0b7cce3ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IF_BUSCONFLICT_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_BUSCONFLICT 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00262">262</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc2f347130c149fb02ef15a55e4a74932"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IF_BUSCONFLICT_SHIFT" ref="gc2f347130c149fb02ef15a55e4a74932" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IF_BUSCONFLICT_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_BUSCONFLICT 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00261">261</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6d57b59afdaf1b7a2ced660382c52d9e"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IF_CURSTABLE_DEFAULT" ref="g6d57b59afdaf1b7a2ced660382c52d9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IF_CURSTABLE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_IF 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00258">258</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf236dc39a3de936a298ad57753825fa5"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IF_CURSTABLE_MASK" ref="gf236dc39a3de936a298ad57753825fa5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IF_CURSTABLE_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_CURSTABLE 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00257">257</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc02cbe129a49cafd726088d16b9ac44b"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IF_CURSTABLE_SHIFT" ref="gc02cbe129a49cafd726088d16b9ac44b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IF_CURSTABLE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_CURSTABLE 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00256">256</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g81ba117d9e148b8e8903a5ae99c46779"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IF_MASK" ref="g81ba117d9e148b8e8903a5ae99c46779" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IF_MASK&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for IDAC_IF 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00254">254</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g14ac9f71b7e52bfc2c014edd612a610a"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IF_RESETVALUE" ref="g14ac9f71b7e52bfc2c014edd612a610a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IF_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for IDAC_IF 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00253">253</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5efc36de2720f9acdf979cea84b21523"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IFC_BUSCONFLICT_DEFAULT" ref="g5efc36de2720f9acdf979cea84b21523" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IFC_BUSCONFLICT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_IFC 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00291">291</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6469f52fa16512311bf63197cdef0e3c"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IFC_BUSCONFLICT_MASK" ref="g6469f52fa16512311bf63197cdef0e3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IFC_BUSCONFLICT_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_BUSCONFLICT 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00290">290</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g02978710be35a06306c0f72c4c6ca8af"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IFC_BUSCONFLICT_SHIFT" ref="g02978710be35a06306c0f72c4c6ca8af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IFC_BUSCONFLICT_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_BUSCONFLICT 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00289">289</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g85449b9cdb55cda2b9c55285e2908fb6"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IFC_CURSTABLE_DEFAULT" ref="g85449b9cdb55cda2b9c55285e2908fb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IFC_CURSTABLE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_IFC 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00286">286</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5a3621481555c4c1075fc50397dc4fff"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IFC_CURSTABLE_MASK" ref="g5a3621481555c4c1075fc50397dc4fff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IFC_CURSTABLE_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_CURSTABLE 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00285">285</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gcacd85c3f11f94ebba0e7f46ea249c26"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IFC_CURSTABLE_SHIFT" ref="gcacd85c3f11f94ebba0e7f46ea249c26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IFC_CURSTABLE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_CURSTABLE 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00284">284</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g78e8d85a627d17b244ae6a3b2f3c784f"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IFC_MASK" ref="g78e8d85a627d17b244ae6a3b2f3c784f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IFC_MASK&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for IDAC_IFC 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00282">282</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g8fc2afa0528644dd23c98cbd18e0a91e"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IFC_RESETVALUE" ref="g8fc2afa0528644dd23c98cbd18e0a91e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IFC_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for IDAC_IFC 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00281">281</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9a3dfbe47941c1cf7182a0df5078ff9c"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IFS_BUSCONFLICT_DEFAULT" ref="g9a3dfbe47941c1cf7182a0df5078ff9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IFS_BUSCONFLICT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_IFS 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00277">277</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g2553f943120f1f60cc6eb2bdef75299f"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IFS_BUSCONFLICT_MASK" ref="g2553f943120f1f60cc6eb2bdef75299f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IFS_BUSCONFLICT_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_BUSCONFLICT 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00276">276</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7499a2f07420a8e0bc81e086d407dc63"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IFS_BUSCONFLICT_SHIFT" ref="g7499a2f07420a8e0bc81e086d407dc63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IFS_BUSCONFLICT_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_BUSCONFLICT 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00275">275</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g181266bc50adfd2e01d27c21f4b9c5b2"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IFS_CURSTABLE_DEFAULT" ref="g181266bc50adfd2e01d27c21f4b9c5b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IFS_CURSTABLE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_IFS 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00272">272</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g854a9e32633dc9682160dc934ec65969"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IFS_CURSTABLE_MASK" ref="g854a9e32633dc9682160dc934ec65969" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IFS_CURSTABLE_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_CURSTABLE 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00271">271</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf45110b76bad9bb1ec5161dcc7d01b3c"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IFS_CURSTABLE_SHIFT" ref="gf45110b76bad9bb1ec5161dcc7d01b3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IFS_CURSTABLE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_CURSTABLE 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00270">270</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9db83558c03b5b39c14e31997e49f12f"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IFS_MASK" ref="g9db83558c03b5b39c14e31997e49f12f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IFS_MASK&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for IDAC_IFS 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00268">268</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge781a18748fbf4e5ac0d0c77920d1850"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_IFS_RESETVALUE" ref="ge781a18748fbf4e5ac0d0c77920d1850" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_IFS_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for IDAC_IFS 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00267">267</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6f695086bd7d31f0b8e509bb4a75834b"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_STATUS_BUSCONFLICT_DEFAULT" ref="g6f695086bd7d31f0b8e509bb4a75834b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_STATUS_BUSCONFLICT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_STATUS 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00249">249</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g79cff90c2d2f02d38ad9ba5bd0f5e858"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_STATUS_BUSCONFLICT_MASK" ref="g79cff90c2d2f02d38ad9ba5bd0f5e858" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_STATUS_BUSCONFLICT_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_BUSCONFLICT 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00248">248</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga1e0937b40f2fcb66214ffe77c4315be"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_STATUS_BUSCONFLICT_SHIFT" ref="ga1e0937b40f2fcb66214ffe77c4315be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_STATUS_BUSCONFLICT_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_BUSCONFLICT 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00247">247</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga000bc2cbae2d7e2307ee4b5264f4311"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_STATUS_CURSTABLE_DEFAULT" ref="ga000bc2cbae2d7e2307ee4b5264f4311" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_STATUS_CURSTABLE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_STATUS 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00244">244</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc6cbe70b456e73651a908b017c7eabfa"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_STATUS_CURSTABLE_MASK" ref="gc6cbe70b456e73651a908b017c7eabfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_STATUS_CURSTABLE_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_CURSTABLE 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00243">243</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0b25d0c795901036ed48d505aa4cf392"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_STATUS_CURSTABLE_SHIFT" ref="g0b25d0c795901036ed48d505aa4cf392" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_STATUS_CURSTABLE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_CURSTABLE 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00242">242</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g20bb51584aed56274cf2f264669b05ff"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_STATUS_MASK" ref="g20bb51584aed56274cf2f264669b05ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_STATUS_MASK&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for IDAC_STATUS 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00240">240</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5ef258e756b9e2dd107f7013d8926e25"></a><!-- doxytag: member="efm32pg1b_idac.h::_IDAC_STATUS_RESETVALUE" ref="g5ef258e756b9e2dd107f7013d8926e25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_STATUS_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for IDAC_STATUS 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00239">239</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc5d29cce62612a01d04205940d84a1a3"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_BUSCONFLICT_BUS1XCONFLICT" ref="gc5d29cce62612a01d04205940d84a1a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_BUSCONFLICT_BUS1XCONFLICT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
1 if the bus connected to BUS1X is in conflict with another peripheral 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00325">325</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7bdabd3acb8f3b07b539cca498daa942"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_BUSCONFLICT_BUS1XCONFLICT_DEFAULT" ref="g7bdabd3acb8f3b07b539cca498daa942" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_BUSCONFLICT_BUS1XCONFLICT_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_BUSCONFLICT_BUS1XCONFLICT_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_BUSCONFLICT 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00329">329</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g412df289e061de189689baba1bf3bd1d"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_BUSCONFLICT_BUS1YCONFLICT" ref="g412df289e061de189689baba1bf3bd1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_BUSCONFLICT_BUS1YCONFLICT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
1 if the bus connected to BUS1Y is in conflict with another peripheral 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00330">330</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga1268c9b8296019b34ac5bc29a782d85"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_BUSCONFLICT_BUS1YCONFLICT_DEFAULT" ref="ga1268c9b8296019b34ac5bc29a782d85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_BUSCONFLICT_BUS1YCONFLICT_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_BUSCONFLICT_BUS1YCONFLICT_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_BUSCONFLICT 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00334">334</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1864dd36282a9e0cf80ac4c45d692386"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_BUSREQ_BUS1XREQ" ref="g1864dd36282a9e0cf80ac4c45d692386" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_BUSREQ_BUS1XREQ&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
1 if the bus connected to BUS1X is requested 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00311">311</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd8140fac8b878ed0e9ce506afd413797"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_BUSREQ_BUS1XREQ_DEFAULT" ref="gd8140fac8b878ed0e9ce506afd413797" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_BUSREQ_BUS1XREQ_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_BUSREQ_BUS1XREQ_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_BUSREQ 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00315">315</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd0bcf12fc02151af63a12ac8dd6842d8"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_BUSREQ_BUS1YREQ" ref="gd0bcf12fc02151af63a12ac8dd6842d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_BUSREQ_BUS1YREQ&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
1 if the bus connected to BUS1Y is requested 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00316">316</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g987cb0db8d8c03e798bcb836b31afa05"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_BUSREQ_BUS1YREQ_DEFAULT" ref="g987cb0db8d8c03e798bcb836b31afa05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_BUSREQ_BUS1YREQ_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_BUSREQ_BUS1YREQ_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_BUSREQ 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00320">320</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6dfc13dba08e76f540719549b44de55c"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_BUSMASTERDIS" ref="g6dfc13dba08e76f540719549b44de55c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_BUSMASTERDIS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
APORT Bus Master Disable 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00166">166</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g2a156aa5c6e57c9d83d4d74daf24d640"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_BUSMASTERDIS_DEFAULT" ref="g2a156aa5c6e57c9d83d4d74daf24d640" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_BUSMASTERDIS_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_BUSMASTERDIS_DEFAULT &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00170">170</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7ab81ae13a7f63273db0d9ee5906b397"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_CURSINK" ref="g7ab81ae13a7f63273db0d9ee5906b397" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_CURSINK&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Current Sink Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00069">69</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5a81997ec727d571c16ffa9ce30d408d"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_CURSINK_DEFAULT" ref="g5a81997ec727d571c16ffa9ce30d408d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_CURSINK_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_CURSINK_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00073">73</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0147d5564de00c2f3f4ff272a10d3503"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_EM2DELAY" ref="g0147d5564de00c2f3f4ff272a10d3503" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_EM2DELAY&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 13)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
EM2 Delay 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00161">161</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd041254f35623ac713f79dd20824a67d"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_EM2DELAY_DEFAULT" ref="gd041254f35623ac713f79dd20824a67d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_EM2DELAY_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_EM2DELAY_DEFAULT &lt;&lt; 13)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00165">165</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga57880e548ff134ea01738e44d5b8f27"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_EN" ref="ga57880e548ff134ea01738e44d5b8f27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_EN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Current DAC Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00064">64</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gca08cc740afd59b2743069aac239be17"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_EN_DEFAULT" ref="gca08cc740afd59b2743069aac239be17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_EN_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_EN_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00068">68</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g48f419abe341d152e7d3f3c69a96499f"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_MINOUTTRANS" ref="g48f419abe341d152e7d3f3c69a96499f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_MINOUTTRANS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Minimum Output Transition Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00074">74</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7415bdbecc58b152a3698f91a0f9399f"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_MINOUTTRANS_DEFAULT" ref="g7415bdbecc58b152a3698f91a0f9399f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_MINOUTTRANS_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_MINOUTTRANS_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00078">78</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0b846f4975dbb884a9ec8f086df919b4"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTEN" ref="g0b846f4975dbb884a9ec8f086df919b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Output Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00079">79</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g96c2bce30213083f8dbb9da2789fa110"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTEN_DEFAULT" ref="g96c2bce30213083f8dbb9da2789fa110" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTEN_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTEN_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00083">83</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g03bf545fcfd8282945b523d9a7a58f73"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTENPRS" ref="g03bf545fcfd8282945b523d9a7a58f73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTENPRS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PRS Controlled Output Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00171">171</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g919111f5850b1b751d0367a29ee0e41d"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTENPRS_DEFAULT" ref="g919111f5850b1b751d0367a29ee0e41d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTENPRS_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTENPRS_DEFAULT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00175">175</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g59deaaa559b3dc8c8fdf7451d8bd2459"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1XCH0" ref="g59deaaa559b3dc8c8fdf7451d8bd2459" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1XCH0&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH0 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1XCH0 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00120">120</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gee45fe81c33745a366e4528140611d9e"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1XCH10" ref="gee45fe81c33745a366e4528140611d9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1XCH10&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH10 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1XCH10 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00130">130</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd948777c8afc4179dba24d9defeb734e"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1XCH12" ref="gd948777c8afc4179dba24d9defeb734e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1XCH12&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH12 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1XCH12 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00132">132</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g64f7f30cc51b9ebaae3f95a8f318820c"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1XCH14" ref="g64f7f30cc51b9ebaae3f95a8f318820c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1XCH14&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH14 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1XCH14 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00134">134</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc3d7ec97d7f660722551c6f067c97bbb"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1XCH16" ref="gc3d7ec97d7f660722551c6f067c97bbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1XCH16&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH16 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1XCH16 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00136">136</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g2f2dd022f3136939bd0f41c99df1d8c8"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1XCH18" ref="g2f2dd022f3136939bd0f41c99df1d8c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1XCH18&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH18 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1XCH18 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00138">138</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g05cb43df689e1af571537c30c1e0c6ee"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1XCH2" ref="g05cb43df689e1af571537c30c1e0c6ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1XCH2&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH2 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1XCH2 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00122">122</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gdd71055847b427cd09513e10825353c4"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1XCH20" ref="gdd71055847b427cd09513e10825353c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1XCH20&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH20 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1XCH20 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00140">140</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gfcdc449d0c78a881b0b8c14ba9f619d6"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1XCH22" ref="gfcdc449d0c78a881b0b8c14ba9f619d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1XCH22&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH22 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1XCH22 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00142">142</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g59b9526cf02d77e950de5f6e839ef2c6"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1XCH24" ref="g59b9526cf02d77e950de5f6e839ef2c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1XCH24&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH24 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1XCH24 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00144">144</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge8781ca1b06b04305c36e67b609272c6"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1XCH26" ref="ge8781ca1b06b04305c36e67b609272c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1XCH26&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH26 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1XCH26 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00146">146</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g880c428eb092271840e4cc08fd533c7e"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1XCH28" ref="g880c428eb092271840e4cc08fd533c7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1XCH28&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH28 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1XCH28 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00148">148</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1175d6be8338a4d789821bf751a626ad"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1XCH30" ref="g1175d6be8338a4d789821bf751a626ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1XCH30&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH30 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1XCH30 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00150">150</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb9733cbdb029b34da7b88432f83f9601"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1XCH4" ref="gb9733cbdb029b34da7b88432f83f9601" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1XCH4&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH4 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1XCH4 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00124">124</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1e163a65ae00deea8d0acc8b177a07ce"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1XCH6" ref="g1e163a65ae00deea8d0acc8b177a07ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1XCH6&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH6 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1XCH6 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00126">126</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb2bc1e69aa35a35d97e59add963e22ba"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1XCH8" ref="gb2bc1e69aa35a35d97e59add963e22ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1XCH8&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1XCH8 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1XCH8 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00128">128</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1f9e6d0c5d8cc946fafdfe22b64b847e"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1YCH1" ref="g1f9e6d0c5d8cc946fafdfe22b64b847e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1YCH1&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH1 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1YCH1 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00121">121</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga004d04ba455de46e71e13289a0cc675"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1YCH11" ref="ga004d04ba455de46e71e13289a0cc675" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1YCH11&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH11 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1YCH11 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00131">131</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g36780a114b86b388e3e12ea16c823028"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1YCH13" ref="g36780a114b86b388e3e12ea16c823028" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1YCH13&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH13 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1YCH13 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00133">133</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3eb779a09f7e6bc352d844adcd636f99"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1YCH15" ref="g3eb779a09f7e6bc352d844adcd636f99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1YCH15&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH15 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1YCH15 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00135">135</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gde3ace6bf484e299ecbd17ec42b04c35"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1YCH17" ref="gde3ace6bf484e299ecbd17ec42b04c35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1YCH17&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH17 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1YCH17 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00137">137</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc352ad5f8ecf95aec2f423d9a2f92d78"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1YCH19" ref="gc352ad5f8ecf95aec2f423d9a2f92d78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1YCH19&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH19 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1YCH19 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00139">139</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g25fd9074499872b706a55517cd5395ef"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1YCH21" ref="g25fd9074499872b706a55517cd5395ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1YCH21&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH21 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1YCH21 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00141">141</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1d2d95e227bb8e155d8abcc984c936bd"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1YCH23" ref="g1d2d95e227bb8e155d8abcc984c936bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1YCH23&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH23 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1YCH23 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00143">143</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g67aa95edd93e9a259fbcdad9a2b02973"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1YCH25" ref="g67aa95edd93e9a259fbcdad9a2b02973" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1YCH25&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH25 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1YCH25 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00145">145</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g4cad3f9d41ba6c91fd70b38f4d00a8b0"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1YCH27" ref="g4cad3f9d41ba6c91fd70b38f4d00a8b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1YCH27&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH27 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1YCH27 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00147">147</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1d2c8942283c32768f485cfe25ebd843"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1YCH29" ref="g1d2c8942283c32768f485cfe25ebd843" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1YCH29&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH29 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1YCH29 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00149">149</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gab1c9ea0714ef39d76f0f4cdbe5e125a"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1YCH3" ref="gab1c9ea0714ef39d76f0f4cdbe5e125a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1YCH3&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH3 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1YCH3 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00123">123</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g74a57cc2a5329345b3c8a4bc37e62045"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1YCH31" ref="g74a57cc2a5329345b3c8a4bc37e62045" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1YCH31&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH31 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1YCH31 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00151">151</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g573113e6a4ab5104f59f7c83b7f2a139"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1YCH5" ref="g573113e6a4ab5104f59f7c83b7f2a139" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1YCH5&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH5 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1YCH5 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00125">125</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9f36d193d03f1ab9931f3c8aa641336d"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1YCH7" ref="g9f36d193d03f1ab9931f3c8aa641336d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1YCH7&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH7 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1YCH7 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00127">127</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1b910b159f4b27c271a30fed46c746f0"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_BUS1YCH9" ref="g1b910b159f4b27c271a30fed46c746f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_BUS1YCH9&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_BUS1YCH9 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BUS1YCH9 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00129">129</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1e4690ba43b42b76cf33b1e91a9059c3"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_OUTMODE_DEFAULT" ref="g1e4690ba43b42b76cf33b1e91a9059c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00119">119</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gccd53d82bb53f639ef635a043c26c4f6"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_PRSSEL_DEFAULT" ref="gccd53d82bb53f639ef635a043c26c4f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_PRSSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_DEFAULT &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00191">191</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6f2d5227f1a365f369df0a4f3c60a7c2"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_PRSSEL_PRSCH0" ref="g6f2d5227f1a365f369df0a4f3c60a7c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_PRSSEL_PRSCH0&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH0 &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH0 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00192">192</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga1c335792fc353d2ec2348e65f997022"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_PRSSEL_PRSCH1" ref="ga1c335792fc353d2ec2348e65f997022" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_PRSSEL_PRSCH1&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH1 &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH1 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00193">193</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd4a4aec90d0dcfd06c6c442d7a3fa02e"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_PRSSEL_PRSCH10" ref="gd4a4aec90d0dcfd06c6c442d7a3fa02e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_PRSSEL_PRSCH10&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH10 &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH10 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00202">202</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb329a745b73171cb6c348148dc27ef3c"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_PRSSEL_PRSCH11" ref="gb329a745b73171cb6c348148dc27ef3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_PRSSEL_PRSCH11&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH11 &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH11 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00203">203</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gded9ef07336101086b9c859b8abb8cb1"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_PRSSEL_PRSCH2" ref="gded9ef07336101086b9c859b8abb8cb1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_PRSSEL_PRSCH2&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH2 &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH2 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00194">194</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5ef853d441eb59678274800cda3cbaad"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_PRSSEL_PRSCH3" ref="g5ef853d441eb59678274800cda3cbaad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_PRSSEL_PRSCH3&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH3 &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH3 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00195">195</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf25b0bc56ce0928f5fa4cf4230f663f4"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_PRSSEL_PRSCH4" ref="gf25b0bc56ce0928f5fa4cf4230f663f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_PRSSEL_PRSCH4&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH4 &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH4 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00196">196</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gfcbe5a9af7bf16ea65d71182f78ed999"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_PRSSEL_PRSCH5" ref="gfcbe5a9af7bf16ea65d71182f78ed999" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_PRSSEL_PRSCH5&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH5 &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH5 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00197">197</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gfcbc0aa3f3cd76f769b8bf0fe78680ce"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_PRSSEL_PRSCH6" ref="gfcbc0aa3f3cd76f769b8bf0fe78680ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_PRSSEL_PRSCH6&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH6 &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH6 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00198">198</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7f3c9f76ad2f54195eceeb7c6c45f28a"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_PRSSEL_PRSCH7" ref="g7f3c9f76ad2f54195eceeb7c6c45f28a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_PRSSEL_PRSCH7&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH7 &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH7 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00199">199</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gaf8c8eb94473c4edcdc3e8ad7c55f2a9"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_PRSSEL_PRSCH8" ref="gaf8c8eb94473c4edcdc3e8ad7c55f2a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_PRSSEL_PRSCH8&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH8 &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH8 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00200">200</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gefaa1f4bf0f3d14d365676d0acc76432"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_PRSSEL_PRSCH9" ref="gefaa1f4bf0f3d14d365676d0acc76432" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_PRSSEL_PRSCH9&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH9 &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH9 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00201">201</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g049619f4a34cdaa424b89a45eb16841c"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_PWRSEL" ref="g049619f4a34cdaa424b89a45eb16841c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_PWRSEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Power Select 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00152">152</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga5fa096ffe275ab5b059951108e52fe6"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_PWRSEL_ANA" ref="ga5fa096ffe275ab5b059951108e52fe6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_PWRSEL_ANA&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PWRSEL_ANA &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ANA for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00159">159</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g291e91ea0bd7e7693ef8cb9b39dd679b"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_PWRSEL_DEFAULT" ref="g291e91ea0bd7e7693ef8cb9b39dd679b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_PWRSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PWRSEL_DEFAULT &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00158">158</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7553da31ec107a8f20b99843f9ba7906"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CTRL_PWRSEL_IO" ref="g7553da31ec107a8f20b99843f9ba7906" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_PWRSEL_IO&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PWRSEL_IO &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode IO for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00160">160</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9fd4035b859bc1bda242a94c48d2409e"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CURPROG_RANGESEL_DEFAULT" ref="g9fd4035b859bc1bda242a94c48d2409e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CURPROG_RANGESEL_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_RANGESEL_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_CURPROG 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00215">215</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc4b44deb75bf7bbec578d98ddfca378f"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CURPROG_RANGESEL_RANGE0" ref="gc4b44deb75bf7bbec578d98ddfca378f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CURPROG_RANGESEL_RANGE0&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_RANGESEL_RANGE0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RANGE0 for IDAC_CURPROG 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00216">216</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gef79e95da70ed301e1117833e9213e7f"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CURPROG_RANGESEL_RANGE1" ref="gef79e95da70ed301e1117833e9213e7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CURPROG_RANGESEL_RANGE1&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_RANGESEL_RANGE1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RANGE1 for IDAC_CURPROG 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00217">217</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9a9ebad68205c5accbfa286d0891553b"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CURPROG_RANGESEL_RANGE2" ref="g9a9ebad68205c5accbfa286d0891553b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CURPROG_RANGESEL_RANGE2&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_RANGESEL_RANGE2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RANGE2 for IDAC_CURPROG 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00218">218</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g97f1097c4cd8981f1268434ab47af886"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CURPROG_RANGESEL_RANGE3" ref="g97f1097c4cd8981f1268434ab47af886" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CURPROG_RANGESEL_RANGE3&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_RANGESEL_RANGE3 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RANGE3 for IDAC_CURPROG 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00219">219</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5594fb2f78df73081ea5aeb1435556e9"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CURPROG_STEPSEL_DEFAULT" ref="g5594fb2f78df73081ea5aeb1435556e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CURPROG_STEPSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_STEPSEL_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_CURPROG 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00223">223</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1c2192edecb35e95ecc6ce0b5fdebfa3"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_CURPROG_TUNING_DEFAULT" ref="g1c2192edecb35e95ecc6ce0b5fdebfa3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CURPROG_TUNING_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_TUNING_DEFAULT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_CURPROG 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00227">227</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd0514542d668a67cf971d4728bb2bdc4"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS" ref="gd0514542d668a67cf971d4728bb2bdc4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Duty Cycle Enable. 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00232">232</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd8962e130273e119810365cbf21b5b95"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_DEFAULT" ref="gd8962e130273e119810365cbf21b5b95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_DUTYCONFIG 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00236">236</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g571ca37a5b843824e1b75155b8f7eaa8"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_IEN_BUSCONFLICT" ref="g571ca37a5b843824e1b75155b8f7eaa8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_IEN_BUSCONFLICT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
BUSCONFLICT Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00302">302</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g17e753159838aa551b5d817421b72eea"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_IEN_BUSCONFLICT_DEFAULT" ref="g17e753159838aa551b5d817421b72eea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_IEN_BUSCONFLICT_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_IEN_BUSCONFLICT_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_IEN 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00306">306</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9062601eb213db5022b649cf6ca27daf"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_IEN_CURSTABLE" ref="g9062601eb213db5022b649cf6ca27daf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_IEN_CURSTABLE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CURSTABLE Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00297">297</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd39090dd4b56a484b60cfde969503850"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_IEN_CURSTABLE_DEFAULT" ref="gd39090dd4b56a484b60cfde969503850" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_IEN_CURSTABLE_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_IEN_CURSTABLE_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_IEN 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00301">301</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0ead21d28d18117aff260583f5da0204"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_IF_BUSCONFLICT" ref="g0ead21d28d18117aff260583f5da0204" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_IF_BUSCONFLICT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
BUS Conflict Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00260">260</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga55bd226cbc802127539ab25d429c73a"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_IF_BUSCONFLICT_DEFAULT" ref="ga55bd226cbc802127539ab25d429c73a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_IF_BUSCONFLICT_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_IF_BUSCONFLICT_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_IF 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00264">264</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g2069a21221411a1a7c85b88c76aaf95f"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_IF_CURSTABLE" ref="g2069a21221411a1a7c85b88c76aaf95f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_IF_CURSTABLE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Edge Triggered Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00255">255</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g000a897f501fc2f909926ff609d3f9bd"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_IF_CURSTABLE_DEFAULT" ref="g000a897f501fc2f909926ff609d3f9bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_IF_CURSTABLE_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_IF_CURSTABLE_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_IF 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00259">259</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g8b29c813e0cae2f55898859817be9cf6"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_IFC_BUSCONFLICT" ref="g8b29c813e0cae2f55898859817be9cf6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_IFC_BUSCONFLICT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear BUSCONFLICT Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00288">288</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g437233fcb2e0c7e3d402c9ac27994a48"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_IFC_BUSCONFLICT_DEFAULT" ref="g437233fcb2e0c7e3d402c9ac27994a48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_IFC_BUSCONFLICT_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_IFC_BUSCONFLICT_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_IFC 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00292">292</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g659d3d79f83ceb4246ad13ff6490331f"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_IFC_CURSTABLE" ref="g659d3d79f83ceb4246ad13ff6490331f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_IFC_CURSTABLE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear CURSTABLE Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00283">283</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g37c1b8073de48d3c40995a93c998c9da"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_IFC_CURSTABLE_DEFAULT" ref="g37c1b8073de48d3c40995a93c998c9da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_IFC_CURSTABLE_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_IFC_CURSTABLE_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_IFC 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00287">287</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5e8a52a3eb46f8789f640c5a859489a2"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_IFS_BUSCONFLICT" ref="g5e8a52a3eb46f8789f640c5a859489a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_IFS_BUSCONFLICT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set BUSCONFLICT Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00274">274</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g566735aac0fea2b0b03aaa17fdde5353"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_IFS_BUSCONFLICT_DEFAULT" ref="g566735aac0fea2b0b03aaa17fdde5353" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_IFS_BUSCONFLICT_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_IFS_BUSCONFLICT_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_IFS 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00278">278</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9e126a7022c075c94008b2c1bc1ebc71"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_IFS_CURSTABLE" ref="g9e126a7022c075c94008b2c1bc1ebc71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_IFS_CURSTABLE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set CURSTABLE Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00269">269</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9c92746f7ced9167257891f1e95f58c0"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_IFS_CURSTABLE_DEFAULT" ref="g9c92746f7ced9167257891f1e95f58c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_IFS_CURSTABLE_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_IFS_CURSTABLE_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_IFS 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00273">273</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf97f484b790aa0655ad89966f5d0ab93"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_STATUS_BUSCONFLICT" ref="gf97f484b790aa0655ad89966f5d0ab93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_STATUS_BUSCONFLICT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
BUS Conflict Output 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00246">246</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gfa1e1ea11e7f7fe1dd58b18b5304560a"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_STATUS_BUSCONFLICT_DEFAULT" ref="gfa1e1ea11e7f7fe1dd58b18b5304560a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_STATUS_BUSCONFLICT_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_STATUS_BUSCONFLICT_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_STATUS 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00250">250</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g940013a1e75adc695061c6e669d8c179"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_STATUS_CURSTABLE" ref="g940013a1e75adc695061c6e669d8c179" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_STATUS_CURSTABLE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
IDAC Output Current Stable 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00241">241</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g601344ebf73709fb4356d5c65cde6a9f"></a><!-- doxytag: member="efm32pg1b_idac.h::IDAC_STATUS_CURSTABLE_DEFAULT" ref="g601344ebf73709fb4356d5c65cde6a9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_STATUS_CURSTABLE_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_STATUS_CURSTABLE_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_STATUS 
<p>
Definition at line <a class="el" href="efm32pg1b__idac_8h-source.html#l00245">245</a> of file <a class="el" href="efm32pg1b__idac_8h-source.html">efm32pg1b_idac.h</a>.
</div>
</div><p>
<div id="footer">
<hr size="1"><address style="text-align: right;"><small>
Generated on Thu Sep 10 11:30:48 2015</small> for Silicon Labs EFM32 CMSIS by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a><small> 1.4.7 </small></address></div>
</body>
</html>
