/*********************************************************
 * Copyright (c) 2005-2024 Broadcom. All Rights Reserved.
 * The term "Broadcom" refers to Broadcom Inc. and/or its subsidiaries.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of the GNU General Public License as published by the
 * Free Software Foundation version 2 and no later version.
 *
 * This program is distributed in the hope that it will be useful, but
 * WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
 * or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 * for more details.
 *
 * You should have received a copy of the GNU General Public License along
 * with this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin St, Fifth Floor, Boston, MA  02110-1301 USA
 *
 *********************************************************/

/*
 * x86svm.h --
 *
 *    This header file contains basic definitions related to
 *    AMD's hardware virtualization implementation, which you
 *    may see referred to as SVM, AMD-V, or Pacifica.
 */


#ifndef _X86SVM_H_
#define _X86SVM_H_

#define INCLUDE_ALLOW_USERLEVEL
#define INCLUDE_ALLOW_VMX

#define INCLUDE_ALLOW_MODULE
#define INCLUDE_ALLOW_VMK_MODULE
#define INCLUDE_ALLOW_VMKERNEL
#define INCLUDE_ALLOW_DISTRIBUTE
#define INCLUDE_ALLOW_VMCORE
#define INCLUDE_ALLOW_VMMON
#include "includeCheck.h"

#include "community_source.h"
#include "vm_basic_defs.h"
#include "vm_assert.h"
#include "x86cpuid.h"
#include "x86msr.h"
#include "x86vendor.h"
#ifdef VM_X86_ANY
#include "x86cpuid_asm.h"
#endif
#if !defined(VMMON)
#include "vmcore_types.h"
#include "cpuidInfo.h"
#endif

#define SVM_VMCB_IO_BITMAP_PAGES   (3)
#define SVM_VMCB_IO_BITMAP_SIZE    PAGES_2_BYTES(SVM_VMCB_IO_BITMAP_PAGES)
#define SVM_VMCB_MSR_BITMAP_PAGES  (2)
#define SVM_VMCB_MSR_BITMAP_SIZE   PAGES_2_BYTES(SVM_VMCB_MSR_BITMAP_PAGES)

/* Exit controls for the CR/DR access and hardware exceptions */
#define SVM_CR_RD_CTL(num)         (0x1 << (num))
#define SVM_CR_RD_CTL_ALL          0x0000ffff
#define SVM_CR_WR_CTL(num)         (0x10000 << (num))
#define SVM_CR_WR_CTL_ALL          0xffff0000
#define SVM_DR_RD_CTL(num)         (0x1 << (num))
#define SVM_DR_RD_CTL_ALL          0x0000ffff
#define SVM_DR_WR_CTL(num)         (0x10000 << (num))
#define SVM_DR_WR_CTL_ALL          0xffff0000
#define SVM_XCP_CTL(vector)        (0x1 << (vector))
#define SVM_XCP_CTL_ALL            0xffffffff

/* Execution intercept controls */
/* VMCB.execCtl */
#define SVM_VMCB_EXEC_CTL_INTR           0x0000000000000001ULL
#define SVM_VMCB_EXEC_CTL_NMI            0x0000000000000002ULL
#define SVM_VMCB_EXEC_CTL_SMI            0x0000000000000004ULL
#define SVM_VMCB_EXEC_CTL_INIT           0x0000000000000008ULL
#define SVM_VMCB_EXEC_CTL_VINTR          0x0000000000000010ULL
#define SVM_VMCB_EXEC_CTL_CR0_SEL_WR     0x0000000000000020ULL
#define SVM_VMCB_EXEC_CTL_SIDT           0x0000000000000040ULL
#define SVM_VMCB_EXEC_CTL_SGDT           0x0000000000000080ULL
#define SVM_VMCB_EXEC_CTL_SLDT           0x0000000000000100ULL
#define SVM_VMCB_EXEC_CTL_STR            0x0000000000000200ULL
#define SVM_VMCB_EXEC_CTL_LIDT           0x0000000000000400ULL
#define SVM_VMCB_EXEC_CTL_LGDT           0x0000000000000800ULL
#define SVM_VMCB_EXEC_CTL_LLDT           0x0000000000001000ULL
#define SVM_VMCB_EXEC_CTL_LTR            0x0000000000002000ULL
#define SVM_VMCB_EXEC_CTL_RDTSC          0x0000000000004000ULL
#define SVM_VMCB_EXEC_CTL_RDPMC          0x0000000000008000ULL
#define SVM_VMCB_EXEC_CTL_PUSHF          0x0000000000010000ULL
#define SVM_VMCB_EXEC_CTL_POPF           0x0000000000020000ULL
#define SVM_VMCB_EXEC_CTL_CPUID          0x0000000000040000ULL
#define SVM_VMCB_EXEC_CTL_RSM            0x0000000000080000ULL
#define SVM_VMCB_EXEC_CTL_IRET           0x0000000000100000ULL
#define SVM_VMCB_EXEC_CTL_SWINT          0x0000000000200000ULL
#define SVM_VMCB_EXEC_CTL_INVD           0x0000000000400000ULL
#define SVM_VMCB_EXEC_CTL_PAUSE          0x0000000000800000ULL
#define SVM_VMCB_EXEC_CTL_HLT            0x0000000001000000ULL
#define SVM_VMCB_EXEC_CTL_INVLPG         0x0000000002000000ULL
#define SVM_VMCB_EXEC_CTL_INVLPGA        0x0000000004000000ULL
#define SVM_VMCB_EXEC_CTL_IOIO           0x0000000008000000ULL
#define SVM_VMCB_EXEC_CTL_MSR            0x0000000010000000ULL
#define SVM_VMCB_EXEC_CTL_TS             0x0000000020000000ULL
#define SVM_VMCB_EXEC_CTL_FERR_FRZ       0x0000000040000000ULL
#define SVM_VMCB_EXEC_CTL_SHUTDOWN       0x0000000080000000ULL
#define SVM_VMCB_EXEC_CTL_VMRUN          0x0000000100000000ULL
#define SVM_VMCB_EXEC_CTL_VMMCALL        0x0000000200000000ULL
#define SVM_VMCB_EXEC_CTL_VMLOAD         0x0000000400000000ULL
#define SVM_VMCB_EXEC_CTL_VMSAVE         0x0000000800000000ULL
#define SVM_VMCB_EXEC_CTL_STGI           0x0000001000000000ULL
#define SVM_VMCB_EXEC_CTL_CLGI           0x0000002000000000ULL
#define SVM_VMCB_EXEC_CTL_SKINIT         0x0000004000000000ULL
#define SVM_VMCB_EXEC_CTL_RDTSCP         0x0000008000000000ULL
#define SVM_VMCB_EXEC_CTL_ICEBP          0x0000010000000000ULL
#define SVM_VMCB_EXEC_CTL_WBINVD         0x0000020000000000ULL
#define SVM_VMCB_EXEC_CTL_MONITOR        0x0000040000000000ULL
#define SVM_VMCB_EXEC_CTL_MWAIT          0x0000080000000000ULL
#define SVM_VMCB_EXEC_CTL_MWAIT_COND     0x0000100000000000ULL
#define SVM_VMCB_EXEC_CTL_XSETBV         0x0000200000000000ULL
#define SVM_VMCB_EXEC_CTL_EFER_WR_TRAP   0x0000800000000000ULL
#define SVM_VMCB_EXEC_CTL_CR_WR_TRAP(n) (0x0001000000000000ULL << (n))
#define SVM_VMCB_EXEC_CTL_CR_WR_TRAP_ALL 0xffff000000000000ULL

/* VMCB.execCtl2 */
#define SVM_VMCB_EXEC_CTL2_ALL_INVLPGB     0x00000001
#define SVM_VMCB_EXEC_CTL2_ILLEGAL_INVLPGB 0x00000002
#define SVM_VMCB_EXEC_CTL2_PCID            0x00000004
#define SVM_VMCB_EXEC_CTL2_MCOMMIT         0x00000008
#define SVM_VMCB_EXEC_CTL2_TLBSYNC         0x00000010
#define SVM_VMCB_EXEC_CTL2_RSVD            0xffffffe0

/* VMCB.tlbCtl */
#define SVM_VMCB_TLB_CTL_FLUSH              0x01
#define SVM_VMCB_TLB_CTL_FLUSH_ONLY_CURRENT 0x02
#define SVM_VMCB_TLB_CTL_FLUSH_KEEP_GLOBALS 0x04

/* VMCB.vAPIC */
#define SVM_VMCB_APIC_VTPR_MASK            0x00000000000000ffULL
#define SVM_VMCB_APIC_VTPR_SHIFT           0
#define SVM_VMCB_APIC_VIRQ                 0x0000000000000100ULL
#define SVM_VMCB_APIC_VGIF                 0x0000000000000200ULL
#define SVM_VMCB_APIC_VINTR_PRIO_MASK      0x00000000000f0000ULL
#define SVM_VMCB_APIC_VINTR_PRIO_SHIFT     16
#define SVM_VMCB_APIC_VIGN_TPR             0x0000000000100000ULL
#define SVM_VMCB_APIC_VINTR_MASKING        0x0000000001000000ULL
#define SVM_VMCB_APIC_VGIF_ENABLE          0x0000000002000000ULL
#define SVM_VMCB_APIC_X2AVIC_ENABLE        0x0000000040000000ULL
#define SVM_VMCB_APIC_AVIC_ENABLE          0x0000000080000000ULL
#define SVM_VMCB_APIC_VINTR_VECTOR_MASK    0x000000ff00000000ULL
#define SVM_VMCB_APIC_VINTR_VECTOR_SHIFT   32

/* VMCB.intrState */
#define SVM_VMCB_INTRSTATE_INTR_SHADOW     (1 << 0)
#define SVM_VMCB_INTRSTATE_GUEST_IF        (1 << 1)

/* VMCB.nptCtl */
#define SVM_VMCB_NPTCTL_NP_ENABLE          (1 << 0)
#define SVM_VMCB_NPTCTL_SEV_ENABLE         (1 << 1)
#define SVM_VMCB_NPTCTL_SEV_ES_ENABLE      (1 << 2)
#define SVM_VMCB_NPTCTL_GMET_ENABLE        (1 << 3)
#define SVM_VMCB_NPTCTL_SSS_CHECK_ENABLE   (1 << 4)

/* VMCB.virtExt */
#define SVM_VMCB_VIRTEXT_LBR_ENABLE        (1 << 0)
#define SVM_VMCB_VIRTEXT_V_VMSAVE_VMLOAD   (1 << 1)

/* VMCB.clean */
#define SVMCLEAN       \
   CLEANBIT(I,    0)   \
   CLEANBIT(IOPM, 1)   \
   CLEANBIT(ASID, 2)   \
   CLEANBIT(TPR,  3)   \
   CLEANBIT(NP,   4)   \
   CLEANBIT(CRX,  5)   \
   CLEANBIT(DRX,  6)   \
   CLEANBIT(DT,   7)   \
   CLEANBIT(SEG,  8)   \
   CLEANBIT(CR2,  9)   \
   CLEANBIT(LBR,  10)  \
   CLEANBIT(AVIC, 11)  \
   CLEANBIT(CET,  12)

#define SVM_VMCB_CLEAN_MASK           ((1 << SVM_VMCB_NUM_CLEANBITS) - 1)

/* Segment attribute masks (used for conversion to unpacked format) */
#define SVM_VMCB_ATTRIB_LOW           0x000000ff
#define SVM_VMCB_ATTRIB_HI            0x00000f00

#define SVM_VMCB_AR_ACCESSED        AR_ACCESSED
#define SVM_VMCB_AR_WRITE           AR_WRITE
#define SVM_VMCB_AR_READ            AR_READ
#define SVM_VMCB_AR_CONFORM         AR_CONFORM
#define SVM_VMCB_AR_CODE            AR_CODE
#define SVM_VMCB_AR_TYPE            AR_TYPE
#define SVM_VMCB_AR_S               AR_S
#define SVM_VMCB_AR_DPL             AR_DPL
#define SVM_VMCB_AR_PRES            AR_PRES
#define SVM_VMCB_AR_AVL             (AR_AVL      >> 4)
#define SVM_VMCB_AR_LONGMODE        (AR_LONGMODE >> 4)
#define SVM_VMCB_AR_DB              (AR_DB       >> 4)
#define SVM_VMCB_AR_GRAN            (AR_GRAN     >> 4)

#define SVM_VMCB_AR_TYPE_SHIFT      AR_TYPE_SHIFT
#define SVM_VMCB_AR_S_SHIFT         AR_S_SHIFT
#define SVM_VMCB_AR_DPL_SHIFT       AR_DPL_SHIFT
#define SVM_VMCB_AR_PRES_SHIFT      AR_PRES_SHIFT
#define SVM_VMCB_AR_AVL_SHIFT       (AR_AVL_SHIFT      - 4)
#define SVM_VMCB_AR_LONGMODE_SHIFT  (AR_LONGMODE_SHIFT - 4)
#define SVM_VMCB_AR_DB_SHIFT        (AR_DB_SHIFT       - 4)
#define SVM_VMCB_AR_GRAN_SHIFT      (AR_GRAN_SHIFT     - 4)

/* VMSA.sevFeatures */
#define SVM_VMSA_SEV_FEAT_SNP_ACTIVE    0x0000000000000001ULL
#define SVM_VMSA_SEV_FEAT_VTOM          0x0000000000000002ULL
#define SVM_VMSA_SEV_FEAT_REFLECT_VC    0x0000000000000004ULL
#define SVM_VMSA_SEV_FEAT_RESTR_INJ     0x0000000000000008ULL
#define SVM_VMSA_SEV_FEAT_ALT_INJ       0x0000000000000010ULL
#define SVM_VMSA_SEV_FEAT_DBG_SWAP      0x0000000000000020ULL
#define SVM_VMSA_SEV_FEAT_NO_HOST_IBS   0x0000000000000040ULL
#define SVM_VMSA_SEV_FEAT_BTB_ISOLATE   0x0000000000000080ULL
#define SVM_VMSA_SEV_FEAT_VMPL_SSS      0x0000000000000100ULL
#define SVM_VMSA_SEV_FEAT_SECURE_TSC    0x0000000000000200ULL
#define SVM_VMSA_SEV_FEAT_VMGEXIT_PARAM 0x0000000000000400ULL
#define SVM_VMSA_SEV_FEAT_IBS_VIRT      0x0000000000001000ULL
#define SVM_VMSA_SEV_FEAT_VMSA_REG_PROT 0x0000000000004000ULL
#define SVM_VMSA_SEV_FEAT_SMT_PROT      0x0000000000008000ULL
#define SVM_VMSA_SEV_FEAT_RSVD          0xffffffffffff2800ULL

/*
 * Unique Exit Codes
 * The HW exit codes are comprised of two contiguous groups.  If you add a new
 * exit reason you should update either SVM_LAST_LO_EXIT_REASON or
 * SVM_LAST_HI_EXIT_REASON and update svmExitStats.h.
 */
#define SVM_EXITCODE_CR_READ(n)             (0 + (n))
#define SVM_EXITCODE_CR_WRITE(n)           (16 + (n))
#define SVM_EXITCODE_DR_READ(n)            (32 + (n))
#define SVM_EXITCODE_DR_WRITE(n)           (48 + (n))
#define SVM_EXITCODE_XCP(n)                (64 + (n))
#define SVM_EXITCODE_INTR                  96
#define SVM_EXITCODE_NMI                   97
#define SVM_EXITCODE_SMI                   98
#define SVM_EXITCODE_INIT                  99
#define SVM_EXITCODE_VINTR                100
#define SVM_EXITCODE_CR0_SEL_WR           101
#define SVM_EXITCODE_SIDT                 102
#define SVM_EXITCODE_SGDT                 103
#define SVM_EXITCODE_SLDT                 104
#define SVM_EXITCODE_STR                  105
#define SVM_EXITCODE_LIDT                 106
#define SVM_EXITCODE_LGDT                 107
#define SVM_EXITCODE_LLDT                 108
#define SVM_EXITCODE_LTR                  109
#define SVM_EXITCODE_RDTSC                110
#define SVM_EXITCODE_RDPMC                111
#define SVM_EXITCODE_PUSHF                112
#define SVM_EXITCODE_POPF                 113
#define SVM_EXITCODE_CPUID                114
#define SVM_EXITCODE_RSM                  115
#define SVM_EXITCODE_IRET                 116
#define SVM_EXITCODE_SWINT                117
#define SVM_EXITCODE_INVD                 118
#define SVM_EXITCODE_PAUSE                119
#define SVM_EXITCODE_HLT                  120
#define SVM_EXITCODE_INVLPG               121
#define SVM_EXITCODE_INVLPGA              122
#define SVM_EXITCODE_IOIO                 123
#define SVM_EXITCODE_MSR                  124
#define SVM_EXITCODE_TS                   125
#define SVM_EXITCODE_FERR_FRZ             126
#define SVM_EXITCODE_SHUTDOWN             127
#define SVM_EXITCODE_VMRUN                128
#define SVM_EXITCODE_VMMCALL              129
#define SVM_EXITCODE_VMLOAD               130
#define SVM_EXITCODE_VMSAVE               131
#define SVM_EXITCODE_STGI                 132
#define SVM_EXITCODE_CLGI                 133
#define SVM_EXITCODE_SKINIT               134
#define SVM_EXITCODE_RDTSCP               135
#define SVM_EXITCODE_ICEBP                136
#define SVM_EXITCODE_WBINVD               137
#define SVM_EXITCODE_MONITOR              138
#define SVM_EXITCODE_MWAIT                139
#define SVM_EXITCODE_MWAIT_COND           140
#define SVM_EXITCODE_XSETBV               141
#define SVM_EXITCODE_EFER_WRITE_TRAP      143
#define SVM_EXITCODE_CR_WRITE_TRAP(n)    (144 + (n))
/* Adjust SVM_LAST_LO_EXIT_REASON if you add a high exit reason. */
#define SVM_FIRST_LO_EXIT_REASON 0
#define SVM_LAST_LO_EXIT_REASON  159
#define SVM_NUM_LO_EXIT_REASONS  (SVM_LAST_LO_EXIT_REASON + 1 - \
                                  SVM_FIRST_LO_EXIT_REASON)

#define SVM_EXITCODE_NPF                 1024
#define SVM_EXITCODE_AVIC_INCOMPLETE_IPI 1025
#define SVM_EXITCODE_AVIC_NOACCEL        1026
#define SVM_EXITCODE_VMGEXIT             1027
#define SVM_EXITCODE_PVALIDATE           1028
/* Adjust SVM_LAST_HI_EXIT_REASON if you add a high exit reason. */
#define SVM_FIRST_HI_EXIT_REASON 1024
#define SVM_LAST_HI_EXIT_REASON  1028
#define SVM_NUM_HI_EXIT_REASONS  (SVM_LAST_HI_EXIT_REASON + 1 - \
                                  SVM_FIRST_HI_EXIT_REASON)

/* These exit codes are SW only, and issued by the guest when SEV is enabled. */
#define SVM_EXITCODE_MMIO_READ           0x80000001
#define SVM_EXITCODE_MMIO_WRITE          0x80000002
#define SVM_EXITCODE_NMI_COMPLETE        0x80000003
#define SVM_EXITCODE_AP_RESET_HOLD       0x80000004
#define SVM_EXITCODE_AP_JUMP_TABLE       0x80000005
#define SVM_EXITCODE_SNP_PSC_REQ         0x80000010
#define SVM_EXITCODE_SNP_GUEST_REQ       0x80000011
#define SVM_EXITCODE_SNP_EXT_GUEST_REQ   0x80000012
#define SVM_EXITCODE_SNP_AP_CREATION     0x80000013
#define SVM_EXITCODE_SNP_APIC_ID_LIST    0x80000017
#define SVM_EXITCODE_SNP_RUN_VMPL        0x80000018
#define SVM_EXITCODE_HV_FEATURES         0x8000FFFD
#define SVM_EXITCODE_TERMINATE           0x8000FFFE
#define SVM_EXITCODE_UNSUPPORTED         0x8000FFFF
#define SVM_EXITCODE_INVALID             (-1ULL)

/* ExitInfo1 for I/O exits */
#define SVM_IOEXIT_IN            0x00000001
#define SVM_IOEXIT_STR           0x00000004
#define SVM_IOEXIT_REP           0x00000008
#define SVM_IOEXIT_SIZE_MASK     0x00000070
#define SVM_IOEXIT_SIZE_SHIFT    4
#define SVM_IOEXIT_SZ8           0x00000010
#define SVM_IOEXIT_SZ16          0x00000020
#define SVM_IOEXIT_SZ32          0x00000040
#define SVM_IOEXIT_ADDR_MASK     0x00000380
#define SVM_IOEXIT_ADDR_SHIFT    7
#define SVM_IOEXIT_A16           0x00000080
#define SVM_IOEXIT_A32           0x00000100
#define SVM_IOEXIT_A64           0x00000200
#define SVM_IOEXIT_SEG_MASK      0x00001c00
#define SVM_IOEXIT_SEG_SHIFT     10
#define SVM_IOEXIT_PORT_MASK     0xffff0000
#define SVM_IOEXIT_PORT_SHIFT    16
#define SVM_IOEXIT_MBZ           0x00000002
#define SVM_IOEXIT_SBZ           0x0000e000

/* ExitInfo1 for MSR exits */
#define SVM_MSREXIT_RDMSR        0x00000000
#define SVM_MSREXIT_WRMSR        0x00000001

/* ExitInfo1 for CR exits */
#define SVM_CREXIT_MOVCR         (1ull << 63)
#define SVM_CREXIT_GPR_MASK      0xf

/* ExitInfo2 for Task Switch exits */
#define SVM_TSEXIT_ERRORCODE_MASK  0x00000000ffffffffULL
#define SVM_TSEXIT_IRET            0x0000001000000000ULL
#define SVM_TSEXIT_LJMP            0x0000004000000000ULL
#define SVM_TSEXIT_EV              0x0000100000000000ULL
#define SVM_TSEXIT_RF              0x0001000000000000ULL

/* ExitInfo1 for SMI exits */
#define SVM_SMIEXIT_EXTERNAL       0x0000000000000001ULL
#define SVM_SMIEXIT_IN             0x0000000100000000ULL
#define SVM_SMIEXIT_VALID          0x0000000200000000ULL
#define SVM_SMIEXIT_STR            0x0000000400000000ULL
#define SVM_SMIEXIT_REP            0x0000000800000000ULL
#define SVM_SMIEXIT_SZ8            0x0000001000000000ULL
#define SVM_SMIEXIT_SZ16           0x0000002000000000ULL
#define SVM_SMIEXIT_SZ32           0x0000004000000000ULL
#define SVM_SMIEXIT_A16            0x0000008000000000ULL
#define SVM_SMIEXIT_A32            0x0000010000000000ULL
#define SVM_SMIEXIT_A64            0x0000020000000000ULL
#define SVM_SMIEXIT_PORT           0xffff000000000000ULL
#define SVM_SMIEXIT_MBZ            0x0000fc00fffffffeULL

/* ExitInfo1 for NPF exits */
#define SVM_NPFEXIT_P              (1ULL << 0)
#define SVM_NPFEXIT_RW             (1ULL << 1)
#define SVM_NPFEXIT_US             (1ULL << 2)
#define SVM_NPFEXIT_RSVD           (1ULL << 3)
#define SVM_NPFEXIT_ID             (1ULL << 4)
#define SVM_NPFEXIT_SS             (1ULL << 6)
#define SVM_NPFEXIT_RMP            (1ULL << 31)    /* APM Vol 2, sec 15.36.10 */
#define SVM_NPFEXIT_FINAL_ADDR     (1ULL << 32)    /* Rev. C */
#define SVM_NPFEXIT_PTE_ACCESS     (1ULL << 33)    /* Rev. C */
#define SVM_NPFEXIT_ENC            (1ULL << 34)    /* APM Vol 2, sec 15.36.10 */
#define SVM_NPFEXIT_SIZEM          (1ULL << 35)    /* APM Vol 2, sec 15.36.10 */
#define SVM_NPFEXIT_VMPL           (1ULL << 36)    /* APM Vol 2, sec 15.36.10 */
#define SVM_NPFEXIT_SSS_LEAF       (1ULL << 37)

/* ExitInfo1 for AP jump table exits */
#define SVM_APEXIT_SET            0x0
#define SVM_APEXIT_GET            0x1

/* ExitInfo1 for SNP AP creation exits */
#define SVM_SNPAPCREATE_EI1_APIC_ID  0xffffffff00000000ULL
#define SVM_SNPAPCREATE_EI1_VMPL     0x00000000000f0000ULL
#define SVM_SNPAPCREATE_EI1_REQTYPE  0x000000000000ffffULL
#define    SVM_SNPAPCREATE_EI1_REQTYPE_WAIT_INIT 0x0
#define    SVM_SNPAPCREATE_EI1_REQTYPE_VMRUN     0x1
#define    SVM_SNPAPCREATE_EI1_REQTYPE_DESTROY   0x2

/* ExitInfo1 for SNP Run VMPL exits */
#define SVM_SNPRUNVMPL_EI1_VMPL      0x00000000ffffffffULL

/* Event Injection */
#define SVM_INTINFO_VECTOR_MASK   0x000000ff
#define SVM_INTINFO_TYPE_SHIFT    8
#define SVM_INTINFO_TYPE_MASK     (7 << SVM_INTINFO_TYPE_SHIFT)
#define SVM_INTINFO_TYPE_EXTINT   (0 << SVM_INTINFO_TYPE_SHIFT)
#define SVM_INTINFO_TYPE_RSVD     (1 << SVM_INTINFO_TYPE_SHIFT)
#define SVM_INTINFO_TYPE_NMI      (2 << SVM_INTINFO_TYPE_SHIFT)
#define SVM_INTINFO_TYPE_XCP      (3 << SVM_INTINFO_TYPE_SHIFT)
#define SVM_INTINFO_TYPE_INTN     (4 << SVM_INTINFO_TYPE_SHIFT)
#define SVM_INTINFO_EV            0x00000800
#define SVM_INTINFO_RSVD          0x7ffff000
#define SVM_INTINFO_VALID         0x80000000

/* AVIC related definitions. */
#define SVM_AVIC_PHYS_TBL_MAX_APICID  255

#define SVM_AVIC_PHYS_ID_TBL_VALID (1ULL << 63)

#define SVM_AVIC_TRAP_BITMASK     \
      ((1ULL << APICR_ID)       | \
       (1ULL << APICR_EOI)      | \
       (1ULL << APICR_RMTREAD)  | \
       (1ULL << APICR_LDR)      | \
       (1ULL << APICR_DFR)      | \
       (1ULL << APICR_SVR)      | \
       (1ULL << APICR_ESR)      | \
       (1ULL << APICR_TIMERLVT) | \
       (1ULL << APICR_THERMLVT) | \
       (1ULL << APICR_PCLVT)    | \
       (1ULL << APICR_LVT0)     | \
       (1ULL << APICR_LVT1)     | \
       (1ULL << APICR_ERRLVT)   | \
       (1ULL << APICR_INITCNT)  | \
       (1ULL << APICR_DIVIDER))

#define SVM_EXEC_CTL_BIT(exitCode) (1ULL << (exitCode - SVM_EXITCODE_INTR))

#define VERIFY_EXEC_CTL(name)                                 \
   ASSERT_ON_COMPILE(SVM_EXEC_CTL_BIT(SVM_EXITCODE_##name) == \
                     SVM_VMCB_EXEC_CTL_##name);

/* Header for a secure loader block with no SL header */
#pragma pack(push, 1)
typedef struct {
   uint16 entryOffs;
   uint16 codeLen;
} SLB_Header;
#pragma pack(pop)

enum {
#define CLEANBIT(_name, _pos) SVM_VMCB_CLEAN_ ## _name = _pos,

   SVMCLEAN
   SVM_VMCB_NUM_CLEANBITS

#undef CLEANBIT
};

static inline uint64
SVM_ExecCtlBit(uint32 exitCode)
{
   VERIFY_EXEC_CTL(INTR);
   VERIFY_EXEC_CTL(NMI);
   VERIFY_EXEC_CTL(SMI);
   VERIFY_EXEC_CTL(INIT);
   VERIFY_EXEC_CTL(VINTR);
   VERIFY_EXEC_CTL(CR0_SEL_WR);
   VERIFY_EXEC_CTL(SIDT);
   VERIFY_EXEC_CTL(SGDT);
   VERIFY_EXEC_CTL(SLDT);
   VERIFY_EXEC_CTL(STR);
   VERIFY_EXEC_CTL(LIDT);
   VERIFY_EXEC_CTL(LGDT);
   VERIFY_EXEC_CTL(LLDT);
   VERIFY_EXEC_CTL(LTR);
   VERIFY_EXEC_CTL(RDTSC);
   VERIFY_EXEC_CTL(RDPMC);
   VERIFY_EXEC_CTL(PUSHF);
   VERIFY_EXEC_CTL(POPF);
   VERIFY_EXEC_CTL(CPUID);
   VERIFY_EXEC_CTL(RSM);
   VERIFY_EXEC_CTL(IRET);
   VERIFY_EXEC_CTL(SWINT);
   VERIFY_EXEC_CTL(INVD);
   VERIFY_EXEC_CTL(PAUSE);
   VERIFY_EXEC_CTL(HLT);
   VERIFY_EXEC_CTL(INVLPG);
   VERIFY_EXEC_CTL(INVLPGA);
   VERIFY_EXEC_CTL(IOIO);
   VERIFY_EXEC_CTL(MSR);
   VERIFY_EXEC_CTL(TS);
   VERIFY_EXEC_CTL(FERR_FRZ);
   VERIFY_EXEC_CTL(SHUTDOWN);
   VERIFY_EXEC_CTL(VMRUN);
   VERIFY_EXEC_CTL(VMMCALL);
   VERIFY_EXEC_CTL(VMLOAD);
   VERIFY_EXEC_CTL(VMSAVE);
   VERIFY_EXEC_CTL(STGI);
   VERIFY_EXEC_CTL(CLGI);
   VERIFY_EXEC_CTL(SKINIT);
   VERIFY_EXEC_CTL(RDTSCP);
   VERIFY_EXEC_CTL(ICEBP);
   VERIFY_EXEC_CTL(WBINVD);
   VERIFY_EXEC_CTL(MONITOR);
   VERIFY_EXEC_CTL(MWAIT);
   VERIFY_EXEC_CTL(MWAIT_COND);
   VERIFY_EXEC_CTL(XSETBV);
   ASSERT(SVM_EXITCODE_INTR <= exitCode && exitCode <= SVM_EXITCODE_XSETBV);
   return SVM_EXEC_CTL_BIT(exitCode);
}


#if !defined(VMMON)
/*
 *----------------------------------------------------------------------
 * SVM_MSRNumToIndex --
 *
 *   Given MSR number and access mode, return the bit position
 *   in the VMCS MSR permission bitmap.
 *
 *   -1 is returned for invalid input MSR number.
 *
 *   The bitmap is organized into three contiguous 2k-bit arrays, one
 *   for each of three disjoint MSR ranges.  Each array element is 2
 *   bits, with the low order bit indicating a RDMSR intercept and
 *   the high order bit indicating a WRMSR intercept.
 *
 *----------------------------------------------------------------------
 */

static inline int
SVM_MSRNumToIndex(uint32 msrNum, AccessMode accessMode)
{
   ASSERT(accessMode == ACCESS_MODE_READ || accessMode == ACCESS_MODE_WRITE);
   if (msrNum < 0x2000) {
      return msrNum * 2 + (accessMode == ACCESS_MODE_WRITE ? 1 : 0);
   } else if (msrNum >= 0xC0000000 && msrNum < 0xC0002000) {
      return 0x4000 + LOWORD(msrNum) * 2 +
         (accessMode == ACCESS_MODE_WRITE ? 1 : 0);
   } else if (msrNum >= 0xC0010000 && msrNum < 0xC0012000) {
      return 0x8000 + LOWORD(msrNum) * 2 +
         (accessMode == ACCESS_MODE_WRITE ? 1 : 0);
   } else {
      return -1;
   }
}
#endif


/*
 *----------------------------------------------------------------------
 *
 * SVM_EnabledFromFeatures --
 *
 *  Returns TRUE if SVM is enabled in the given VM control MSR bits.
 *
 *----------------------------------------------------------------------
 */
static inline Bool
SVM_EnabledFromFeatures(uint64 vmCR)
{
   return (vmCR & MSR_VM_CR_SVME_DISABLE) == 0;
}


/*
 *----------------------------------------------------------------------
 *
 * SVM_LockedFromFeatures --
 *
 *  Returns TRUE if SVM is locked in the given VM control MSR bits.
 *
 *----------------------------------------------------------------------
 */
static inline Bool
SVM_LockedFromFeatures(uint64 vmCR)
{
   return (vmCR & MSR_VM_CR_SVM_LOCK) != 0;
}

#if defined(FROBOS) || defined(VMKERNEL) || \
    defined(VMM) || defined(VMMON)
/*
 *----------------------------------------------------------------------
 * SVM_EnabledCPU --
 *
 *   Returns TRUE if SVM is enabled on this CPU.  This function assumes
 *   that the processor is SVM_Capable().
 *----------------------------------------------------------------------
 */
static inline Bool
SVM_EnabledCPU(void)
{
   return SVM_EnabledFromFeatures(X86MSR_GetMSR(MSR_VM_CR));
}
#endif


#ifndef VMM
#ifdef VM_X86_ANY
/*
 *----------------------------------------------------------------------
 * SVM_CapableCPU --
 *
 *   Verify that this CPU is SVM-capable.
 *----------------------------------------------------------------------
 */
static inline Bool
SVM_CapableCPU(void)
{
   return ((__GET_EAX_FROM_CPUID(0x80000000) >= 0x8000000a) &&
           CPUID_ISSET(0x80000001, ECX, SVM,
                       __GET_ECX_FROM_CPUID(0x80000001)) &&
           CPUID_GET(0x8000000a, EAX, SVM_REVISION,
                     __GET_EAX_FROM_CPUID(CPUID_SVM_FEATURES)) != 0);
}
#endif  // ifdef VM_X86_ANY


#if !defined(VMMON)
/*
 *----------------------------------------------------------------------
 * SVM_SupportedRev --
 *
 *   Verify that a CPU has the minimum revision required to run the
 *   SVM-enabled monitor.  This function assumes that the processor is
 *   SVM_Capable().  We only support CPUs that populate the exitIntInfo
 *   field of the VMCB when IDT vectoring is interrupted by a task switch
 *   intercept.  That behavior was first introduced with AMD Family 10H.
 *   As Hygon's Dhyana is a descendant of AMD's Zen microarchitecture
 *   (Family 17H), SVM is always supported.
 *----------------------------------------------------------------------
 */
static inline Bool
SVM_SupportedRev(const CpuidInfo *cpuid)
{
   CpuidVendor vendor = CpuidInfo_Vendor(cpuid);
   uint32 family = CPUID_EFFECTIVE_FAMILY(CpuidInfo_Version(cpuid));

   return (vendor == CPUID_VENDOR_AMD && family >= CPUID_FAMILY_K8L) ||
          vendor == CPUID_VENDOR_HYGON;
}

/*
 *----------------------------------------------------------------------
 * SVM_SupportedCPU --
 *
 *   Verify that a CPU has the SVM capabilities required to run the
 *   SVM-enabled monitor.  In addition to having the minimum revision the CPU
 *   must support NPT, NRIP and flush by ASID.
 *----------------------------------------------------------------------
 */
static inline Bool
SVM_SupportedCPU(const CpuidInfo *cpuid)
{
   return SVM_SupportedRev(cpuid) &&
          CpuidInfo_IsSet(SVM_NPT, cpuid) &&
          CpuidInfo_IsSet(SVM_NRIP, cpuid) &&
          CpuidInfo_IsSet(SVM_FLUSH_BY_ASID, cpuid);
}
#endif /* VMMON */
#endif /* VMM */

#endif /* _X86SVM_H_ */
