

================================================================
== Vitis HLS Report for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5'
================================================================
* Date:           Sat Dec 10 20:38:29 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.66 ns|  4.007 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        3|    32771|  19.989 ns|  0.218 ms|    3|  32771|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_549_5  |        1|    32769|         5|          4|          4|  0 ~ 8192|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.43>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_1 = alloca i32 1"   --->   Operation 8 'alloca' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%pix_val_V_8 = alloca i32 1"   --->   Operation 9 'alloca' 'pix_val_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%pix_val_V_9 = alloca i32 1"   --->   Operation 10 'alloca' 'pix_val_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cmp121_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp121"   --->   Operation 11 'read' 'cmp121_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sub118_cast106_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %sub118_cast106"   --->   Operation 12 'read' 'sub118_cast106_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cmp121_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp121_1"   --->   Operation 13 'read' 'cmp121_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%cmp121_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp121_2"   --->   Operation 14 'read' 'cmp121_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%icmp_ln539_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln539"   --->   Operation 15 'read' 'icmp_ln539_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln534_1_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %trunc_ln534_1"   --->   Operation 16 'read' 'trunc_ln534_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pix_val_V_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pix_val_V_2"   --->   Operation 17 'read' 'pix_val_V_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%pix_val_V_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pix_val_V_3"   --->   Operation 18 'read' 'pix_val_V_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sub118_cast106_cast = sext i13 %sub118_cast106_read"   --->   Operation 19 'sext' 'sub118_cast106_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %bytePlanes_plane01, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img, void @empty_33, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bytePlanes_plane01, void @empty_33, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %pix_val_V_3_read, i8 %pix_val_V_9"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %pix_val_V_2_read, i8 %pix_val_V_8"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %x_1"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body117"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x = load i13 %x_1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549]   --->   Operation 27 'load' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%icmp_ln549 = icmp_eq  i13 %x, i13 %trunc_ln534_1_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549]   --->   Operation 28 'icmp' 'icmp_ln549' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.82ns)   --->   "%x_6 = add i13 %x, i13 1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549]   --->   Operation 29 'add' 'x_6' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln549 = br i1 %icmp_ln549, void %for.body117.split, void %for.inc168.loopexit.exitStub" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549]   --->   Operation 30 'br' 'br_ln549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln549 = zext i13 %x" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549]   --->   Operation 31 'zext' 'zext_ln549' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%cmp119 = icmp_slt  i14 %zext_ln549, i14 %sub118_cast106_cast" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549]   --->   Operation 32 'icmp' 'cmp119' <Predicate = (!icmp_ln549)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.28ns)   --->   "%or_ln554 = or i1 %cmp119, i1 %cmp121_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:554]   --->   Operation 33 'or' 'or_ln554' <Predicate = (!icmp_ln549)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln549 = store i13 %x_6, i13 %x_1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549]   --->   Operation 34 'store' 'store_ln549' <Predicate = (!icmp_ln549)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%pix_val_V = load i8 %pix_val_V_8"   --->   Operation 35 'load' 'pix_val_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%pix_val_V_128 = load i8 %pix_val_V_9"   --->   Operation 36 'load' 'pix_val_V_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8192, i64 0"   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln550 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_18" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:550]   --->   Operation 38 'specpipeline' 'specpipeline_ln550' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:273]   --->   Operation 39 'specloopname' 'specloopname_ln273' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.42ns)   --->   "%br_ln554 = br i1 %or_ln554, void %for.inc152, void %if.then122" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:554]   --->   Operation 40 'br' 'br_ln554' <Predicate = (!icmp_ln549)> <Delay = 0.42>
ST_2 : Operation 41 [1/1] (1.83ns)   --->   "%img_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'read' 'img_read' <Predicate = (!icmp_ln549 & or_ln554)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%pix_val_V_129 = trunc i24 %img_read" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'trunc' 'pix_val_V_129' <Predicate = (!icmp_ln549 & or_ln554)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%pix_val_V_30 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read, i32 8, i32 15" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'partselect' 'pix_val_V_30' <Predicate = (!icmp_ln549 & or_ln554)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.42ns)   --->   "%br_ln555 = br void %for.inc152" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:555]   --->   Operation 44 'br' 'br_ln555' <Predicate = (!icmp_ln549 & or_ln554)> <Delay = 0.42>
ST_2 : Operation 45 [1/1] (0.28ns)   --->   "%or_ln554_1 = or i1 %cmp119, i1 %cmp121_1_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:554]   --->   Operation 45 'or' 'or_ln554_1' <Predicate = (!icmp_ln549)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.28ns)   --->   "%or_ln554_2 = or i1 %cmp119, i1 %cmp121_2_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:554]   --->   Operation 46 'or' 'or_ln554_2' <Predicate = (!icmp_ln549)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.28ns)   --->   "%or_ln554_3 = or i1 %cmp119, i1 %icmp_ln539_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:554]   --->   Operation 47 'or' 'or_ln554_3' <Predicate = (!icmp_ln549)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pix_val_V_128, i8 %pix_val_V_9_out"   --->   Operation 76 'store' 'store_ln0' <Predicate = (icmp_ln549)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pix_val_V, i8 %pix_val_V_8_out"   --->   Operation 77 'store' 'store_ln0' <Predicate = (icmp_ln549)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = (icmp_ln549)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%pix_val_V_25 = phi i8 %pix_val_V_30, void %if.then122, i8 %pix_val_V_128, void %for.body117.split"   --->   Operation 48 'phi' 'pix_val_V_25' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%pix_val_V_24 = phi i8 %pix_val_V_129, void %if.then122, i8 %pix_val_V, void %for.body117.split"   --->   Operation 49 'phi' 'pix_val_V_24' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.42ns)   --->   "%br_ln554 = br i1 %or_ln554_1, void %for.inc152.1, void %if.then122.1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:554]   --->   Operation 50 'br' 'br_ln554' <Predicate = (!icmp_ln549)> <Delay = 0.42>
ST_3 : Operation 51 [1/1] (1.83ns)   --->   "%img_read_22 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'read' 'img_read_22' <Predicate = (!icmp_ln549 & or_ln554_1)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%pix_val_V_130 = trunc i24 %img_read_22" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'trunc' 'pix_val_V_130' <Predicate = (!icmp_ln549 & or_ln554_1)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%pix_val_V_56 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_22, i32 8, i32 15" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'partselect' 'pix_val_V_56' <Predicate = (!icmp_ln549 & or_ln554_1)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.42ns)   --->   "%br_ln555 = br void %for.inc152.1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:555]   --->   Operation 54 'br' 'br_ln555' <Predicate = (!icmp_ln549 & or_ln554_1)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 1.83>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%pix_val_V_37 = phi i8 %pix_val_V_56, void %if.then122.1, i8 %pix_val_V_25, void %for.inc152"   --->   Operation 55 'phi' 'pix_val_V_37' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%pix_val_V_36 = phi i8 %pix_val_V_130, void %if.then122.1, i8 %pix_val_V_24, void %for.inc152"   --->   Operation 56 'phi' 'pix_val_V_36' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.42ns)   --->   "%br_ln554 = br i1 %or_ln554_2, void %for.inc152.2, void %if.then122.2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:554]   --->   Operation 57 'br' 'br_ln554' <Predicate = (!icmp_ln549)> <Delay = 0.42>
ST_4 : Operation 58 [1/1] (1.83ns)   --->   "%img_read_23 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'read' 'img_read_23' <Predicate = (!icmp_ln549 & or_ln554_2)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%pix_val_V_131 = trunc i24 %img_read_23" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'trunc' 'pix_val_V_131' <Predicate = (!icmp_ln549 & or_ln554_2)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%pix_val_V_76 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_23, i32 8, i32 15" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'partselect' 'pix_val_V_76' <Predicate = (!icmp_ln549 & or_ln554_2)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.42ns)   --->   "%br_ln555 = br void %for.inc152.2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:555]   --->   Operation 61 'br' 'br_ln555' <Predicate = (!icmp_ln549 & or_ln554_2)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 4.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%pix_val_V_55 = phi i8 %pix_val_V_76, void %if.then122.2, i8 %pix_val_V_37, void %for.inc152.1"   --->   Operation 62 'phi' 'pix_val_V_55' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%pix_val_V_54 = phi i8 %pix_val_V_131, void %if.then122.2, i8 %pix_val_V_36, void %for.inc152.1"   --->   Operation 63 'phi' 'pix_val_V_54' <Predicate = (!icmp_ln549)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.42ns)   --->   "%br_ln554 = br i1 %or_ln554_3, void %for.inc152.3, void %if.then122.3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:554]   --->   Operation 64 'br' 'br_ln554' <Predicate = (!icmp_ln549)> <Delay = 0.42>
ST_5 : Operation 65 [1/1] (1.83ns)   --->   "%img_read_24 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 65 'read' 'img_read_24' <Predicate = (!icmp_ln549 & or_ln554_3)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%pix_val_V_132 = trunc i24 %img_read_24" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'trunc' 'pix_val_V_132' <Predicate = (!icmp_ln549 & or_ln554_3)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%pix_val_V_133 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_24, i32 8, i32 15" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 67 'partselect' 'pix_val_V_133' <Predicate = (!icmp_ln549 & or_ln554_3)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.42ns)   --->   "%br_ln555 = br void %for.inc152.3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:555]   --->   Operation 68 'br' 'br_ln555' <Predicate = (!icmp_ln549 & or_ln554_3)> <Delay = 0.42>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%pix_val_V_79 = phi i8 %pix_val_V_133, void %if.then122.3, i8 %pix_val_V_55, void %for.inc152.2"   --->   Operation 69 'phi' 'pix_val_V_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%pix_val_V_78 = phi i8 %pix_val_V_132, void %if.then122.3, i8 %pix_val_V_54, void %for.inc152.2"   --->   Operation 70 'phi' 'pix_val_V_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %pix_val_V_78, i8 %pix_val_V_79, i8 %pix_val_V_54, i8 %pix_val_V_55, i8 %pix_val_V_36, i8 %pix_val_V_37, i8 %pix_val_V_24, i8 %pix_val_V_25"   --->   Operation 71 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.74ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %bytePlanes_plane01, i64 %p_Result_s" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 72 'write' 'write_ln174' <Predicate = true> <Delay = 1.74> <CoreInst = "FIFO_BRAM">   --->   Core 79 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 960> <FIFO>
ST_5 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln549 = store i8 %pix_val_V_79, i8 %pix_val_V_9" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549]   --->   Operation 73 'store' 'store_ln549' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln549 = store i8 %pix_val_V_78, i8 %pix_val_V_8" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549]   --->   Operation 74 'store' 'store_ln549' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln549 = br void %for.body117" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:549]   --->   Operation 75 'br' 'br_ln549' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pix_val_V_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pix_val_V_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln534_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bytePlanes_plane01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ icmp_ln539]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp121_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp121_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub118_cast106]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp121]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pix_val_V_9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pix_val_V_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_1                   (alloca           ) [ 010000]
pix_val_V_8           (alloca           ) [ 011111]
pix_val_V_9           (alloca           ) [ 011111]
cmp121_read           (read             ) [ 000000]
sub118_cast106_read   (read             ) [ 000000]
cmp121_1_read         (read             ) [ 001000]
cmp121_2_read         (read             ) [ 001000]
icmp_ln539_read       (read             ) [ 001000]
trunc_ln534_1_read    (read             ) [ 000000]
pix_val_V_2_read      (read             ) [ 000000]
pix_val_V_3_read      (read             ) [ 000000]
sub118_cast106_cast   (sext             ) [ 000000]
specmemcore_ln0       (specmemcore      ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
x                     (load             ) [ 000000]
icmp_ln549            (icmp             ) [ 011111]
x_6                   (add              ) [ 000000]
br_ln549              (br               ) [ 000000]
zext_ln549            (zext             ) [ 000000]
cmp119                (icmp             ) [ 001000]
or_ln554              (or               ) [ 011111]
store_ln549           (store            ) [ 000000]
pix_val_V             (load             ) [ 001100]
pix_val_V_128         (load             ) [ 001100]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
specpipeline_ln550    (specpipeline     ) [ 000000]
specloopname_ln273    (specloopname     ) [ 000000]
br_ln554              (br               ) [ 001100]
img_read              (read             ) [ 000000]
pix_val_V_129         (trunc            ) [ 001100]
pix_val_V_30          (partselect       ) [ 001100]
br_ln555              (br               ) [ 001100]
or_ln554_1            (or               ) [ 010111]
or_ln554_2            (or               ) [ 010111]
or_ln554_3            (or               ) [ 010111]
pix_val_V_25          (phi              ) [ 010111]
pix_val_V_24          (phi              ) [ 010111]
br_ln554              (br               ) [ 000110]
img_read_22           (read             ) [ 000000]
pix_val_V_130         (trunc            ) [ 000110]
pix_val_V_56          (partselect       ) [ 000110]
br_ln555              (br               ) [ 000110]
pix_val_V_37          (phi              ) [ 010011]
pix_val_V_36          (phi              ) [ 010011]
br_ln554              (br               ) [ 010011]
img_read_23           (read             ) [ 000000]
pix_val_V_131         (trunc            ) [ 010011]
pix_val_V_76          (partselect       ) [ 010011]
br_ln555              (br               ) [ 010011]
pix_val_V_55          (phi              ) [ 010001]
pix_val_V_54          (phi              ) [ 010001]
br_ln554              (br               ) [ 000000]
img_read_24           (read             ) [ 000000]
pix_val_V_132         (trunc            ) [ 000000]
pix_val_V_133         (partselect       ) [ 000000]
br_ln555              (br               ) [ 000000]
pix_val_V_79          (phi              ) [ 000000]
pix_val_V_78          (phi              ) [ 000000]
p_Result_s            (bitconcatenate   ) [ 000000]
write_ln174           (write            ) [ 000000]
store_ln549           (store            ) [ 000000]
store_ln549           (store            ) [ 000000]
br_ln549              (br               ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
ret_ln0               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pix_val_V_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pix_val_V_3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pix_val_V_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pix_val_V_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="trunc_ln534_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln534_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bytePlanes_plane01">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bytePlanes_plane01"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="icmp_ln539">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln539"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cmp121_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp121_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cmp121_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp121_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sub118_cast106">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub118_cast106"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="cmp121">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp121"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="img">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pix_val_V_9_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pix_val_V_9_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pix_val_V_8_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pix_val_V_8_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="x_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="pix_val_V_8_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pix_val_V_8/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="pix_val_V_9_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pix_val_V_9/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="cmp121_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp121_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sub118_cast106_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="13" slack="0"/>
<pin id="100" dir="0" index="1" bw="13" slack="0"/>
<pin id="101" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub118_cast106_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="cmp121_1_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp121_1_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="cmp121_2_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp121_2_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln539_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln539_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="trunc_ln534_1_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="13" slack="0"/>
<pin id="124" dir="0" index="1" bw="13" slack="0"/>
<pin id="125" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln534_1_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="pix_val_V_2_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pix_val_V_2_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="pix_val_V_3_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pix_val_V_3_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="24" slack="0"/>
<pin id="142" dir="0" index="1" bw="24" slack="0"/>
<pin id="143" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_read/2 img_read_22/3 img_read_23/4 img_read_24/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln174_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="0" index="2" bw="64" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/5 "/>
</bind>
</comp>

<comp id="153" class="1005" name="pix_val_V_25_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="1"/>
<pin id="155" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V_25 (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="pix_val_V_25_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="8" slack="1"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_V_25/3 "/>
</bind>
</comp>

<comp id="163" class="1005" name="pix_val_V_24_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="1"/>
<pin id="165" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V_24 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="pix_val_V_24_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="8" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_V_24/3 "/>
</bind>
</comp>

<comp id="173" class="1005" name="pix_val_V_37_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="1"/>
<pin id="175" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V_37 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="pix_val_V_37_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="8" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_V_37/4 "/>
</bind>
</comp>

<comp id="184" class="1005" name="pix_val_V_36_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="1"/>
<pin id="186" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V_36 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="pix_val_V_36_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="8" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_V_36/4 "/>
</bind>
</comp>

<comp id="195" class="1005" name="pix_val_V_55_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="197" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="pix_val_V_55 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="pix_val_V_55_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="8" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_V_55/5 "/>
</bind>
</comp>

<comp id="205" class="1005" name="pix_val_V_54_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="207" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="pix_val_V_54 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="pix_val_V_54_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="8" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_V_54/5 "/>
</bind>
</comp>

<comp id="215" class="1005" name="pix_val_V_79_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="217" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="pix_val_V_79 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="pix_val_V_79_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="8" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_V_79/5 "/>
</bind>
</comp>

<comp id="225" class="1005" name="pix_val_V_78_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="227" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="pix_val_V_78 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="pix_val_V_78_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="8" slack="0"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_V_78/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="24" slack="0"/>
<pin id="238" dir="0" index="2" bw="5" slack="0"/>
<pin id="239" dir="0" index="3" bw="5" slack="0"/>
<pin id="240" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pix_val_V_30/2 pix_val_V_56/3 pix_val_V_76/4 pix_val_V_133/5 "/>
</bind>
</comp>

<comp id="246" class="1005" name="reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="1"/>
<pin id="248" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V_30 pix_val_V_76 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sub118_cast106_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="13" slack="0"/>
<pin id="254" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub118_cast106_cast/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln0_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln0_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="8" slack="0"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln0_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="13" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="x_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="13" slack="0"/>
<pin id="273" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="icmp_ln549_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="13" slack="0"/>
<pin id="276" dir="0" index="1" bw="13" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln549/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="x_6_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="13" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_6/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln549_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="13" slack="0"/>
<pin id="288" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln549/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="cmp119_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="13" slack="0"/>
<pin id="292" dir="0" index="1" bw="13" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp119/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="or_ln554_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln554/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln549_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="13" slack="0"/>
<pin id="304" dir="0" index="1" bw="13" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln549/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="pix_val_V_load_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="1"/>
<pin id="309" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pix_val_V/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="pix_val_V_128_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="1"/>
<pin id="312" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pix_val_V_128/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="pix_val_V_129_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="24" slack="0"/>
<pin id="315" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pix_val_V_129/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="or_ln554_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="0" index="1" bw="1" slack="1"/>
<pin id="320" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln554_1/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="or_ln554_2_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="0" index="1" bw="1" slack="1"/>
<pin id="324" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln554_2/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="or_ln554_3_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="0" index="1" bw="1" slack="1"/>
<pin id="328" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln554_3/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="pix_val_V_130_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="24" slack="0"/>
<pin id="331" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pix_val_V_130/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="pix_val_V_131_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="24" slack="0"/>
<pin id="335" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pix_val_V_131/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="pix_val_V_132_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="24" slack="0"/>
<pin id="339" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pix_val_V_132/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="p_Result_s_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="0"/>
<pin id="344" dir="0" index="1" bw="8" slack="0"/>
<pin id="345" dir="0" index="2" bw="8" slack="0"/>
<pin id="346" dir="0" index="3" bw="8" slack="0"/>
<pin id="347" dir="0" index="4" bw="8" slack="0"/>
<pin id="348" dir="0" index="5" bw="8" slack="1"/>
<pin id="349" dir="0" index="6" bw="8" slack="1"/>
<pin id="350" dir="0" index="7" bw="8" slack="2"/>
<pin id="351" dir="0" index="8" bw="8" slack="2"/>
<pin id="352" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln549_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="8" slack="4"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln549/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln549_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="4"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln549/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln0_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="0" index="1" bw="8" slack="0"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="store_ln0_store_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="0" index="1" bw="8" slack="0"/>
<pin id="382" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="385" class="1005" name="x_1_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="13" slack="0"/>
<pin id="387" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="392" class="1005" name="pix_val_V_8_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pix_val_V_8 "/>
</bind>
</comp>

<comp id="399" class="1005" name="pix_val_V_9_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pix_val_V_9 "/>
</bind>
</comp>

<comp id="406" class="1005" name="cmp121_1_read_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp121_1_read "/>
</bind>
</comp>

<comp id="411" class="1005" name="cmp121_2_read_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp121_2_read "/>
</bind>
</comp>

<comp id="416" class="1005" name="icmp_ln539_read_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln539_read "/>
</bind>
</comp>

<comp id="421" class="1005" name="icmp_ln549_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln549 "/>
</bind>
</comp>

<comp id="425" class="1005" name="cmp119_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="1"/>
<pin id="427" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp119 "/>
</bind>
</comp>

<comp id="432" class="1005" name="or_ln554_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="1"/>
<pin id="434" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln554 "/>
</bind>
</comp>

<comp id="436" class="1005" name="pix_val_V_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="1"/>
<pin id="438" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V "/>
</bind>
</comp>

<comp id="441" class="1005" name="pix_val_V_128_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="1"/>
<pin id="443" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V_128 "/>
</bind>
</comp>

<comp id="446" class="1005" name="pix_val_V_129_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="1"/>
<pin id="448" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V_129 "/>
</bind>
</comp>

<comp id="451" class="1005" name="or_ln554_1_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln554_1 "/>
</bind>
</comp>

<comp id="455" class="1005" name="or_ln554_2_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="2"/>
<pin id="457" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln554_2 "/>
</bind>
</comp>

<comp id="459" class="1005" name="or_ln554_3_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="3"/>
<pin id="461" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln554_3 "/>
</bind>
</comp>

<comp id="463" class="1005" name="pix_val_V_130_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="1"/>
<pin id="465" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V_130 "/>
</bind>
</comp>

<comp id="468" class="1005" name="pix_val_V_56_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="1"/>
<pin id="470" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V_56 "/>
</bind>
</comp>

<comp id="473" class="1005" name="pix_val_V_131_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="1"/>
<pin id="475" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V_131 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="68" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="78" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="162"><net_src comp="156" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="172"><net_src comp="166" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="182"><net_src comp="153" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="183"><net_src comp="176" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="193"><net_src comp="163" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="194"><net_src comp="187" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="204"><net_src comp="173" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="214"><net_src comp="184" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="224"><net_src comp="198" pin="4"/><net_sink comp="218" pin=2"/></net>

<net id="234"><net_src comp="208" pin="4"/><net_sink comp="228" pin=2"/></net>

<net id="241"><net_src comp="70" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="140" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="72" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="74" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="245"><net_src comp="235" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="249"><net_src comp="235" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="255"><net_src comp="98" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="134" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="128" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="50" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="278"><net_src comp="271" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="122" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="271" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="52" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="271" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="252" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="92" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="280" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="316"><net_src comp="140" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="332"><net_src comp="140" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="140" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="140" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="353"><net_src comp="76" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="354"><net_src comp="228" pin="4"/><net_sink comp="342" pin=1"/></net>

<net id="355"><net_src comp="218" pin="4"/><net_sink comp="342" pin=2"/></net>

<net id="356"><net_src comp="208" pin="4"/><net_sink comp="342" pin=3"/></net>

<net id="357"><net_src comp="198" pin="4"/><net_sink comp="342" pin=4"/></net>

<net id="358"><net_src comp="184" pin="1"/><net_sink comp="342" pin=5"/></net>

<net id="359"><net_src comp="173" pin="1"/><net_sink comp="342" pin=6"/></net>

<net id="360"><net_src comp="163" pin="1"/><net_sink comp="342" pin=7"/></net>

<net id="361"><net_src comp="153" pin="1"/><net_sink comp="342" pin=8"/></net>

<net id="362"><net_src comp="342" pin="9"/><net_sink comp="146" pin=2"/></net>

<net id="367"><net_src comp="218" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="228" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="310" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="20" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="307" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="22" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="80" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="391"><net_src comp="385" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="395"><net_src comp="84" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="398"><net_src comp="392" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="402"><net_src comp="88" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="405"><net_src comp="399" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="409"><net_src comp="104" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="414"><net_src comp="110" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="419"><net_src comp="116" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="424"><net_src comp="274" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="290" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="431"><net_src comp="425" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="435"><net_src comp="296" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="307" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="444"><net_src comp="310" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="449"><net_src comp="313" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="454"><net_src comp="317" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="321" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="325" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="329" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="471"><net_src comp="235" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="476"><net_src comp="333" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="208" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bytePlanes_plane01 | {5 }
	Port: pix_val_V_9_out | {2 }
	Port: pix_val_V_8_out | {2 }
 - Input state : 
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5 : pix_val_V_3 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5 : pix_val_V_2 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5 : trunc_ln534_1 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5 : icmp_ln539 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5 : cmp121_2 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5 : cmp121_1 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5 : sub118_cast106 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5 : cmp121 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5 : img | {2 3 4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		x : 1
		icmp_ln549 : 2
		x_6 : 2
		br_ln549 : 3
		zext_ln549 : 2
		cmp119 : 3
		or_ln554 : 4
		store_ln549 : 3
	State 2
		store_ln0 : 1
		store_ln0 : 1
	State 3
	State 4
	State 5
		pix_val_V_79 : 1
		pix_val_V_78 : 1
		p_Result_s : 2
		write_ln174 : 3
		store_ln549 : 2
		store_ln549 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln549_fu_274       |    0    |    12   |
|          |          cmp119_fu_290         |    0    |    12   |
|----------|--------------------------------|---------|---------|
|    add   |           x_6_fu_280           |    0    |    20   |
|----------|--------------------------------|---------|---------|
|          |         or_ln554_fu_296        |    0    |    2    |
|    or    |        or_ln554_1_fu_317       |    0    |    2    |
|          |        or_ln554_2_fu_321       |    0    |    2    |
|          |        or_ln554_3_fu_325       |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |     cmp121_read_read_fu_92     |    0    |    0    |
|          | sub118_cast106_read_read_fu_98 |    0    |    0    |
|          |    cmp121_1_read_read_fu_104   |    0    |    0    |
|          |    cmp121_2_read_read_fu_110   |    0    |    0    |
|   read   |   icmp_ln539_read_read_fu_116  |    0    |    0    |
|          | trunc_ln534_1_read_read_fu_122 |    0    |    0    |
|          |  pix_val_V_2_read_read_fu_128  |    0    |    0    |
|          |  pix_val_V_3_read_read_fu_134  |    0    |    0    |
|          |         grp_read_fu_140        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |    write_ln174_write_fu_146    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|           grp_fu_235           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   sext   |   sub118_cast106_cast_fu_252   |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |        zext_ln549_fu_286       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |      pix_val_V_129_fu_313      |    0    |    0    |
|   trunc  |      pix_val_V_130_fu_329      |    0    |    0    |
|          |      pix_val_V_131_fu_333      |    0    |    0    |
|          |      pix_val_V_132_fu_337      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|        p_Result_s_fu_342       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    52   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     cmp119_reg_425    |    1   |
| cmp121_1_read_reg_406 |    1   |
| cmp121_2_read_reg_411 |    1   |
|icmp_ln539_read_reg_416|    1   |
|   icmp_ln549_reg_421  |    1   |
|   or_ln554_1_reg_451  |    1   |
|   or_ln554_2_reg_455  |    1   |
|   or_ln554_3_reg_459  |    1   |
|    or_ln554_reg_432   |    1   |
| pix_val_V_128_reg_441 |    8   |
| pix_val_V_129_reg_446 |    8   |
| pix_val_V_130_reg_463 |    8   |
| pix_val_V_131_reg_473 |    8   |
|  pix_val_V_24_reg_163 |    8   |
|  pix_val_V_25_reg_153 |    8   |
|  pix_val_V_36_reg_184 |    8   |
|  pix_val_V_37_reg_173 |    8   |
|  pix_val_V_54_reg_205 |    8   |
|  pix_val_V_55_reg_195 |    8   |
|  pix_val_V_56_reg_468 |    8   |
|  pix_val_V_78_reg_225 |    8   |
|  pix_val_V_79_reg_215 |    8   |
|  pix_val_V_8_reg_392  |    8   |
|  pix_val_V_9_reg_399  |    8   |
|   pix_val_V_reg_436   |    8   |
|        reg_246        |    8   |
|      x_1_reg_385      |   13   |
+-----------------------+--------+
|         Total         |   158  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   52   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   158  |    -   |
+-----------+--------+--------+
|   Total   |   158  |   52   |
+-----------+--------+--------+
