Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'pacman_top'

Design Information
------------------
Command Line   : map -filter
E:/jammaZX1/arcades/pacman/pacman/iseconfig/filter.filter -intstyle ise -p
xc6slx25-ftg256-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication
off -r 4 -global_opt off -mt 2 -detail -ir off -pr off -lc off -power off -o
pacman_top_map.ncd pacman_top.ngd pacman_top.pcf 
Target Device  : xc6slx25
Target Package : ftg256
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Tue Feb 02 12:53:41 2021

Design Summary
--------------
Number of errors:      0
Number of warnings:    1
Slice Logic Utilization:
  Number of Slice Registers:                   632 out of  30,064    2%
    Number used as Flip Flops:                 632
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      1,876 out of  15,032   12%
    Number used as logic:                    1,809 out of  15,032   12%
      Number using O6 output only:           1,485
      Number using O5 output only:              69
      Number using O5 and O6:                  255
      Number used as ROM:                        0
    Number used as Memory:                      59 out of   3,664    1%
      Number used as Dual Port RAM:             58
        Number using O6 output only:            10
        Number using O5 output only:            10
        Number using O5 and O6:                 38
      Number used as Single Port RAM:            0
      Number used as Shift Register:             1
        Number using O6 output only:             1
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:      8
      Number with same-slice register load:      0
      Number with same-slice carry load:         8
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   657 out of   3,758   17%
  Number of MUXCYs used:                       228 out of   7,516    3%
  Number of LUT Flip Flop pairs used:        1,980
    Number with an unused Flip Flop:         1,371 out of   1,980   69%
    Number with an unused LUT:                 104 out of   1,980    5%
    Number of fully used LUT-FF pairs:         505 out of   1,980   25%
    Number of unique control sets:              89
    Number of slice register sites lost
      to control set restrictions:             431 out of  30,064    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        51 out of     186   27%
    Number of LOCed IOBs:                       51 out of      51  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                        17 out of      52   32%
  Number of RAMB8BWERs:                          0 out of     104    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       5 out of      16   31%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     272    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     272    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     272    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     160    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      38    0%
  Number of ICAPs:                               1 out of       1  100%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.47

Peak Memory Usage:  422 MB
Total REAL time to MAP completion:  22 secs 
Total CPU time to MAP completion (all processors):   22 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing
   constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE
   (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays
   alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the
   environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE,
   consult the Xilinx Command Line Tools User Guide "TRACE" chapter.

Section 3 - Informational
-------------------------
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
INFO:LIT:243 - Logical network sram_data<7>_IBUF has no load.
INFO:LIT:243 - Logical network sram_data<6>_IBUF has no load.
INFO:LIT:243 - Logical network sram_data<5>_IBUF has no load.
INFO:LIT:243 - Logical network sram_data<4>_IBUF has no load.
INFO:LIT:243 - Logical network sram_data<3>_IBUF has no load.
INFO:LIT:243 - Logical network sram_data<2>_IBUF has no load.
INFO:LIT:243 - Logical network pm/sprite_xy_ram[7].inst/SPO has no load.
INFO:LIT:243 - Logical network pm/sprite_xy_ram[6].inst/SPO has no load.
INFO:LIT:243 - Logical network pm/sprite_xy_ram[5].inst/SPO has no load.
INFO:LIT:243 - Logical network pm/sprite_xy_ram[4].inst/SPO has no load.
INFO:LIT:243 - Logical network pm/sprite_xy_ram[3].inst/SPO has no load.
INFO:LIT:243 - Logical network pm/sprite_xy_ram[2].inst/SPO has no load.
INFO:LIT:243 - Logical network pm/sprite_xy_ram[1].inst/SPO has no load.
INFO:LIT:243 - Logical network pm/sprite_xy_ram[0].inst/SPO has no load.
INFO:LIT:243 - Logical network pm/u_cpu/u0/Regs/bG1[7].Reg2L/SPO has no load.
INFO:LIT:243 - Logical network pm/u_cpu/u0/Regs/bG1[7].Reg2H/SPO has no load.
INFO:LIT:243 - Logical network pm/u_cpu/u0/Regs/bG1[6].Reg2L/SPO has no load.
INFO:LIT:243 - Logical network pm/u_cpu/u0/Regs/bG1[6].Reg2H/SPO has no load.
INFO:LIT:243 - Logical network pm/u_cpu/u0/Regs/bG1[5].Reg2L/SPO has no load.
INFO:LIT:243 - Logical network pm/u_cpu/u0/Regs/bG1[5].Reg2H/SPO has no load.
INFO:LIT:243 - Logical network pm/u_cpu/u0/Regs/bG1[4].Reg2L/SPO has no load.
INFO:LIT:243 - Logical network pm/u_cpu/u0/Regs/bG1[4].Reg2H/SPO has no load.
INFO:LIT:243 - Logical network pm/u_cpu/u0/Regs/bG1[3].Reg2L/SPO has no load.
INFO:LIT:243 - Logical network pm/u_cpu/u0/Regs/bG1[3].Reg2H/SPO has no load.
INFO:LIT:243 - Logical network pm/u_cpu/u0/Regs/bG1[2].Reg2L/SPO has no load.
INFO:LIT:243 - Logical network pm/u_cpu/u0/Regs/bG1[2].Reg2H/SPO has no load.
INFO:LIT:243 - Logical network pm/u_cpu/u0/Regs/bG1[1].Reg2L/SPO has no load.
INFO:LIT:243 - Logical network pm/u_cpu/u0/Regs/bG1[1].Reg2H/SPO has no load.
INFO:LIT:243 - Logical network pm/u_cpu/u0/Regs/bG1[0].Reg2L/SPO has no load.
INFO:LIT:243 - Logical network pm/u_cpu/u0/Regs/bG1[0].Reg2H/SPO has no load.
INFO:LIT:243 - Logical network pm/u_audio/frq_ram[3].inst/SPO has no load.
INFO:LIT:243 - Logical network pm/u_audio/frq_ram[2].inst/SPO has no load.
INFO:LIT:243 - Logical network pm/u_audio/frq_ram[1].inst/SPO has no load.
INFO:LIT:243 - Logical network pm/u_audio/frq_ram[0].inst/SPO has no load.
INFO:LIT:243 - Logical network pm/u_audio/vol_ram[3].inst/SPO has no load.
INFO:LIT:243 - Logical network pm/u_audio/vol_ram[2].inst/SPO has no load.
INFO:LIT:243 - Logical network pm/u_audio/vol_ram[1].inst/SPO has no load.
INFO:LIT:243 - Logical network pm/u_audio/vol_ram[0].inst/SPO has no load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:159 - Net Timing constraints on signal clk50mhz are pushed forward
   through input buffer.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   3 block(s) removed
   2 block(s) optimized away
   2 signal(s) removed
  77 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "ioclk_buf" (BUFPLL) removed.
 The signal "pllclk0" is loadless and has been removed.
Loadless block "synchro_reset/use_fdp.fdb" (FF) removed.
 The signal "synchro_reset/temp" is loadless and has been removed.
  Loadless block "synchro_reset/use_fdp.fda" (FF) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

Redundant Block(s):
TYPE 		BLOCK
LUT1 		Mcount_delay_count_cy<1>_rt
LUT1 		Mcount_delay_count_cy<2>_rt
LUT1 		Mcount_delay_count_cy<3>_rt
LUT1 		pm/Mcount_vcnt_cy<7>_rt
LUT1 		pm/Mcount_vcnt_cy<6>_rt
LUT1 		pm/Mcount_vcnt_cy<5>_rt
LUT1 		pm/Mcount_vcnt_cy<4>_rt
LUT1 		pm/Mcount_vcnt_cy<3>_rt
LUT1 		pm/Mcount_vcnt_cy<2>_rt
LUT1 		pm/Mcount_vcnt_cy<1>_rt
LUT1 		pm/Mcount_hcnt_cy<7>_rt
LUT1 		pm/Mcount_hcnt_cy<6>_rt
LUT1 		pm/Mcount_hcnt_cy<5>_rt
LUT1 		pm/Mcount_hcnt_cy<4>_rt
LUT1 		pm/Mcount_hcnt_cy<3>_rt
LUT1 		pm/Mcount_hcnt_cy<2>_rt
LUT1 		pm/Mcount_hcnt_cy<1>_rt
LUT1 		pm/u_cpu/u0/Msub_GND_17_o_GND_17_o_sub_74_OUT<15:0>_cy<1>_rt
LUT1 		pm/u_cpu/u0/Madd_PC[15]_GND_17_o_add_70_OUT_cy<1>_rt
LUT1 		pm/u_cpu/u0/Madd_PC[15]_GND_17_o_add_70_OUT_cy<14>_rt
LUT1 		pm/u_cpu/u0/Madd_PC[15]_GND_17_o_add_70_OUT_cy<13>_rt
LUT1 		pm/u_cpu/u0/Madd_PC[15]_GND_17_o_add_70_OUT_cy<12>_rt
LUT1 		pm/u_cpu/u0/Madd_PC[15]_GND_17_o_add_70_OUT_cy<11>_rt
LUT1 		pm/u_cpu/u0/Madd_PC[15]_GND_17_o_add_70_OUT_cy<10>_rt
LUT1 		pm/u_cpu/u0/Madd_PC[15]_GND_17_o_add_70_OUT_cy<9>_rt
LUT1 		pm/u_cpu/u0/Madd_PC[15]_GND_17_o_add_70_OUT_cy<8>_rt
LUT1 		pm/u_cpu/u0/Madd_PC[15]_GND_17_o_add_70_OUT_cy<7>_rt
LUT1 		pm/u_cpu/u0/Madd_PC[15]_GND_17_o_add_70_OUT_cy<6>_rt
LUT1 		pm/u_cpu/u0/Madd_PC[15]_GND_17_o_add_70_OUT_cy<5>_rt
LUT1 		pm/u_cpu/u0/Madd_PC[15]_GND_17_o_add_70_OUT_cy<4>_rt
LUT1 		pm/u_cpu/u0/Madd_PC[15]_GND_17_o_add_70_OUT_cy<3>_rt
LUT1 		pm/u_cpu/u0/Madd_PC[15]_GND_17_o_add_70_OUT_cy<2>_rt
LUT1 		pm/u_cpu/u0/Madd_TmpAddr[15]_GND_17_o_add_46_OUT_cy<14>_rt
LUT1 		pm/u_cpu/u0/Madd_TmpAddr[15]_GND_17_o_add_46_OUT_cy<13>_rt
LUT1 		pm/u_cpu/u0/Madd_TmpAddr[15]_GND_17_o_add_46_OUT_cy<12>_rt
LUT1 		pm/u_cpu/u0/Madd_TmpAddr[15]_GND_17_o_add_46_OUT_cy<11>_rt
LUT1 		pm/u_cpu/u0/Madd_TmpAddr[15]_GND_17_o_add_46_OUT_cy<10>_rt
LUT1 		pm/u_cpu/u0/Madd_TmpAddr[15]_GND_17_o_add_46_OUT_cy<9>_rt
LUT1 		pm/u_cpu/u0/Madd_TmpAddr[15]_GND_17_o_add_46_OUT_cy<8>_rt
LUT1 		pm/u_cpu/u0/Madd_TmpAddr[15]_GND_17_o_add_46_OUT_cy<7>_rt
LUT1 		pm/u_cpu/u0/Madd_TmpAddr[15]_GND_17_o_add_46_OUT_cy<6>_rt
LUT1 		pm/u_cpu/u0/Madd_TmpAddr[15]_GND_17_o_add_46_OUT_cy<5>_rt
LUT1 		pm/u_cpu/u0/Madd_TmpAddr[15]_GND_17_o_add_46_OUT_cy<4>_rt
LUT1 		pm/u_cpu/u0/Madd_TmpAddr[15]_GND_17_o_add_46_OUT_cy<3>_rt
LUT1 		pm/u_cpu/u0/Madd_TmpAddr[15]_GND_17_o_add_46_OUT_cy<2>_rt
LUT1 		pm/u_cpu/u0/Madd_TmpAddr[15]_GND_17_o_add_46_OUT_cy<1>_rt
LUT1 		pm/u_dblscan/Mcount_hpos_i_cy<7>_rt
LUT1 		pm/u_dblscan/Mcount_hpos_i_cy<6>_rt
LUT1 		pm/u_dblscan/Mcount_hpos_i_cy<5>_rt
LUT1 		pm/u_dblscan/Mcount_hpos_i_cy<4>_rt
LUT1 		pm/u_dblscan/Mcount_hpos_i_cy<3>_rt
LUT1 		pm/u_dblscan/Mcount_hpos_i_cy<2>_rt
LUT1 		pm/u_dblscan/Mcount_hpos_i_cy<1>_rt
LUT1 		pm/u_dblscan/Mcount_hpos_o_cy<7>_rt
LUT1 		pm/u_dblscan/Mcount_hpos_o_cy<6>_rt
LUT1 		pm/u_dblscan/Mcount_hpos_o_cy<5>_rt
LUT1 		pm/u_dblscan/Mcount_hpos_o_cy<4>_rt
LUT1 		pm/u_dblscan/Mcount_hpos_o_cy<3>_rt
LUT1 		pm/u_dblscan/Mcount_hpos_o_cy<2>_rt
LUT1 		pm/u_dblscan/Mcount_hpos_o_cy<1>_rt
LUT1 		audio_i2s/Mcount_tcount_cy<8>_rt
LUT1 		audio_i2s/Mcount_tcount_cy<7>_rt
LUT1 		audio_i2s/Mcount_tcount_cy<6>_rt
LUT1 		audio_i2s/Mcount_tcount_cy<5>_rt
LUT1 		audio_i2s/Mcount_tcount_cy<4>_rt
LUT1 		audio_i2s/Mcount_tcount_cy<3>_rt
LUT1 		audio_i2s/Mcount_tcount_cy<2>_rt
LUT1 		audio_i2s/Mcount_tcount_cy<1>_rt
LUT1 		Mcount_delay_count_xor<4>_rt
LUT1 		pm/Mcount_vcnt_xor<8>_rt
LUT1 		pm/Mcount_hcnt_xor<8>_rt
LUT1 		pm/u_cpu/u0/Madd_PC[15]_GND_17_o_add_70_OUT_xor<15>_rt
LUT1 		pm/u_cpu/u0/Madd_TmpAddr[15]_GND_17_o_add_46_OUT_xor<15>_rt
LUT1 		pm/u_dblscan/Mcount_hpos_i_xor<8>_rt
LUT1 		pm/u_dblscan/Mcount_hpos_o_xor<8>_rt
LUT1 		audio_i2s/Mcount_tcount_xor<9>_rt
LUT1 		pm/u_video/Madd_n0111_cy<0>_rt

Section 11 - Timing Report
--------------------------
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* PERIOD analysis for net "pllclk1" derived | SETUP       |    31.354ns|     9.646ns|       0|           0
   from  NET "clk50mhz_IBUF" PERIOD = 20 ns | HOLD        |     0.059ns|            |       0|           0
   HIGH 50%  multiplied by 2.05 to 41 nS    | MINPERIOD   |    -9.000ns|    50.000ns|       1|        9000
----------------------------------------------------------------------------------------------------------
* PERIOD analysis for net "pllclk2" derived | SETUP       |    -0.648ns|    32.960ns|      37|       10852
   from  NET "clk50mhz_IBUF" PERIOD = 20 ns | HOLD        |     0.218ns|            |       0|           0
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "clk50mhz_IBUF" PERIOD = 20 ns HIGH 5 | MINLOWPULSE |    15.000ns|     5.000ns|       0|           0
  0%                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for clk50mhz_IBUF
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk50mhz_IBUF                  |     20.000ns|      5.000ns|     32.960ns|            0|           38|            0|      2524327|
| pllclk1                       |     41.000ns|     50.000ns|          N/A|            1|            0|      2524069|            0|
| pllclk2                       |     20.000ns|     32.960ns|          N/A|           37|            0|          258|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.



Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| JOY_CLK                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| JOY_DATA                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| JOY_LOAD                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED                                | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LRCLK                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SCLK                               | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SDIN                               | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| audio_l                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| audio_r                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| blue<0>                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| blue<1>                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| blue<2>                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| clk50mhz                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| green<0>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| green<1>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| green<2>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hsync                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ps2_clk                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| ps2_data                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| red<0>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| red<1>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| red<2>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sram_addr<0>                       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sram_addr<1>                       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sram_addr<2>                       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sram_addr<3>                       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sram_addr<4>                       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sram_addr<5>                       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sram_addr<6>                       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sram_addr<7>                       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sram_addr<8>                       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sram_addr<9>                       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sram_addr<10>                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sram_addr<11>                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sram_addr<12>                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sram_addr<13>                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sram_addr<14>                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sram_addr<15>                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sram_addr<16>                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sram_addr<17>                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sram_addr<18>                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sram_data<0>                       | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sram_data<1>                       | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sram_data<2>                       | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sram_data<3>                       | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sram_data<4>                       | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sram_data<5>                       | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sram_data<6>                       | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sram_data<7>                       | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sram_we_n                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vsync                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
PLL_ADV "PLL_OSERDES/PLL_ADV":
BANDWIDTH:OPTIMIZED
CLK_FEEDBACK:CLKFBOUT
COMPENSATION:INTERNAL
PLL_ADD_LEAKAGE:2
PLL_AVDD_COMP_SET:2
PLL_CLAMP_BYPASS:FALSE
PLL_CLAMP_REF_SEL:1
PLL_CLK0MX:0
PLL_CLK1MX:0
PLL_CLK2MX:0
PLL_CLK3MX:0
PLL_CLK4MX:0
PLL_CLK5MX:0
PLL_CLKBURST_CNT:0
PLL_CLKBURST_ENABLE:TRUE
PLL_CLKCNTRL:0
PLL_CLKFBMX:0
PLL_CLKFBOUT2_EDGE:TRUE
PLL_CLKFBOUT2_NOCOUNT:TRUE
PLL_CLKFBOUT_EDGE:TRUE
PLL_CLKFBOUT_EN:FALSE
PLL_CLKFBOUT_NOCOUNT:TRUE
PLL_CLKOUT0_EDGE:TRUE
PLL_CLKOUT0_EN:FALSE
PLL_CLKOUT0_NOCOUNT:TRUE
PLL_CLKOUT1_EDGE:TRUE
PLL_CLKOUT1_EN:FALSE
PLL_CLKOUT1_NOCOUNT:TRUE
PLL_CLKOUT2_EDGE:TRUE
PLL_CLKOUT2_EN:FALSE
PLL_CLKOUT2_NOCOUNT:TRUE
PLL_CLKOUT3_EDGE:TRUE
PLL_CLKOUT3_EN:FALSE
PLL_CLKOUT3_NOCOUNT:TRUE
PLL_CLKOUT4_EDGE:TRUE
PLL_CLKOUT4_EN:FALSE
PLL_CLKOUT4_NOCOUNT:TRUE
PLL_CLKOUT5_EDGE:TRUE
PLL_CLKOUT5_EN:FALSE
PLL_CLKOUT5_NOCOUNT:TRUE
PLL_CLK_LOST_DETECT:FALSE
PLL_CP:1
PLL_CP_BIAS_TRIP_SHIFT:TRUE
PLL_CP_REPL:1
PLL_CP_RES:0
PLL_DIRECT_PATH_CNTRL:TRUE
PLL_DIVCLK_EDGE:TRUE
PLL_DIVCLK_NOCOUNT:TRUE
PLL_DVDD_COMP_SET:2
PLL_EN:FALSE
PLL_EN_DLY:TRUE
PLL_EN_LEAKAGE:2
PLL_EN_TCLK0:TRUE
PLL_EN_TCLK1:TRUE
PLL_EN_TCLK2:TRUE
PLL_EN_TCLK3:TRUE
PLL_EN_VCO0:FALSE
PLL_EN_VCO1:FALSE
PLL_EN_VCO2:FALSE
PLL_EN_VCO3:FALSE
PLL_EN_VCO4:FALSE
PLL_EN_VCO5:FALSE
PLL_EN_VCO6:FALSE
PLL_EN_VCO7:FALSE
PLL_EN_VCO_DIV1:FALSE
PLL_EN_VCO_DIV6:TRUE
PLL_INTFB:0
PLL_IO_CLKSRC:0
PLL_LFHF:3
PLL_LOCK_FB_DLY:3
PLL_LOCK_REF_DLY:5
PLL_MAN_LF_EN:TRUE
PLL_NBTI_EN:TRUE
PLL_PFD_CNTRL:8
PLL_PFD_DLY:1
PLL_PWRD_CFG:FALSE
PLL_REG_INPUT:TRUE
PLL_RES:1
PLL_SEL_SLIPD:FALSE
PLL_SKEW_CNTRL:0
PLL_TEST_IN_WINDOW:FALSE
PLL_VDD_SEL:0
PLL_VLFHIGH_DIS:TRUE
CLKFBOUT_MULT = 20
CLKFBOUT_PHASE = 0.0
CLKIN1_PERIOD = 20
CLKIN2_PERIOD = 20
CLKOUT0_DIVIDE = 4
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 41
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 0.0
CLKOUT2_DIVIDE = 20
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 0.0
CLKOUT3_DIVIDE = 1
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 0.0
CLKOUT4_DIVIDE = 1
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 0.0
CLKOUT5_DIVIDE = 1
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
DIVCLK_DIVIDE = 1
REF_JITTER = 0.1



Section 12 - Control Set Information
------------------------------------
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal         | Reset Signal                                   | Set Signal | Enable Signal                               | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| delay_count_0_BUFG   |                                                |            |                                             | 7                | 12             |
| delay_count_0_BUFG   |                                                |            | pm/u_dblscan/GND_135_o_GND_135_o_equal_17_o | 1                | 1              |
| delay_count_0_BUFG   | pm/u_dblscan/I_HSYNC_hpos_o[8]_OR_411_o        |            |                                             | 3                | 9              |
| delay_count_0_BUFG   | pm/u_dblscan/I_VSYNC_ovs_t1_AND_297_o          |            | pm/u_dblscan/_n0100_inv                     | 1                | 3              |
| delay_count_0_BUFG   | pm/u_dblscan/vs_cnt<2>                         |            |                                             | 1                | 1              |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| delay_count_4_BUFG   |                                                |            |                                             | 1                | 1              |
| delay_count_4_BUFG   |                                                |            | Mcount_joy_count_xor<4>13                   | 1                | 1              |
| delay_count_4_BUFG   |                                                |            | _n0185                                      | 1                | 1              |
| delay_count_4_BUFG   |                                                |            | _n0196                                      | 1                | 1              |
| delay_count_4_BUFG   |                                                |            | _n0205                                      | 1                | 1              |
| delay_count_4_BUFG   |                                                |            | _n0215                                      | 1                | 1              |
| delay_count_4_BUFG   |                                                |            | _n0224                                      | 1                | 1              |
| delay_count_4_BUFG   |                                                |            | _n0229                                      | 1                | 1              |
| delay_count_4_BUFG   |                                                |            | _n0238                                      | 1                | 1              |
| delay_count_4_BUFG   |                                                |            | _n0241                                      | 1                | 1              |
| delay_count_4_BUFG   |                                                |            | _n0250                                      | 1                | 1              |
| delay_count_4_BUFG   |                                                |            | _n0255                                      | 1                | 1              |
| delay_count_4_BUFG   |                                                |            | _n0259                                      | 1                | 1              |
| delay_count_4_BUFG   |                                                |            | _n0264                                      | 1                | 1              |
| delay_count_4_BUFG   |                                                |            | _n0279                                      | 1                | 1              |
| delay_count_4_BUFG   | joy_count[4]_PWR_1_o_equal_9_o                 |            |                                             | 2                | 5              |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ena_6_BUFG           |                                                |            |                                             | 2                | 2              |
| ena_6_BUFG           |                                                |            | pm/u_dblscan/I_HSYNC_ihs_t1_AND_293_o       | 3                | 9              |
| ena_6_BUFG           | pm/u_dblscan/I_HSYNC_ihs_t1_AND_293_o          |            |                                             | 3                | 9              |
| ena_6_BUFG           | pm/u_dblscan/I_VSYNC_ivs_t1_AND_294_o          |            | pm/u_dblscan/I_HSYNC_ihs_t1_AND_293_o       | 1                | 1              |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| pclk                 |                                                |            |                                             | 22               | 71             |
| pclk                 |                                                |            | ena_6                                       | 22               | 54             |
| pclk                 |                                                |            | keyb/_n01631                                | 6                | 13             |
| pclk                 |                                                |            | keyb/_n0236_inv                             | 1                | 1              |
| pclk                 |                                                |            | keyb/_n0249_inv                             | 1                | 1              |
| pclk                 |                                                |            | keyb/_n0259_inv                             | 1                | 1              |
| pclk                 |                                                |            | keyb/_n0269_inv                             | 1                | 1              |
| pclk                 |                                                |            | keyb/_n0290_inv                             | 1                | 1              |
| pclk                 |                                                |            | keyb/ps2/_n0081_inv                         | 3                | 9              |
| pclk                 |                                                |            | keyb/ps2/_n0094_inv                         | 2                | 8              |
| pclk                 |                                                |            | pm/_n0353_inv                               | 2                | 8              |
| pclk                 |                                                |            | pm/_n0357_inv                               | 3                | 8              |
| pclk                 |                                                |            | pm/hcnt[0]_ena_6_AND_102_o                  | 12               | 25             |
| pclk                 |                                                |            | pm/sync_bus_r_w_l_cpu_addr[15]_AND_115_o    | 2                | 16             |
| pclk                 |                                                |            | pm/u_audio/frq_ram_wen                      | 1                | 8              |
| pclk                 |                                                |            | pm/u_audio/vol_ram_wen                      | 2                | 8              |
| pclk                 |                                                |            | pm/u_cpu/u0/Regs/ENH                        | 7                | 32             |
| pclk                 |                                                |            | pm/u_cpu/u0/Regs/ENL                        | 5                | 32             |
| pclk                 |                                                |            | pm/u_cpu/u0/_n1902_inv                      | 1                | 1              |
| pclk                 |                                                |            | pm/u_cpu/u0/_n1926_inv                      | 8                | 8              |
| pclk                 |                                                |            | pm/u_video/I_HCNT[2]_ENA_6_AND_139_o        | 6                | 14             |
| pclk                 |                                                |            | pm/u_video/_n0175_inv                       | 4                | 8              |
| pclk                 | keyb/_n0163                                    |            | keyb/_n01631                                | 1                | 1              |
| pclk                 | keyb/_n0173                                    |            | keyb/_n01631                                | 1                | 1              |
| pclk                 | keyb/_n0183                                    |            | keyb/_n01631                                | 1                | 1              |
| pclk                 | keyb/ps2/Mmux_GND_155_o_ps2_clk_in_MUX_798_o11 |            |                                             | 1                | 1              |
| pclk                 | keyb/ps2/PWR_45_o_clk_filter[7]_equal_1_o      |            |                                             | 1                | 1              |
| pclk                 | keyb/ps2/_n0068                                |            | keyb/ps2/_n0099_inv                         | 1                | 4              |
| pclk                 | keyb/ps2/_n0070                                |            | keyb/ps2/_n0103_inv                         | 1                | 1              |
| pclk                 | keyb/ps2/clk_edge_inv                          |            |                                             | 1                | 1              |
| pclk                 | pll_lckd_inv                                   |            |                                             | 2                | 5              |
| pclk                 | pm/_n0311                                      |            |                                             | 1                | 1              |
| pclk                 | pm/_n0315                                      |            |                                             | 1                | 1              |
| pclk                 | pm/_n0325                                      |            |                                             | 1                | 1              |
| pclk                 | pm/_n0327                                      |            | pm/_n0338                                   | 1                | 4              |
| pclk                 | pm/_n0329                                      |            | pm/_n0367_inv                               | 1                | 3              |
| pclk                 | pm/_n0345                                      |            | pm/_n0334                                   | 3                | 9              |
| pclk                 | pm/_n0347                                      |            | ena_6                                       | 3                | 9              |
| pclk                 | pm/scan_converter_mode_inv                     |            |                                             | 1                | 1              |
| pclk                 | pm/u_audio/_n0065                              |            | pm/u_audio/_n0075_inv                       | 3                | 8              |
| pclk                 | pm/u_audio/_n0069                              |            | pm/u_audio/_n0083_inv                       | 2                | 6              |
| pclk                 | pm/u_cpu/RESET_n_inv                           |            |                                             | 3                | 3              |
| pclk                 | pm/u_cpu/RESET_n_inv                           |            | pm/hcnt[0]_ena_6_AND_102_o                  | 42               | 89             |
| pclk                 | pm/u_cpu/RESET_n_inv                           |            | pm/u_cpu/_n0068_inv                         | 3                | 8              |
| pclk                 | pm/u_cpu/RESET_n_inv                           |            | pm/u_cpu/u0/_n1040_inv                      | 1                | 1              |
| pclk                 | pm/u_cpu/RESET_n_inv                           |            | pm/u_cpu/u0/_n1071_inv                      | 1                | 1              |
| pclk                 | pm/u_cpu/RESET_n_inv                           |            | pm/u_cpu/u0/_n1101_inv1                     | 7                | 17             |
| pclk                 | pm/u_cpu/RESET_n_inv                           |            | pm/u_cpu/u0/_n1618_inv                      | 4                | 16             |
| pclk                 | pm/u_cpu/RESET_n_inv                           |            | pm/u_cpu/u0/_n1701_inv                      | 4                | 8              |
| pclk                 | pm/u_cpu/RESET_n_inv                           |            | pm/u_cpu/u0/_n1701_inv1                     | 1                | 1              |
| pclk                 | pm/u_cpu/RESET_n_inv                           |            | pm/u_cpu/u0/_n1715_inv                      | 7                | 16             |
| pclk                 | pm/u_cpu/RESET_n_inv                           |            | pm/u_cpu/u0/_n1779_inv                      | 13               | 42             |
| pclk                 | pm/u_cpu/RESET_n_inv                           |            | pm/u_cpu/u0/_n1791_inv                      | 3                | 8              |
| pclk                 | pm/u_cpu/RESET_n_inv                           |            | pm/u_cpu/u0/_n1801_inv                      | 2                | 8              |
| pclk                 | pm/u_cpu/RESET_n_inv                           |            | pm/u_cpu/u0/_n1818_inv                      | 2                | 4              |
| pclk                 | pm/u_cpu/RESET_n_inv                           |            | pm/u_cpu/u0/_n1833_inv                      | 1                | 2              |
| pclk                 | pm/u_cpu/RESET_n_inv                           |            | pm/u_cpu/u0/_n1836_inv                      | 1                | 2              |
| pclk                 | pm/u_cpu/RESET_n_inv                           |            | pm/u_cpu/u0/_n1851_inv                      | 4                | 8              |
| pclk                 | pm/u_cpu/u0/_n0983                             |            | pm/hcnt[0]_ena_6_AND_102_o                  | 3                | 8              |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| pclkx2               |                                                |            |                                             | 3                | 10             |
| pclkx2               | audio_i2s/GND_160_o_tcount[9]_LessThan_1_o_inv |            |                                             | 1                | 1              |
| pclkx2               | audio_i2s/PWR_49_o_tcount[9]_LessThan_3_o_inv  |            |                                             | 1                | 1              |
| pclkx2               | resetHW                                        |            |                                             | 4                | 11             |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~audio_i2s/tcount<4> |                                                |            |                                             | 2                | 10             |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module               | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48A1 | BUFG  | BUFIO | BUFR  | DCM   | PLL_ADV   | Full Hierarchical Name                        |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| pacman_top/          |           | 26/824        | 25/632        | 21/1876       | 0/59          | 0/17      | 0/0     | 5/5   | 0/0   | 0/0   | 0/0   | 1/1       | pacman_top                                    |
| +audio_i2s           |           | 5/7           | 12/22         | 14/21         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | pacman_top/audio_i2s                          |
| ++dac                |           | 2/2           | 10/10         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | pacman_top/audio_i2s/dac                      |
| +el_multiboot        |           | 2/6           | 6/28          | 1/17          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | pacman_top/el_multiboot                       |
| ++multiboot          |           | 4/4           | 22/22         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | pacman_top/el_multiboot/multiboot             |
| +keyb                |           | 27/41         | 21/54         | 76/90         | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | pacman_top/keyb                               |
| ++ps2                |           | 14/14         | 33/33         | 14/14         | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | pacman_top/keyb/ps2                           |
| +pm                  |           | 55/744        | 68/503        | 120/1727      | 8/58          | 0/17      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | pacman_top/pm                                 |
| ++u_audio            |           | 19/26         | 22/22         | 39/44         | 10/10         | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | pacman_top/pm/u_audio                         |
| +++audio_rom_1m      |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | pacman_top/pm/u_audio/audio_rom_1m            |
| +++u_volume_mul      |           | 0/7           | 0/0           | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | pacman_top/pm/u_audio/u_volume_mul            |
| ++++partial_1        |           | 2/2           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | pacman_top/pm/u_audio/u_volume_mul/partial_1  |
| ++++partial_2        |           | 2/2           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | pacman_top/pm/u_audio/u_volume_mul/partial_2  |
| ++++partial_3        |           | 3/3           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | pacman_top/pm/u_audio/u_volume_mul/partial_3  |
| ++u_cpu              |           | 11/590        | 11/276        | 9/1424        | 0/40          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | pacman_top/pm/u_cpu                           |
| +++u0                |           | 336/579       | 265/265       | 832/1415      | 0/40          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | pacman_top/pm/u_cpu/u0                        |
| ++++Regs             |           | 14/14         | 0/0           | 42/42         | 40/40         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | pacman_top/pm/u_cpu/u0/Regs                   |
| ++++alu              |           | 44/44         | 0/0           | 89/89         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | pacman_top/pm/u_cpu/u0/alu                    |
| ++++mcode            |           | 185/185       | 0/0           | 452/452       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | pacman_top/pm/u_cpu/u0/mcode                  |
| ++u_dac              |           | 4/4           | 11/11         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | pacman_top/pm/u_dac                           |
| ++u_dblscan          |           | 23/23         | 47/47         | 36/36         | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | pacman_top/pm/u_dblscan                       |
| ++u_debounce         |           | 9/9           | 25/25         | 29/29         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | pacman_top/pm/u_debounce                      |
| ++u_program_rom0     |           | 0/0           | 0/0           | 0/0           | 0/0           | 8/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | pacman_top/pm/u_program_rom0                  |
| ++u_rams             |           | 2/2           | 0/0           | 2/2           | 0/0           | 2/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | pacman_top/pm/u_rams                          |
| ++u_video            |           | 27/31         | 54/54         | 48/52         | 0/0           | 1/5       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | pacman_top/pm/u_video                         |
| +++char_rom_5ef      |           | 0/0           | 0/0           | 0/0           | 0/0           | 4/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | pacman_top/pm/u_video/char_rom_5ef            |
| +++col_rom_7f        |           | 4/4           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | pacman_top/pm/u_video/col_rom_7f              |
| ++u_video_col_rom_4a |           | 4/4           | 0/0           | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | pacman_top/pm/u_video_col_rom_4a              |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
