#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue May 27 20:46:21 2025
# Process ID: 1788
# Current directory: C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13092 C:\Users\Арти\YandexDisk-mosinartemij\vivado_project\LDPC\calculate_vector\calculate_vector.xpr
# Log file: C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/vivado.log
# Journal file: C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector\vivado.jou
# Running On        :DESKTOP-OG1KD42
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :AMD Ryzen 7 5700X 8-Core Processor             
# CPU Frequency     :3400 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :25676 MB
# Swap memory       :6853 MB
# Total Virtual     :32529 MB
# Available Virtual :26187 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at F:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1520.043 ; gain = 337.715
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Арти\YandexDisk-mosinartemij\vivado_project\LDPC\calculate_vector\calculate_vector.srcs\sources_1\new\tb_calculate_vector.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Арти\YandexDisk-mosinartemij\vivado_project\LDPC\calculate_vector\calculate_vector.srcs\sources_1\new\calculate_vector.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Арти\YandexDisk-mosinartemij\vivado_project\LDPC\calculate_vector\calculate_vector.srcs\sources_1\new\tb_calculate_vector.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Арти\YandexDisk-mosinartemij\vivado_project\LDPC\calculate_vector\calculate_vector.srcs\sources_1\new\tb_calculate_vector.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_calculate_vector'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Vivado/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_calculate_vector' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_calculate_vector_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/bit_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/calculate_vector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_vector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/tb_calculate_vector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_calculate_vector
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_calculate_vector_behav xil_defaultlib.tb_calculate_vector xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_calculate_vector_behav xil_defaultlib.tb_calculate_vector xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bit_receiver
Compiling module xil_defaultlib.shift_register_processor
Compiling module xil_defaultlib.calculate_vector
Compiling module xil_defaultlib.tb_calculate_vector
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_calculate_vector_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_calculate_vector_behav -key {Behavioral:sim_1:Functional:tb_calculate_vector} -tclbatch {tb_calculate_vector.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_calculate_vector.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_calculate_vector_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1614.445 ; gain = 38.309
run all
received_result: 613ccafbd2279bb7d1b52e90593632b5
РЎРёРјСѓР»СЏС†РёСЏ Р·Р°РІРµСЂС€РµРЅР°
$finish called at time : 7695 ns : File "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/tb_calculate_vector.v" Line 85
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Арти\YandexDisk-mosinartemij\vivado_project\LDPC\calculate_vector\calculate_vector.srcs\sources_1\new\tb_calculate_vector.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Арти\YandexDisk-mosinartemij\vivado_project\LDPC\calculate_vector\calculate_vector.srcs\sources_1\new\calculate_vector.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Арти\YandexDisk-mosinartemij\vivado_project\LDPC\calculate_vector\calculate_vector.srcs\sources_1\new\tb_calculate_vector.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Арти\YandexDisk-mosinartemij\vivado_project\LDPC\calculate_vector\calculate_vector.srcs\sources_1\new\tb_calculate_vector.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_calculate_vector'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Vivado/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_calculate_vector' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_calculate_vector_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/bit_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/calculate_vector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_vector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/tb_calculate_vector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_calculate_vector
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_calculate_vector_behav xil_defaultlib.tb_calculate_vector xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_calculate_vector_behav xil_defaultlib.tb_calculate_vector xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bit_receiver
Compiling module xil_defaultlib.shift_register_processor
Compiling module xil_defaultlib.calculate_vector
Compiling module xil_defaultlib.tb_calculate_vector
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_calculate_vector_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_calculate_vector_behav -key {Behavioral:sim_1:Functional:tb_calculate_vector} -tclbatch {tb_calculate_vector.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_calculate_vector.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_calculate_vector_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1633.344 ; gain = 0.000
run all
received_result: 613ccafbd2279bb7d1b52e90593632b5
The simulation is completed
$finish called at time : 7695 ns : File "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/tb_calculate_vector.v" Line 85
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Арти\YandexDisk-mosinartemij\vivado_project\LDPC\calculate_vector\calculate_vector.srcs\sources_1\new\tb_calculate_vector.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Арти\YandexDisk-mosinartemij\vivado_project\LDPC\calculate_vector\calculate_vector.srcs\sources_1\new\calculate_vector.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Арти\YandexDisk-mosinartemij\vivado_project\LDPC\calculate_vector\calculate_vector.srcs\sources_1\new\tb_calculate_vector.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Арти\YandexDisk-mosinartemij\vivado_project\LDPC\calculate_vector\calculate_vector.srcs\sources_1\new\tb_calculate_vector.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_calculate_vector'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Vivado/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_calculate_vector' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_calculate_vector_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/bit_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/calculate_vector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_vector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/tb_calculate_vector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_calculate_vector
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/tb_calculate_vector.v:83]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/tb_calculate_vector.v:90]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_calculate_vector_behav xil_defaultlib.tb_calculate_vector xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_calculate_vector_behav xil_defaultlib.tb_calculate_vector xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bit_receiver
Compiling module xil_defaultlib.shift_register_processor
Compiling module xil_defaultlib.calculate_vector
Compiling module xil_defaultlib.tb_calculate_vector
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_calculate_vector_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_calculate_vector_behav -key {Behavioral:sim_1:Functional:tb_calculate_vector} -tclbatch {tb_calculate_vector.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_calculate_vector.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_calculate_vector_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1633.344 ; gain = 0.000
run all
First 640 bits (input data):
01000001110110100111101111101010 00011010001100011101100010101011 11100010101000100111101101001110 10000101010111000101110001011100 
01010000111011010000000011000100 10000011100010001110101010011011 00001111101101111100001000000100 11000010110000010010110100111001 
10010111000101010111101001101111 11001000111001001011101111100100 00110010110001000000110100110101 11110010011100010110000010010010 
11101011101000000010111000110111 10011000000101111101011000110110 10100001010001000101010100011101 11110100100110101101111000110111 
11110000000111110010111001110010 01001010110000001010101100110101 10111110001110100010000011111111 01111010011111010111111111001010 

Next 128 bits (result):
10101101010011000110110010011010 00001001011101001010110110001011 11101101110110011110010001001011 11011111010100110011110010000110 

РЎРёРјСѓР»СЏС†РёСЏ Р·Р°РІРµСЂС€РµРЅР°
$finish called at time : 7695 ns : File "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/tb_calculate_vector.v" Line 97
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Арти\YandexDisk-mosinartemij\vivado_project\LDPC\calculate_vector\calculate_vector.srcs\sources_1\new\tb_calculate_vector.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Арти\YandexDisk-mosinartemij\vivado_project\LDPC\calculate_vector\calculate_vector.srcs\sources_1\new\calculate_vector.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Арти\YandexDisk-mosinartemij\vivado_project\LDPC\calculate_vector\calculate_vector.srcs\sources_1\new\tb_calculate_vector.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Арти\YandexDisk-mosinartemij\vivado_project\LDPC\calculate_vector\calculate_vector.srcs\sources_1\new\tb_calculate_vector.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_calculate_vector'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Vivado/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_calculate_vector' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_calculate_vector_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/bit_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/calculate_vector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_vector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/tb_calculate_vector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_calculate_vector
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/tb_calculate_vector.v:83]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/tb_calculate_vector.v:90]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_calculate_vector_behav xil_defaultlib.tb_calculate_vector xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_calculate_vector_behav xil_defaultlib.tb_calculate_vector xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bit_receiver
Compiling module xil_defaultlib.shift_register_processor
Compiling module xil_defaultlib.calculate_vector
Compiling module xil_defaultlib.tb_calculate_vector
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_calculate_vector_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_calculate_vector_behav -key {Behavioral:sim_1:Functional:tb_calculate_vector} -tclbatch {tb_calculate_vector.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_calculate_vector.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_calculate_vector_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
First 640 bits (input data):
01000001110110100111101111101010 00011010001100011101100010101011 11100010101000100111101101001110 10000101010111000101110001011100 01010000111011010000000011000100 10000011100010001110101010011011 00001111101101111100001000000100 11000010110000010010110100111001 10010111000101010111101001101111 11001000111001001011101111100100 00110010110001000000110100110101 11110010011100010110000010010010 11101011101000000010111000110111 10011000000101111101011000110110 10100001010001000101010100011101 11110100100110101101111000110111 11110000000111110010111001110010 01001010110000001010101100110101 10111110001110100010000011111111 01111010011111010111111111001010 
Next 128 bits (result):
10101101010011000110110010011010 00001001011101001010110110001011 11101101110110011110010001001011 11011111010100110011110010000110 

РЎРёРјСѓР»СЏС†РёСЏ Р·Р°РІРµСЂС€РµРЅР°
$finish called at time : 7695 ns : File "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/tb_calculate_vector.v" Line 97
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_calculate_vector'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Vivado/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_calculate_vector' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_calculate_vector_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_calculate_vector'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_calculate_vector_behav xil_defaultlib.tb_calculate_vector xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_calculate_vector_behav xil_defaultlib.tb_calculate_vector xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run all
First 640 bits (input data):
01000001110110100111101111101010 00011010001100011101100010101011 11100010101000100111101101001110 10000101010111000101110001011100 01010000111011010000000011000100 10000011100010001110101010011011 00001111101101111100001000000100 11000010110000010010110100111001 10010111000101010111101001101111 11001000111001001011101111100100 00110010110001000000110100110101 11110010011100010110000010010010 11101011101000000010111000110111 10011000000101111101011000110110 10100001010001000101010100011101 11110100100110101101111000110111 11110000000111110010111001110010 01001010110000001010101100110101 10111110001110100010000011111111 01111010011111010111111111001010 
Next 128 bits (result):
10101101010011000110110010011010 00001001011101001010110110001011 11101101110110011110010001001011 11011111010100110011110010000110 

РЎРёРјСѓР»СЏС†РёСЏ Р·Р°РІРµСЂС€РµРЅР°
$finish called at time : 7695 ns : File "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/tb_calculate_vector.v" Line 97
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Арти\YandexDisk-mosinartemij\vivado_project\LDPC\calculate_vector\calculate_vector.srcs\sources_1\new\tb_calculate_vector.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Арти\YandexDisk-mosinartemij\vivado_project\LDPC\calculate_vector\calculate_vector.srcs\sources_1\new\calculate_vector.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Арти\YandexDisk-mosinartemij\vivado_project\LDPC\calculate_vector\calculate_vector.srcs\sources_1\new\tb_calculate_vector.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Арти\YandexDisk-mosinartemij\vivado_project\LDPC\calculate_vector\calculate_vector.srcs\sources_1\new\tb_calculate_vector.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_calculate_vector'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Vivado/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_calculate_vector' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_calculate_vector_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/bit_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/calculate_vector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_vector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/tb_calculate_vector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_calculate_vector
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/tb_calculate_vector.v:83]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/tb_calculate_vector.v:90]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_calculate_vector_behav xil_defaultlib.tb_calculate_vector xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_calculate_vector_behav xil_defaultlib.tb_calculate_vector xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bit_receiver
Compiling module xil_defaultlib.shift_register_processor
Compiling module xil_defaultlib.calculate_vector
Compiling module xil_defaultlib.tb_calculate_vector
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_calculate_vector_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_calculate_vector_behav -key {Behavioral:sim_1:Functional:tb_calculate_vector} -tclbatch {tb_calculate_vector.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_calculate_vector.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_calculate_vector_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1708.566 ; gain = 0.000
run all
First 640 bits (input data):
01000001110110100111101111101010 00011010001100011101100010101011 11100010101000100111101101001110 10000101010111000101110001011100 01010000111011010000000011000100 10000011100010001110101010011011 00001111101101111100001000000100 11000010110000010010110100111001 10010111000101010111101001101111 11001000111001001011101111100100 00110010110001000000110100110101 11110010011100010110000010010010 11101011101000000010111000110111 10011000000101111101011000110110 10100001010001000101010100011101 11110100100110101101111000110111 11110000000111110010111001110010 01001010110000001010101100110101 10111110001110100010000011111111 01111010011111010111111111001010 
Next 128 bits (result):
10101101010011000110110010011010 00001001011101001010110110001011 11101101110110011110010001001011 11011111010100110011110010000110 

The simulation is completed
$finish called at time : 7695 ns : File "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/tb_calculate_vector.v" Line 97
relaunch_sim
