Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\work\z8\z8_bk\5g\Z8_BK_5g_2.30_20210818_testversion8\src\bus\ip\bfm_slave_avalon.ip --block-symbol-file --output-directory=E:\work\z8\z8_bk\5g\Z8_BK_5g_2.30_20210818_testversion8\src\bus\ip\bfm_slave_avalon --family="Arria 10" --part=10AX115N4F45E3SG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\work\z8\z8_bk\5g\Z8_BK_5g_2.30_20210818_testversion8\src\bus\ip\bfm_slave_avalon.ip --synthesis=VERILOG --output-directory=E:\work\z8\z8_bk\5g\Z8_BK_5g_2.30_20210818_testversion8\src\bus\ip\bfm_slave_avalon --family="Arria 10" --part=10AX115N4F45E3SG
Info: bfm_slave_avalon: "Transforming system: bfm_slave_avalon"
Info: bfm_slave_avalon: "Naming system components in system: bfm_slave_avalon"
Info: bfm_slave_avalon: "Processing generation queue"
Info: bfm_slave_avalon: "Generating: bfm_slave_avalon"
Info: bfm_slave_avalon: "Generating: altera_avalon_mm_slave_bfm"
Info: bfm_slave_avalon: Done "bfm_slave_avalon" with 2 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
