Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Wed Sep 17 15:03:56 2025

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_clock -name {top|clk_50M} [ get_ports {clk_50M} ] -period {1000.000} -waveform {0.000 500.000} -add
create_clock -name {top|u_pll/u_pll_e3/CLKOUT0} [ get_pins {u_pll/u_pll_e3:CLKOUT0} ] -period {1000.000} -waveform {0.000 500.000} -add
set_clock_groups -name {Inferred_clock_group_1} -asynchronous -group {top|clk_50M}
set_clock_groups -name {Inferred_clock_group_2} -asynchronous -group {top|u_pll/u_pll_e3/CLKOUT0}


Logical Constraint:
+-----------------------------------------------------------------------------------------------+
| Object                                           | Attribute                     | Value     
+-----------------------------------------------------------------------------------------------+
| p:ad1oe                                          | PAP_MARK_DEBUG                | true      
| p:ad2oe                                          | PAP_MARK_DEBUG                | true      
| p:ad_clk1                                        | PAP_MARK_DEBUG                | true      
| p:ad_clk2                                        | PAP_MARK_DEBUG                | true      
| p:OTR1                                           | PAP_MARK_DEBUG                | true      
| p:OTR2                                           | PAP_MARK_DEBUG                | true      
| p:ad_data1[0]                                    | PAP_MARK_DEBUG                | true      
| p:ad_data1[1]                                    | PAP_MARK_DEBUG                | true      
| p:ad_data1[2]                                    | PAP_MARK_DEBUG                | true      
| p:ad_data1[3]                                    | PAP_MARK_DEBUG                | true      
| p:ad_data1[4]                                    | PAP_MARK_DEBUG                | true      
| p:ad_data1[5]                                    | PAP_MARK_DEBUG                | true      
| p:ad_data1[6]                                    | PAP_MARK_DEBUG                | true      
| p:ad_data1[7]                                    | PAP_MARK_DEBUG                | true      
| p:ad_data1[8]                                    | PAP_MARK_DEBUG                | true      
| p:ad_data1[9]                                    | PAP_MARK_DEBUG                | true      
| p:ad_data2[0]                                    | PAP_MARK_DEBUG                | true      
| p:ad_data2[1]                                    | PAP_MARK_DEBUG                | true      
| p:ad_data2[2]                                    | PAP_MARK_DEBUG                | true      
| p:ad_data2[3]                                    | PAP_MARK_DEBUG                | true      
| p:ad_data2[4]                                    | PAP_MARK_DEBUG                | true      
| p:ad_data2[5]                                    | PAP_MARK_DEBUG                | true      
| p:ad_data2[6]                                    | PAP_MARK_DEBUG                | true      
| p:ad_data2[7]                                    | PAP_MARK_DEBUG                | true      
| p:ad_data2[8]                                    | PAP_MARK_DEBUG                | true      
| p:ad_data2[9]                                    | PAP_MARK_DEBUG                | true      
| i:ND0                                            | PAP_MARK_DEBUG                | true      
| i:ND1                                            | PAP_MARK_DEBUG                | true      
| i:ND2[0]                                         | PAP_MARK_DEBUG                | true      
| i:ND2[1]                                         | PAP_MARK_DEBUG                | true      
| i:ND2[2]                                         | PAP_MARK_DEBUG                | true      
| i:ND2[3]                                         | PAP_MARK_DEBUG                | true      
| i:ND2[4]                                         | PAP_MARK_DEBUG                | true      
| i:ND2[5]                                         | PAP_MARK_DEBUG                | true      
| i:ND2[6]                                         | PAP_MARK_DEBUG                | true      
| i:ND2[7]                                         | PAP_MARK_DEBUG                | true      
| i:ND2[8]                                         | PAP_MARK_DEBUG                | true      
| i:ND2[9]                                         | PAP_MARK_DEBUG                | true      
| i:ND3[0]                                         | PAP_MARK_DEBUG                | true      
| i:ND3[1]                                         | PAP_MARK_DEBUG                | true      
| i:ND3[2]                                         | PAP_MARK_DEBUG                | true      
| i:ND3[3]                                         | PAP_MARK_DEBUG                | true      
| i:ND3[4]                                         | PAP_MARK_DEBUG                | true      
| i:ND3[5]                                         | PAP_MARK_DEBUG                | true      
| i:ND3[6]                                         | PAP_MARK_DEBUG                | true      
| i:ND3[7]                                         | PAP_MARK_DEBUG                | true      
| i:ND3[8]                                         | PAP_MARK_DEBUG                | true      
| i:ND3[9]                                         | PAP_MARK_DEBUG                | true      
| i:ND4                                            | PAP_MARK_DEBUG                | true      
| i:ND5                                            | PAP_MARK_DEBUG                | true      
| i:ND6                                            | PAP_MARK_DEBUG                | true      
| i:ND7                                            | PAP_MARK_DEBUG                | true      
| i:OTR1_ibuf                                      | PAP_MARK_DEBUG                | true      
| i:OTR2_ibuf                                      | PAP_MARK_DEBUG                | true      
| i:ad1oe_obuf                                     | PAP_MARK_DEBUG                | true      
| i:ad2oe_obuf                                     | PAP_MARK_DEBUG                | true      
| i:ad_clk1_obuf                                   | PAP_MARK_DEBUG                | true      
| i:ad_clk2_obuf                                   | PAP_MARK_DEBUG                | true      
| i:ad_data1_ibuf[0]                               | PAP_MARK_DEBUG                | true      
| i:ad_data1_ibuf[1]                               | PAP_MARK_DEBUG                | true      
| i:ad_data1_ibuf[2]                               | PAP_MARK_DEBUG                | true      
| i:ad_data1_ibuf[3]                               | PAP_MARK_DEBUG                | true      
| i:ad_data1_ibuf[4]                               | PAP_MARK_DEBUG                | true      
| i:ad_data1_ibuf[5]                               | PAP_MARK_DEBUG                | true      
| i:ad_data1_ibuf[6]                               | PAP_MARK_DEBUG                | true      
| i:ad_data1_ibuf[7]                               | PAP_MARK_DEBUG                | true      
| i:ad_data1_ibuf[8]                               | PAP_MARK_DEBUG                | true      
| i:ad_data1_ibuf[9]                               | PAP_MARK_DEBUG                | true      
| i:ad_data2_ibuf[0]                               | PAP_MARK_DEBUG                | true      
| i:ad_data2_ibuf[1]                               | PAP_MARK_DEBUG                | true      
| i:ad_data2_ibuf[2]                               | PAP_MARK_DEBUG                | true      
| i:ad_data2_ibuf[3]                               | PAP_MARK_DEBUG                | true      
| i:ad_data2_ibuf[4]                               | PAP_MARK_DEBUG                | true      
| i:ad_data2_ibuf[5]                               | PAP_MARK_DEBUG                | true      
| i:ad_data2_ibuf[6]                               | PAP_MARK_DEBUG                | true      
| i:ad_data2_ibuf[7]                               | PAP_MARK_DEBUG                | true      
| i:ad_data2_ibuf[8]                               | PAP_MARK_DEBUG                | true      
| i:ad_data2_ibuf[9]                               | PAP_MARK_DEBUG                | true      
| i:u_CORES/u_jtag_hub/N3                          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N4                          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_5                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_6                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_7                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_8                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_9                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N99_25                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N140_4                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N178_0                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N180                        | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/_N237_1_inv                 | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/cs.conf_sel[0]              | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/d_ctrl.data_ctrl            | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[0]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[1]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[2]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[3]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[4]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[0]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[1]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[2]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[3]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[4]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[5]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[6]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[7]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_0      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_2      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_3      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_4      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_5      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_6      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_8      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_9      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_10     | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shift                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shift_dr_d                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| n:nt_OTR1                                        | PAP_MARK_DEBUG                | true      
| n:nt_OTR2                                        | PAP_MARK_DEBUG                | true      
| n:nt_ad_clk2                                     | PAP_MARK_DEBUG                | true      
| n:nt_ad_data1[0]                                 | PAP_MARK_DEBUG                | true      
| n:nt_ad_data1[1]                                 | PAP_MARK_DEBUG                | true      
| n:nt_ad_data1[2]                                 | PAP_MARK_DEBUG                | true      
| n:nt_ad_data1[3]                                 | PAP_MARK_DEBUG                | true      
| n:nt_ad_data1[4]                                 | PAP_MARK_DEBUG                | true      
| n:nt_ad_data1[5]                                 | PAP_MARK_DEBUG                | true      
| n:nt_ad_data1[6]                                 | PAP_MARK_DEBUG                | true      
| n:nt_ad_data1[7]                                 | PAP_MARK_DEBUG                | true      
| n:nt_ad_data1[8]                                 | PAP_MARK_DEBUG                | true      
| n:nt_ad_data1[9]                                 | PAP_MARK_DEBUG                | true      
| n:nt_ad_data2[0]                                 | PAP_MARK_DEBUG                | true      
| n:nt_ad_data2[1]                                 | PAP_MARK_DEBUG                | true      
| n:nt_ad_data2[2]                                 | PAP_MARK_DEBUG                | true      
| n:nt_ad_data2[3]                                 | PAP_MARK_DEBUG                | true      
| n:nt_ad_data2[4]                                 | PAP_MARK_DEBUG                | true      
| n:nt_ad_data2[5]                                 | PAP_MARK_DEBUG                | true      
| n:nt_ad_data2[6]                                 | PAP_MARK_DEBUG                | true      
| n:nt_ad_data2[7]                                 | PAP_MARK_DEBUG                | true      
| n:nt_ad_data2[8]                                 | PAP_MARK_DEBUG                | true      
| n:nt_ad_data2[9]                                 | PAP_MARK_DEBUG                | true      
| n:u_CORES/drck_o                                 | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
+-----------------------------------------------------------------------------------------------+

IO Constraint :
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME        | I/O DIRECTION     | LOC      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ad1oe           | output            | AB13     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad2oe           | output            | U8       | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_clk1         | output            | W12      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_clk2         | output            | AA4      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| OTR1            | input             | R11      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| OTR2            | input             | U9       | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data1[0]     | input             | Y13      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data1[1]     | input             | AB11     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data1[2]     | input             | Y11      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data1[3]     | input             | W11      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data1[4]     | input             | V11      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data1[5]     | input             | AB10     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data1[6]     | input             | AA10     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data1[7]     | input             | Y10      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data1[8]     | input             | W10      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data1[9]     | input             | T11      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data2[0]     | input             | T8       | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data2[1]     | input             | W8       | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data2[2]     | input             | V7       | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data2[3]     | input             | AB8      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data2[4]     | input             | AA8      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data2[5]     | input             | Y6       | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data2[6]     | input             | W6       | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data2[7]     | input             | AB5      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data2[8]     | input             | Y5       | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| ad_data2[9]     | input             | AB4      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| clk_50M         | input             | P20      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| rst_n           | input             | K18      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+----------------------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst                | Clk_Inst_Name     | Net_Name        | Fanout     
+----------------------------------------------------------------------------------------------------------+
| CLKOUT0             | u_pll/u_pll_e3                 | clkbufg_3         | ntclkbufg_0     | 422        
| TCK_USER            | u_CORES/u_GTP_SCANCHAIN_PG     | clkbufg_4         | ntclkbufg_1     | 183        
+----------------------------------------------------------------------------------------------------------+


Reset Signal:
+-----------------------------------------------------------------------------------------------------------------+
| Net_Name                                        | Rst_Source_Inst                                 | Fanout     
+-----------------------------------------------------------------------------------------------------------------+
| _$$_GND_$$_                                     | _$$_GND_$$_                                     | 25         
| u_CORES/u_debug_core_0/N1                       | u_CORES/u_debug_core_0/N1                       | 429        
| u_CORES/u_jtag_hub/N3                           | u_CORES/u_jtag_hub/N3                           | 1          
| u_CORES/u_debug_core_0/u_hub_data_decode/N0     | u_CORES/u_debug_core_0/u_hub_data_decode/N0     | 70         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N52        | u_CORES/u_debug_core_0/u_rd_addr_gen/N52        | 2          
+-----------------------------------------------------------------------------------------------------------------+


CE Signal:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                           | CE_Source_Inst                                                         | Fanout     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_CORES/update_wire                                                | u_CORES/u_GTP_SCANCHAIN_PG                                             | 1          
| u_CORES/u_jtag_hub/N178                                            | u_CORES/u_jtag_hub/N178_0                                              | 9          
| u_CORES/u_debug_core_0/u0_trig_unit/N1690                          | u_CORES/u_debug_core_0/u0_trig_unit/N1690                              | 73         
| _$$_VCC_$$_                                                        | _$$_VCC_$$_                                                            | 24         
| u_CORES/u_debug_core_0/u_Storage_Condition/N454                    | u_CORES/u_debug_core_0/u_Storage_Condition/N454                        | 14         
| u_CORES/u_debug_core_0/u_Storage_Condition/N458                    | u_CORES/u_debug_core_0/u_Storage_Condition/N458                        | 18         
| u_CORES/u_debug_core_0/u_Storage_Condition/N470                    | u_CORES/u_debug_core_0/u_Storage_Condition/N470_3                      | 14         
| u_CORES/u_debug_core_0/u_Storage_Condition/N462                    | u_CORES/u_debug_core_0/u_Storage_Condition/N462                        | 13         
| u_CORES/u_debug_core_0/u_Trigger_Condition/N147                    | u_CORES/u_debug_core_0/u_Trigger_Condition/N147                        | 3          
| u_CORES/u_debug_core_0/u_hub_data_decode/N368                      | u_CORES/u_debug_core_0/u_hub_data_decode/N368                          | 5          
| u_CORES/conf_sel [0]                                               | u_CORES/u_jtag_hub/cs.conf_sel[0]                                      | 5          
| u_CORES/u_debug_core_0/u_rd_addr_gen/N490                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N490                              | 13         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N498                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N498                              | 14         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N510            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N510_inv            | 7          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N332     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N332_inv     | 5          
| u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N182     | u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N182_inv     | 2          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                  | Driver                                                                                             | Fanout     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_CORES/u_debug_core_0/N1                                                 | u_CORES/u_debug_core_0/N1                                                                          | 429        
| ntclkbufg_0                                                               | clkbufg_3                                                                                          | 422        
| ntclkbufg_1                                                               | clkbufg_4                                                                                          | 183        
| u_CORES/u_debug_core_0/data_start_d1                                      | u_CORES/u_debug_core_0/data_start_d1                                                               | 120        
| u_CORES/u_debug_core_0/conf_rst                                           | u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst                                           | 106        
| u_CORES/u_debug_core_0/u0_trig_unit/N1690                                 | u_CORES/u_debug_core_0/u0_trig_unit/N1690                                                          | 73         
| u_CORES/u_debug_core_0/u_hub_data_decode/N0                               | u_CORES/u_debug_core_0/u_hub_data_decode/N0                                                        | 70         
| u_CORES/u_debug_core_0/rst_trig [1]                                       | u_CORES/u_debug_core_0/rst_trig[1]                                                                 | 48         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [16]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[16]                                            | 45         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [17]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[17]                                            | 45         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]                                        | 30         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]                                        | 29         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]                                        | 29         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]                                      | 22         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]                                      | 21         
| u_CORES/u_debug_core_0/conf_sel_o                                         | u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini                                   | 18         
| u_CORES/u_debug_core_0/u_Storage_Condition/N458                           | u_CORES/u_debug_core_0/u_Storage_Condition/N458                                                    | 18         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [15]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[15]                                            | 16         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [14]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[14]                                            | 16         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]                                            | 16         
| u_CORES/u_debug_core_0/ram_radr [0]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]                                   | 15         
| u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2                          | u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2                                                   | 15         
| u_CORES/u_debug_core_0/u_Storage_Condition/N470                           | u_CORES/u_debug_core_0/u_Storage_Condition/N470_3                                                  | 14         
| u_CORES/u_debug_core_0/ram_radr [12]                                      | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[12]                                  | 14         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N498                                 | u_CORES/u_debug_core_0/u_rd_addr_gen/N498                                                          | 14         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N501                                 | u_CORES/u_debug_core_0/u_rd_addr_gen/N501                                                          | 14         
| u_CORES/u_debug_core_0/u_Storage_Condition/N454                           | u_CORES/u_debug_core_0/u_Storage_Condition/N454                                                    | 14         
| u_CORES/u_debug_core_0/ram_radr [1]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]                                   | 14         
| u_CORES/u_debug_core_0/ram_radr [11]                                      | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]                                  | 14         
| u_CORES/u_debug_core_0/ram_radr [2]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]                                   | 13         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]                                        | 13         
| u_CORES/u_debug_core_0/ram_radr [3]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]                                   | 13         
| u_CORES/u_debug_core_0/u_Storage_Condition/_N428                          | u_CORES/u_debug_core_0/u_Storage_Condition/N471_13                                                 | 13         
| u_CORES/u_debug_core_0/ram_radr [6]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]                                   | 13         
| u_CORES/u_debug_core_0/ram_radr [7]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]                                   | 13         
| u_CORES/u_debug_core_0/ram_radr [8]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]                                   | 13         
| u_CORES/u_debug_core_0/u_Storage_Condition/N462                           | u_CORES/u_debug_core_0/u_Storage_Condition/N462                                                    | 13         
| u_CORES/u_debug_core_0/ram_radr [9]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]                                   | 13         
| u_CORES/u_debug_core_0/ram_radr [10]                                      | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]                                  | 13         
| u_CORES/u_debug_core_0/ram_radr [5]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]                                   | 13         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N490                                 | u_CORES/u_debug_core_0/u_rd_addr_gen/N490                                                          | 13         
| u_CORES/u_debug_core_0/ram_radr [4]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]                                   | 13         
| u_CORES/u_debug_core_0/ram_wadr [12]                                      | u_CORES/u_debug_core_0/ram_wadr[12]                                                                | 12         
| u_CORES/u_debug_core_0/ram_wadr [3]                                       | u_CORES/u_debug_core_0/ram_wadr[3]                                                                 | 12         
| u_CORES/u_debug_core_0/ram_wadr [1]                                       | u_CORES/u_debug_core_0/ram_wadr[1]                                                                 | 12         
| u_CORES/u_debug_core_0/ram_wadr [0]                                       | u_CORES/u_debug_core_0/ram_wadr[0]                                                                 | 12         
| u_CORES/u_debug_core_0/ram_wadr [11]                                      | u_CORES/u_debug_core_0/ram_wadr[11]                                                                | 12         
| u_CORES/u_debug_core_0/ram_wadr [7]                                       | u_CORES/u_debug_core_0/ram_wadr[7]                                                                 | 12         
| u_CORES/u_debug_core_0/ram_wadr [4]                                       | u_CORES/u_debug_core_0/ram_wadr[4]                                                                 | 12         
| u_CORES/u_debug_core_0/ram_wadr [5]                                       | u_CORES/u_debug_core_0/ram_wadr[5]                                                                 | 12         
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N550                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[12:0]_2                              | 12         
| u_CORES/u_debug_core_0/ram_wadr [10]                                      | u_CORES/u_debug_core_0/ram_wadr[10]                                                                | 12         
| u_CORES/u_debug_core_0/ram_wadr [6]                                       | u_CORES/u_debug_core_0/ram_wadr[6]                                                                 | 12         
| u_CORES/u_debug_core_0/ram_wadr [8]                                       | u_CORES/u_debug_core_0/ram_wadr[8]                                                                 | 12         
| u_CORES/u_debug_core_0/ram_wadr [9]                                       | u_CORES/u_debug_core_0/ram_wadr[9]                                                                 | 12         
| u_CORES/u_debug_core_0/ram_wren                                           | u_CORES/u_debug_core_0/ram_wren                                                                    | 12         
| u_CORES/u_debug_core_0/ram_wadr [2]                                       | u_CORES/u_debug_core_0/ram_wadr[2]                                                                 | 12         
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [0]     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]                               | 11         
| u_CORES/capt_o                                                            | u_CORES/u_GTP_SCANCHAIN_PG                                                                         | 11         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]                                      | 11         
| u_CORES/shift_wire                                                        | u_CORES/u_GTP_SCANCHAIN_PG                                                                         | 11         
| u_CORES/u_debug_core_0/conf_id_o [1]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]                                      | 11         
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N2098                               | u_CORES/u_debug_core_0/u_rd_addr_gen/N65_105                                                       | 10         
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N2099                               | u_CORES/u_debug_core_0/u_rd_addr_gen/N65_106                                                       | 10         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]                                        | 9          
| u_CORES/u_debug_core_0/u_Data_Capture_Memory/_N36                         | u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_1_1_1_decode_breg[1]     | 9          
| u_CORES/u_debug_core_0/conf_id_o [2]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]                                      | 9          
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [4]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]                                        | 9          
| u_CORES/u_debug_core_0/conf_id_o [3]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]                                      | 9          
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [6]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]                                        | 9          
| u_CORES/u_debug_core_0/u_Data_Capture_Memory/_N35                         | u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_1_1_1_decode_breg[0]     | 9          
| u_CORES/u_debug_core_0/conf_id_o [4]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]                                      | 9          
| u_CORES/u_debug_core_0/u_hub_data_decode/N258                             | u_CORES/u_debug_core_0/u_hub_data_decode/N258_7                                                    | 9          
| u_CORES/u_jtag_hub/data_ctrl                                              | u_CORES/u_jtag_hub/d_ctrl.data_ctrl                                                                | 9          
| u_CORES/u_jtag_hub/N178                                                   | u_CORES/u_jtag_hub/N178_0                                                                          | 9          
| u_CORES/u_debug_core_0/conf_id_o [0]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]                                      | 9          
| u_CORES/u_debug_core_0/_N2117                                             | u_CORES/u_debug_core_0/u_hub_data_decode/N258_1                                                    | 8          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [2]     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]                               | 8          
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N160                                | u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3                                                     | 8          
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [7]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]                                        | 7          
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]                                      | 7          
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N1010                 | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6:0]_1                                  | 7          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [1]     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]                               | 7          
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N510                   | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N510_inv                                        | 7          
| u_CORES/u_jtag_hub/N180                                                   | u_CORES/u_jtag_hub/N180                                                                            | 6          
| u_CORES/u_debug_core_0/trigger                                            | u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]                                           | 6          
| u_CORES/shift_d                                                           | u_CORES/u_jtag_hub/shift_dr_d                                                                      | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [0]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[0]                                          | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [1]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]                                          | 6          
| u_CORES/conf_sel [0]                                                      | u_CORES/u_jtag_hub/cs.conf_sel[0]                                                                  | 6          
| u_CORES/u_debug_core_0/conf_reg_rbo [4]                                   | u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]                                            | 6          
| u_CORES/u_debug_core_0/conf_reg_rbo [3]                                   | u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]                                            | 5          
| u_CORES/u_debug_core_0/conf_reg_rbo [2]                                   | u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[2]                                            | 5          
| u_CORES/u_debug_core_0/conf_reg_rbo [1]                                   | u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[1]                                            | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]                                            | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]                                            | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [10]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]                                            | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [9]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]                                             | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [8]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[8]                                             | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [7]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[7]                                             | 5          
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 597      | 64200         | 1                  
| LUT                   | 596      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 12       | 134           | 9                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 27       | 296           | 10                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.11 sec.


Inputs and Outputs :
+----------------------------------------------------------+
| Type       | File Name                                  
+----------------------------------------------------------+
| Input      | E:/3pa1030_test/synthesize/top_syn.adf     
|            | E:/3pa1030_test/synthesize/top_syn.fic     
| Output     | E:/3pa1030_test/device_map/top_map.adf     
|            | E:/3pa1030_test/device_map/top_dmr.prt     
|            | E:/3pa1030_test/device_map/top.dmr         
|            | E:/3pa1030_test/device_map/dmr.db          
+----------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 248 MB
Total CPU time to dev_map completion : 0h:0m:3s
Process Total CPU time to dev_map completion : 0h:0m:3s
Total real time to dev_map completion : 0h:0m:16s
