# UART_Transmitter-Verilog
A simple Verilog UART Transmitter (FSM) that sends a hardcoded string, verified by a UART_Transmiter_tb testbench.
