INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alanm/Documents/GitHub/ArquitecturaDeComputadoras/Vivado/DiseñoALU/DiseñoALU.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alanm/Documents/GitHub/ArquitecturaDeComputadoras/Vivado/DiseñoALU/DiseñoALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
