Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Sep 17 11:11:29 2024
| Host         : LAPTOP-ARIBH9A2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file flow_led_extend_timing_summary_routed.rpt -pb flow_led_extend_timing_summary_routed.pb -rpx flow_led_extend_timing_summary_routed.rpx -warn_on_violation
| Design       : flow_led_extend
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.984        0.000                      0                   26        0.287        0.000                      0                   26        9.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            14.984        0.000                      0                   26        0.287        0.000                      0                   26        9.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       14.984ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.984ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 2.231ns (44.048%)  route 2.834ns (55.952%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[11]/Q
                         net (fo=2, routed)           0.808     6.776    cnt_reg[11]
    SLICE_X43Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.900 f  led[1]_i_4/O
                         net (fo=3, routed)           0.785     7.685    led[1]_i_4_n_0
    SLICE_X43Y54         LUT5 (Prop_lut5_I1_O)        0.124     7.809 r  cnt[0]_i_7/O
                         net (fo=23, routed)          1.051     8.861    cnt[0]_i_7_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.985 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.174    cnt[0]_i_2_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.724 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.724    cnt_reg[0]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.841 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.841    cnt_reg[4]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.958 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.958    cnt_reg[8]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.075 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.075    cnt_reg[12]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.192 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.192    cnt_reg[16]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.515 r  cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.515    cnt_reg[20]_i_1_n_6
    SLICE_X42Y56         FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.566    24.996    sys_clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  cnt_reg[21]/C
                         clock pessimism              0.429    25.425    
                         clock uncertainty           -0.035    25.390    
    SLICE_X42Y56         FDCE (Setup_fdce_C_D)        0.109    25.499    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         25.499    
                         arrival time                         -10.515    
  -------------------------------------------------------------------
                         slack                                 14.984    

Slack (MET) :             14.992ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 2.223ns (43.960%)  route 2.834ns (56.040%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[11]/Q
                         net (fo=2, routed)           0.808     6.776    cnt_reg[11]
    SLICE_X43Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.900 f  led[1]_i_4/O
                         net (fo=3, routed)           0.785     7.685    led[1]_i_4_n_0
    SLICE_X43Y54         LUT5 (Prop_lut5_I1_O)        0.124     7.809 r  cnt[0]_i_7/O
                         net (fo=23, routed)          1.051     8.861    cnt[0]_i_7_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.985 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.174    cnt[0]_i_2_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.724 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.724    cnt_reg[0]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.841 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.841    cnt_reg[4]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.958 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.958    cnt_reg[8]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.075 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.075    cnt_reg[12]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.192 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.192    cnt_reg[16]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.507 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.507    cnt_reg[20]_i_1_n_4
    SLICE_X42Y56         FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.566    24.996    sys_clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  cnt_reg[23]/C
                         clock pessimism              0.429    25.425    
                         clock uncertainty           -0.035    25.390    
    SLICE_X42Y56         FDCE (Setup_fdce_C_D)        0.109    25.499    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         25.499    
                         arrival time                         -10.507    
  -------------------------------------------------------------------
                         slack                                 14.992    

Slack (MET) :             15.068ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 2.147ns (43.104%)  route 2.834ns (56.896%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[11]/Q
                         net (fo=2, routed)           0.808     6.776    cnt_reg[11]
    SLICE_X43Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.900 f  led[1]_i_4/O
                         net (fo=3, routed)           0.785     7.685    led[1]_i_4_n_0
    SLICE_X43Y54         LUT5 (Prop_lut5_I1_O)        0.124     7.809 r  cnt[0]_i_7/O
                         net (fo=23, routed)          1.051     8.861    cnt[0]_i_7_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.985 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.174    cnt[0]_i_2_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.724 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.724    cnt_reg[0]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.841 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.841    cnt_reg[4]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.958 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.958    cnt_reg[8]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.075 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.075    cnt_reg[12]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.192 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.192    cnt_reg[16]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.431 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.431    cnt_reg[20]_i_1_n_5
    SLICE_X42Y56         FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.566    24.996    sys_clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  cnt_reg[22]/C
                         clock pessimism              0.429    25.425    
                         clock uncertainty           -0.035    25.390    
    SLICE_X42Y56         FDCE (Setup_fdce_C_D)        0.109    25.499    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         25.499    
                         arrival time                         -10.431    
  -------------------------------------------------------------------
                         slack                                 15.068    

Slack (MET) :             15.088ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 2.127ns (42.875%)  route 2.834ns (57.125%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[11]/Q
                         net (fo=2, routed)           0.808     6.776    cnt_reg[11]
    SLICE_X43Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.900 f  led[1]_i_4/O
                         net (fo=3, routed)           0.785     7.685    led[1]_i_4_n_0
    SLICE_X43Y54         LUT5 (Prop_lut5_I1_O)        0.124     7.809 r  cnt[0]_i_7/O
                         net (fo=23, routed)          1.051     8.861    cnt[0]_i_7_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.985 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.174    cnt[0]_i_2_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.724 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.724    cnt_reg[0]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.841 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.841    cnt_reg[4]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.958 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.958    cnt_reg[8]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.075 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.075    cnt_reg[12]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.192 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.192    cnt_reg[16]_i_1_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.411 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.411    cnt_reg[20]_i_1_n_7
    SLICE_X42Y56         FDCE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.566    24.996    sys_clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  cnt_reg[20]/C
                         clock pessimism              0.429    25.425    
                         clock uncertainty           -0.035    25.390    
    SLICE_X42Y56         FDCE (Setup_fdce_C_D)        0.109    25.499    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         25.499    
                         arrival time                         -10.411    
  -------------------------------------------------------------------
                         slack                                 15.088    

Slack (MET) :             15.101ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 2.114ns (42.725%)  route 2.834ns (57.275%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[11]/Q
                         net (fo=2, routed)           0.808     6.776    cnt_reg[11]
    SLICE_X43Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.900 f  led[1]_i_4/O
                         net (fo=3, routed)           0.785     7.685    led[1]_i_4_n_0
    SLICE_X43Y54         LUT5 (Prop_lut5_I1_O)        0.124     7.809 r  cnt[0]_i_7/O
                         net (fo=23, routed)          1.051     8.861    cnt[0]_i_7_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.985 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.174    cnt[0]_i_2_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.724 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.724    cnt_reg[0]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.841 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.841    cnt_reg[4]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.958 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.958    cnt_reg[8]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.075 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.075    cnt_reg[12]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.398 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.398    cnt_reg[16]_i_1_n_6
    SLICE_X42Y55         FDCE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.566    24.996    sys_clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  cnt_reg[17]/C
                         clock pessimism              0.429    25.425    
                         clock uncertainty           -0.035    25.390    
    SLICE_X42Y55         FDCE (Setup_fdce_C_D)        0.109    25.499    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         25.499    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                 15.101    

Slack (MET) :             15.109ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 2.106ns (42.632%)  route 2.834ns (57.368%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[11]/Q
                         net (fo=2, routed)           0.808     6.776    cnt_reg[11]
    SLICE_X43Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.900 f  led[1]_i_4/O
                         net (fo=3, routed)           0.785     7.685    led[1]_i_4_n_0
    SLICE_X43Y54         LUT5 (Prop_lut5_I1_O)        0.124     7.809 r  cnt[0]_i_7/O
                         net (fo=23, routed)          1.051     8.861    cnt[0]_i_7_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.985 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.174    cnt[0]_i_2_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.724 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.724    cnt_reg[0]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.841 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.841    cnt_reg[4]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.958 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.958    cnt_reg[8]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.075 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.075    cnt_reg[12]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.390 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.390    cnt_reg[16]_i_1_n_4
    SLICE_X42Y55         FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.566    24.996    sys_clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  cnt_reg[19]/C
                         clock pessimism              0.429    25.425    
                         clock uncertainty           -0.035    25.390    
    SLICE_X42Y55         FDCE (Setup_fdce_C_D)        0.109    25.499    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         25.499    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                 15.109    

Slack (MET) :             15.185ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 2.030ns (41.736%)  route 2.834ns (58.264%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[11]/Q
                         net (fo=2, routed)           0.808     6.776    cnt_reg[11]
    SLICE_X43Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.900 f  led[1]_i_4/O
                         net (fo=3, routed)           0.785     7.685    led[1]_i_4_n_0
    SLICE_X43Y54         LUT5 (Prop_lut5_I1_O)        0.124     7.809 r  cnt[0]_i_7/O
                         net (fo=23, routed)          1.051     8.861    cnt[0]_i_7_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.985 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.174    cnt[0]_i_2_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.724 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.724    cnt_reg[0]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.841 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.841    cnt_reg[4]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.958 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.958    cnt_reg[8]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.075 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.075    cnt_reg[12]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.314 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.314    cnt_reg[16]_i_1_n_5
    SLICE_X42Y55         FDCE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.566    24.996    sys_clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  cnt_reg[18]/C
                         clock pessimism              0.429    25.425    
                         clock uncertainty           -0.035    25.390    
    SLICE_X42Y55         FDCE (Setup_fdce_C_D)        0.109    25.499    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         25.499    
                         arrival time                         -10.314    
  -------------------------------------------------------------------
                         slack                                 15.185    

Slack (MET) :             15.205ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 2.010ns (41.495%)  route 2.834ns (58.505%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[11]/Q
                         net (fo=2, routed)           0.808     6.776    cnt_reg[11]
    SLICE_X43Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.900 f  led[1]_i_4/O
                         net (fo=3, routed)           0.785     7.685    led[1]_i_4_n_0
    SLICE_X43Y54         LUT5 (Prop_lut5_I1_O)        0.124     7.809 r  cnt[0]_i_7/O
                         net (fo=23, routed)          1.051     8.861    cnt[0]_i_7_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.985 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.174    cnt[0]_i_2_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.724 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.724    cnt_reg[0]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.841 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.841    cnt_reg[4]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.958 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.958    cnt_reg[8]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.075 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.075    cnt_reg[12]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.294 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.294    cnt_reg[16]_i_1_n_7
    SLICE_X42Y55         FDCE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.566    24.996    sys_clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  cnt_reg[16]/C
                         clock pessimism              0.429    25.425    
                         clock uncertainty           -0.035    25.390    
    SLICE_X42Y55         FDCE (Setup_fdce_C_D)        0.109    25.499    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         25.499    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                 15.205    

Slack (MET) :             15.218ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 1.997ns (41.338%)  route 2.834ns (58.662%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[11]/Q
                         net (fo=2, routed)           0.808     6.776    cnt_reg[11]
    SLICE_X43Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.900 f  led[1]_i_4/O
                         net (fo=3, routed)           0.785     7.685    led[1]_i_4_n_0
    SLICE_X43Y54         LUT5 (Prop_lut5_I1_O)        0.124     7.809 r  cnt[0]_i_7/O
                         net (fo=23, routed)          1.051     8.861    cnt[0]_i_7_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.985 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.174    cnt[0]_i_2_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.724 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.724    cnt_reg[0]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.841 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.841    cnt_reg[4]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.958 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.958    cnt_reg[8]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.281 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.281    cnt_reg[12]_i_1_n_6
    SLICE_X42Y54         FDCE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.566    24.996    sys_clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  cnt_reg[13]/C
                         clock pessimism              0.429    25.425    
                         clock uncertainty           -0.035    25.390    
    SLICE_X42Y54         FDCE (Setup_fdce_C_D)        0.109    25.499    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         25.499    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                 15.218    

Slack (MET) :             15.226ns  (required time - arrival time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.989ns (41.241%)  route 2.834ns (58.759%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.518     5.968 f  cnt_reg[11]/Q
                         net (fo=2, routed)           0.808     6.776    cnt_reg[11]
    SLICE_X43Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.900 f  led[1]_i_4/O
                         net (fo=3, routed)           0.785     7.685    led[1]_i_4_n_0
    SLICE_X43Y54         LUT5 (Prop_lut5_I1_O)        0.124     7.809 r  cnt[0]_i_7/O
                         net (fo=23, routed)          1.051     8.861    cnt[0]_i_7_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.985 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     9.174    cnt[0]_i_2_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.724 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.724    cnt_reg[0]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.841 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.841    cnt_reg[4]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.958 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.958    cnt_reg[8]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.273 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.273    cnt_reg[12]_i_1_n_4
    SLICE_X42Y54         FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.566    24.996    sys_clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  cnt_reg[15]/C
                         clock pessimism              0.429    25.425    
                         clock uncertainty           -0.035    25.390    
    SLICE_X42Y54         FDCE (Setup_fdce_C_D)        0.109    25.499    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         25.499    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                 15.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  cnt_reg[19]/Q
                         net (fo=2, routed)           0.148     1.852    cnt_reg[19]
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.897 r  cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.897    cnt[16]_i_2_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.961 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.961    cnt_reg[16]_i_1_n_4
    SLICE_X42Y55         FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X42Y55         FDCE (Hold_fdce_C_D)         0.134     1.674    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.591     1.541    sys_clk_IBUF_BUFG
    SLICE_X42Y51         FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDCE (Prop_fdce_C_Q)         0.164     1.705 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.148     1.853    cnt_reg[3]
    SLICE_X42Y51         LUT6 (Prop_lut6_I0_O)        0.045     1.898 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     1.898    cnt[0]_i_3_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.962 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.962    cnt_reg[0]_i_1_n_4
    SLICE_X42Y51         FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     2.059    sys_clk_IBUF_BUFG
    SLICE_X42Y51         FDCE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.518     1.541    
    SLICE_X42Y51         FDCE (Hold_fdce_C_D)         0.134     1.675    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  cnt_reg[11]/Q
                         net (fo=2, routed)           0.149     1.854    cnt_reg[11]
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.899 r  cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.899    cnt[8]_i_2_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.963 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.963    cnt_reg[8]_i_1_n_4
    SLICE_X42Y53         FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X42Y53         FDCE (Hold_fdce_C_D)         0.134     1.674    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.591     1.541    sys_clk_IBUF_BUFG
    SLICE_X42Y52         FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDCE (Prop_fdce_C_Q)         0.164     1.705 r  cnt_reg[7]/Q
                         net (fo=2, routed)           0.149     1.855    cnt_reg[7]
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.045     1.900 r  cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.900    cnt[4]_i_2_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.964 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.964    cnt_reg[4]_i_1_n_4
    SLICE_X42Y52         FDCE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     2.059    sys_clk_IBUF_BUFG
    SLICE_X42Y52         FDCE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.518     1.541    
    SLICE_X42Y52         FDCE (Hold_fdce_C_D)         0.134     1.675    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.273ns (63.149%)  route 0.159ns (36.851%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  cnt_reg[15]/Q
                         net (fo=3, routed)           0.159     1.864    cnt_reg[15]
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.045     1.909 r  cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     1.909    cnt[12]_i_2_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.973 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.973    cnt_reg[12]_i_1_n_4
    SLICE_X42Y54         FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  cnt_reg[15]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X42Y54         FDCE (Hold_fdce_C_D)         0.134     1.674    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.275ns (60.671%)  route 0.178ns (39.329%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDCE (Prop_fdce_C_Q)         0.164     1.704 f  cnt_reg[22]/Q
                         net (fo=26, routed)          0.178     1.883    cnt_reg[22]
    SLICE_X42Y55         LUT6 (Prop_lut6_I3_O)        0.045     1.928 r  cnt[16]_i_4/O
                         net (fo=1, routed)           0.000     1.928    cnt[16]_i_4_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.994 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.994    cnt_reg[16]_i_1_n_6
    SLICE_X42Y55         FDCE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  cnt_reg[17]/C
                         clock pessimism             -0.502     1.556    
    SLICE_X42Y55         FDCE (Hold_fdce_C_D)         0.134     1.690    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.254ns (61.512%)  route 0.159ns (38.488%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  cnt_reg[17]/Q
                         net (fo=2, routed)           0.060     1.764    cnt_reg[17]
    SLICE_X43Y55         LUT5 (Prop_lut5_I1_O)        0.045     1.809 r  led[1]_i_6/O
                         net (fo=26, routed)          0.099     1.908    led[1]_i_6_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I3_O)        0.045     1.953 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000     1.953    led[0]_i_1_n_0
    SLICE_X43Y55         FDCE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  led_reg[0]/C
                         clock pessimism             -0.505     1.553    
    SLICE_X43Y55         FDCE (Hold_fdce_C_D)         0.092     1.645    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.279ns (60.749%)  route 0.180ns (39.251%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDCE (Prop_fdce_C_Q)         0.164     1.704 f  cnt_reg[22]/Q
                         net (fo=26, routed)          0.180     1.885    cnt_reg[22]
    SLICE_X42Y55         LUT4 (Prop_lut4_I2_O)        0.045     1.930 r  cnt[16]_i_5/O
                         net (fo=1, routed)           0.000     1.930    cnt[16]_i_5_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.000 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.000    cnt_reg[16]_i_1_n_7
    SLICE_X42Y55         FDCE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  cnt_reg[16]/C
                         clock pessimism             -0.502     1.556    
    SLICE_X42Y55         FDCE (Hold_fdce_C_D)         0.134     1.690    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.254ns (61.363%)  route 0.160ns (38.637%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  cnt_reg[17]/Q
                         net (fo=2, routed)           0.060     1.764    cnt_reg[17]
    SLICE_X43Y55         LUT5 (Prop_lut5_I1_O)        0.045     1.809 r  led[1]_i_6/O
                         net (fo=26, routed)          0.100     1.909    led[1]_i_6_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I3_O)        0.045     1.954 r  led[1]_i_1/O
                         net (fo=1, routed)           0.000     1.954    led[1]_i_1_n_0
    SLICE_X43Y55         FDCE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  led_reg[1]/C
                         clock pessimism             -0.505     1.553    
    SLICE_X43Y55         FDCE (Hold_fdce_C_D)         0.091     1.644    led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.274ns (59.446%)  route 0.187ns (40.554%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.164     1.704 f  cnt_reg[16]/Q
                         net (fo=25, routed)          0.187     1.891    cnt_reg[16]
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.936 r  cnt[12]_i_3/O
                         net (fo=1, routed)           0.000     1.936    cnt[12]_i_3_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.001 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.001    cnt_reg[12]_i_1_n_5
    SLICE_X42Y54         FDCE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  cnt_reg[14]/C
                         clock pessimism             -0.502     1.556    
    SLICE_X42Y54         FDCE (Hold_fdce_C_D)         0.134     1.690    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y51   cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y53   cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y53   cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y54   cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y54   cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y54   cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y54   cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y55   cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y55   cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y51   cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y53   cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y53   cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y54   cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y54   cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y54   cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y54   cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y55   cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y55   cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y55   cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y51   cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y51   cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y53   cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y53   cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y53   cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y53   cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y54   cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y54   cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y54   cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y54   cnt_reg[13]/C



