Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Oct  9 17:40:30 2024
| Host         : Kristian-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_basicIO_timing_summary_routed.rpt -pb fpga_basicIO_timing_summary_routed.pb -rpx fpga_basicIO_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_basicIO
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                               Violations  
--------  --------  ----------------------------------------  ----------  
SYNTH-10  Warning   Wide multiplier                           6           
XDCH-2    Warning   Same min and max delay values on IO port  45          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.863        0.000                      0                  647        0.117        0.000                      0                  647       24.500        0.000                       0                   133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        35.863        0.000                      0                  647        0.117        0.000                      0                  647       24.500        0.000                       0                   133  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       35.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.863ns  (required time - arrival time)
  Source:                 Inst_circuito/u_memOut/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dataOUT[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 5.959ns (66.336%)  route 3.024ns (33.664%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.598     5.119    Inst_circuito/u_memOut/MEM_out/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  Inst_circuito/u_memOut/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.573 r  Inst_circuito/u_memOut/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/DOADO[3]
                         net (fo=1, routed)           3.024    10.597    dataOUT_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         3.505    14.101 r  dataOUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.101    dataOUT[3]
    U16                                                               r  dataOUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -14.101    
  -------------------------------------------------------------------
                         slack                                 35.863    

Slack (MET) :             35.869ns  (required time - arrival time)
  Source:                 Inst_circuito/u_memOut/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dataOUT[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 5.955ns (66.332%)  route 3.022ns (33.668%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.598     5.119    Inst_circuito/u_memOut/MEM_out/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  Inst_circuito/u_memOut/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.573 r  Inst_circuito/u_memOut/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/DOADO[1]
                         net (fo=1, routed)           3.022    10.595    dataOUT_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         3.501    14.096 r  dataOUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.096    dataOUT[1]
    V14                                                               r  dataOUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -14.096    
  -------------------------------------------------------------------
                         slack                                 35.869    

Slack (MET) :             35.885ns  (required time - arrival time)
  Source:                 Inst_circuito/u_memOut/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dataOUT[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.961ns  (logic 5.960ns (66.511%)  route 3.001ns (33.489%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.598     5.119    Inst_circuito/u_memOut/MEM_out/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  Inst_circuito/u_memOut/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.573 r  Inst_circuito/u_memOut/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/DOADO[0]
                         net (fo=1, routed)           3.001    10.574    dataOUT_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         3.506    14.080 r  dataOUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.080    dataOUT[0]
    U14                                                               r  dataOUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -14.080    
  -------------------------------------------------------------------
                         slack                                 35.885    

Slack (MET) :             35.915ns  (required time - arrival time)
  Source:                 Inst_circuito/inst_control/output_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            addr[9]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.905ns  (logic 4.029ns (45.247%)  route 4.876ns (54.753%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.623     5.144    Inst_circuito/inst_control/clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  Inst_circuito/inst_control/output_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  Inst_circuito/inst_control/output_counter_reg[9]/Q
                         net (fo=4, routed)           4.876    10.538    addr_OBUF[9]
    M1                   OBUF (Prop_obuf_I_O)         3.511    14.049 r  addr_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.049    addr[9]
    M1                                                                r  addr[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -14.049    
  -------------------------------------------------------------------
                         slack                                 35.915    

Slack (MET) :             35.929ns  (required time - arrival time)
  Source:                 Inst_circuito/inst_control/output_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            addr[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.890ns  (logic 3.974ns (44.701%)  route 4.916ns (55.299%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.624     5.145    Inst_circuito/inst_control/clk_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  Inst_circuito/inst_control/output_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Inst_circuito/inst_control/output_counter_reg[5]/Q
                         net (fo=8, routed)           4.916    10.518    addr_OBUF[5]
    P3                   OBUF (Prop_obuf_I_O)         3.518    14.036 r  addr_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.036    addr[5]
    P3                                                                r  addr[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -14.036    
  -------------------------------------------------------------------
                         slack                                 35.929    

Slack (MET) :             36.017ns  (required time - arrival time)
  Source:                 Inst_circuito/inst_control/output_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            addr[7]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.801ns  (logic 4.104ns (46.630%)  route 4.697ns (53.370%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.626     5.147    Inst_circuito/inst_control/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  Inst_circuito/inst_control/output_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  Inst_circuito/inst_control/output_counter_reg[7]/Q
                         net (fo=6, routed)           4.697    10.263    addr_OBUF[7]
    N1                   OBUF (Prop_obuf_I_O)         3.685    13.948 r  addr_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.948    addr[7]
    N1                                                                r  addr[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -13.948    
  -------------------------------------------------------------------
                         slack                                 36.017    

Slack (MET) :             36.034ns  (required time - arrival time)
  Source:                 Inst_circuito/u_memOut/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dataOUT[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.812ns  (logic 5.959ns (67.617%)  route 2.854ns (32.383%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.598     5.119    Inst_circuito/u_memOut/MEM_out/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  Inst_circuito/u_memOut/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.573 r  Inst_circuito/u_memOut/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/DOADO[5]
                         net (fo=1, routed)           2.854    10.426    dataOUT_OBUF[5]
    W14                  OBUF (Prop_obuf_I_O)         3.505    13.931 r  dataOUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.931    dataOUT[5]
    W14                                                               r  dataOUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -13.931    
  -------------------------------------------------------------------
                         slack                                 36.034    

Slack (MET) :             36.034ns  (required time - arrival time)
  Source:                 Inst_circuito/u_memOut/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dataOUT[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.812ns  (logic 5.958ns (67.616%)  route 2.854ns (32.384%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.598     5.119    Inst_circuito/u_memOut/MEM_out/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  Inst_circuito/u_memOut/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.573 r  Inst_circuito/u_memOut/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/DOADO[2]
                         net (fo=1, routed)           2.854    10.426    dataOUT_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         3.504    13.930 r  dataOUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.930    dataOUT[2]
    V13                                                               r  dataOUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -13.930    
  -------------------------------------------------------------------
                         slack                                 36.034    

Slack (MET) :             36.062ns  (required time - arrival time)
  Source:                 Inst_circuito/inst_control/output_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            addr[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.755ns  (logic 3.963ns (45.269%)  route 4.792ns (54.731%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.626     5.147    Inst_circuito/inst_control/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  Inst_circuito/inst_control/output_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  Inst_circuito/inst_control/output_counter_reg[6]/Q
                         net (fo=7, routed)           4.792    10.395    addr_OBUF[6]
    N3                   OBUF (Prop_obuf_I_O)         3.507    13.902 r  addr_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.902    addr[6]
    N3                                                                r  addr[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -13.902    
  -------------------------------------------------------------------
                         slack                                 36.062    

Slack (MET) :             36.066ns  (required time - arrival time)
  Source:                 Inst_circuito/u_memOut/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dataOUT[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.780ns  (logic 5.968ns (67.980%)  route 2.811ns (32.020%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.598     5.119    Inst_circuito/u_memOut/MEM_out/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  Inst_circuito/u_memOut/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.573 r  Inst_circuito/u_memOut/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/DOADO[4]
                         net (fo=1, routed)           2.811    10.384    dataOUT_OBUF[4]
    U15                  OBUF (Prop_obuf_I_O)         3.514    13.899 r  dataOUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.899    dataOUT[4]
    U15                                                               r  dataOUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -13.899    
  -------------------------------------------------------------------
                         slack                                 36.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Inst_circuito/inst_control/input_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inst_circuito/u_memIN/MEM_in1/ramb_bl.ramb36_sin_bl.ram36_bl/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.552%)  route 0.215ns (60.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.559     1.442    Inst_circuito/inst_control/clk_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  Inst_circuito/inst_control/input_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Inst_circuito/inst_control/input_counter_reg[1]/Q
                         net (fo=9, routed)           0.215     1.799    Inst_circuito/u_memIN/MEM_in1/addr[1]
    RAMB36_X0Y3          RAMB36E1                                     r  Inst_circuito/u_memIN/MEM_in1/ramb_bl.ramb36_sin_bl.ram36_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.869     1.997    Inst_circuito/u_memIN/MEM_in1/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  Inst_circuito/u_memIN/MEM_in1/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.682    Inst_circuito/u_memIN/MEM_in1/ramb_bl.ramb36_sin_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Inst_circuito/inst_control/input_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inst_circuito/inst_control/input_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.559     1.442    Inst_circuito/inst_control/clk_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  Inst_circuito/inst_control/input_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Inst_circuito/inst_control/input_counter_reg[3]/Q
                         net (fo=7, routed)           0.088     1.672    Inst_circuito/inst_control/input_counter_reg[9]_0[3]
    SLICE_X8Y18          LUT6 (Prop_lut6_I4_O)        0.045     1.717 r  Inst_circuito/inst_control/input_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.717    Inst_circuito/inst_control/plusOp__0[5]
    SLICE_X8Y18          FDRE                                         r  Inst_circuito/inst_control/input_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.827     1.954    Inst_circuito/inst_control/clk_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  Inst_circuito/inst_control/input_counter_reg[5]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X8Y18          FDRE (Hold_fdre_C_D)         0.121     1.576    Inst_circuito/inst_control/input_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Inst_circuito/inst_datapath/r1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inst_circuito/u_memOut/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.251ns (55.617%)  route 0.200ns (44.383%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.554     1.437    Inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  Inst_circuito/inst_datapath/r1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  Inst_circuito/inst_datapath/r1_reg[14]/Q
                         net (fo=2, routed)           0.065     1.643    Inst_circuito/inst_datapath/r1[14]
    SLICE_X8Y26          LUT6 (Prop_lut6_I1_O)        0.045     1.688 r  Inst_circuito/inst_datapath/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     1.688    Inst_circuito/inst_datapath/i__carry__2_i_6_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.753 r  Inst_circuito/inst_datapath/_inferred__2/i__carry__2/O[2]
                         net (fo=4, routed)           0.135     1.888    Inst_circuito/u_memOut/MEM_out/res_sig[14]
    RAMB36_X0Y5          RAMB36E1                                     r  Inst_circuito/u_memOut/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.866     1.994    Inst_circuito/u_memOut/MEM_out/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  Inst_circuito/u_memOut/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
                         clock pessimism             -0.498     1.496    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.233     1.729    Inst_circuito/u_memOut/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Inst_circuito/inst_datapath/r1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inst_circuito/u_memOut/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.256ns (51.433%)  route 0.242ns (48.567%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.554     1.437    Inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  Inst_circuito/inst_datapath/r1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  Inst_circuito/inst_datapath/r1_reg[12]/Q
                         net (fo=2, routed)           0.099     1.677    Inst_circuito/inst_datapath/r1[12]
    SLICE_X8Y26          LUT6 (Prop_lut6_I1_O)        0.045     1.722 r  Inst_circuito/inst_datapath/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000     1.722    Inst_circuito/inst_datapath/i__carry__2_i_8_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.792 r  Inst_circuito/inst_datapath/_inferred__2/i__carry__2/O[0]
                         net (fo=4, routed)           0.142     1.935    Inst_circuito/u_memOut/MEM_out/res_sig[12]
    RAMB36_X0Y5          RAMB36E1                                     r  Inst_circuito/u_memOut/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.866     1.994    Inst_circuito/u_memOut/MEM_out/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  Inst_circuito/u_memOut/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
                         clock pessimism             -0.498     1.496    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.236     1.732    Inst_circuito/u_memOut/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Inst_circuito/inst_control/output_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inst_circuito/inst_control/output_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.783%)  route 0.166ns (47.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.587     1.470    Inst_circuito/inst_control/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  Inst_circuito/inst_control/output_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Inst_circuito/inst_control/output_counter_reg[8]/Q
                         net (fo=5, routed)           0.166     1.778    Inst_circuito/inst_control/output_counter_reg[9]_0[8]
    SLICE_X6Y30          LUT5 (Prop_lut5_I0_O)        0.045     1.823 r  Inst_circuito/inst_control/output_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.823    Inst_circuito/inst_control/plusOp[9]
    SLICE_X6Y30          FDRE                                         r  Inst_circuito/inst_control/output_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.854     1.981    Inst_circuito/inst_control/clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  Inst_circuito/inst_control/output_counter_reg[9]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.121     1.603    Inst_circuito/inst_control/output_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Inst_circuito/inst_control/input_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inst_circuito/u_memIN/MEM_in2/ramb_bl.ramb36_sin_bl.ram36_bl/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.048%)  route 0.291ns (63.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.559     1.442    Inst_circuito/inst_control/clk_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  Inst_circuito/inst_control/input_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.164     1.606 r  Inst_circuito/inst_control/input_counter_reg[6]/Q
                         net (fo=7, routed)           0.291     1.897    Inst_circuito/u_memIN/MEM_in2/addr[6]
    RAMB36_X0Y4          RAMB36E1                                     r  Inst_circuito/u_memIN/MEM_in2/ramb_bl.ramb36_sin_bl.ram36_bl/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.863     1.991    Inst_circuito/u_memIN/MEM_in2/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  Inst_circuito/u_memIN/MEM_in2/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.676    Inst_circuito/u_memIN/MEM_in2/ramb_bl.ramb36_sin_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Inst_circuito/inst_control/input_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inst_circuito/u_memIN/MEM_in2/ramb_bl.ramb36_sin_bl.ram36_bl/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.789%)  route 0.317ns (69.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.559     1.442    Inst_circuito/inst_control/clk_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  Inst_circuito/inst_control/input_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Inst_circuito/inst_control/input_counter_reg[3]/Q
                         net (fo=7, routed)           0.317     1.900    Inst_circuito/u_memIN/MEM_in2/addr[3]
    RAMB36_X0Y4          RAMB36E1                                     r  Inst_circuito/u_memIN/MEM_in2/ramb_bl.ramb36_sin_bl.ram36_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.863     1.991    Inst_circuito/u_memIN/MEM_in2/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  Inst_circuito/u_memIN/MEM_in2/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.676    Inst_circuito/u_memIN/MEM_in2/ramb_bl.ramb36_sin_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Inst_circuito/inst_control/input_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inst_circuito/u_memIN/MEM_in2/ramb_bl.ramb36_sin_bl.ram36_bl/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.579%)  route 0.297ns (64.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.559     1.442    Inst_circuito/inst_control/clk_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  Inst_circuito/inst_control/input_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.164     1.606 r  Inst_circuito/inst_control/input_counter_reg[5]/Q
                         net (fo=5, routed)           0.297     1.903    Inst_circuito/u_memIN/MEM_in2/addr[5]
    RAMB36_X0Y4          RAMB36E1                                     r  Inst_circuito/u_memIN/MEM_in2/ramb_bl.ramb36_sin_bl.ram36_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.863     1.991    Inst_circuito/u_memIN/MEM_in2/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  Inst_circuito/u_memIN/MEM_in2/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.676    Inst_circuito/u_memIN/MEM_in2/ramb_bl.ramb36_sin_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Inst_circuito/inst_control/input_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inst_circuito/u_memIN/MEM_in2/ramb_bl.ramb36_sin_bl.ram36_bl/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.487%)  route 0.321ns (69.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.559     1.442    Inst_circuito/inst_control/clk_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  Inst_circuito/inst_control/input_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Inst_circuito/inst_control/input_counter_reg[1]/Q
                         net (fo=9, routed)           0.321     1.905    Inst_circuito/u_memIN/MEM_in2/addr[1]
    RAMB36_X0Y4          RAMB36E1                                     r  Inst_circuito/u_memIN/MEM_in2/ramb_bl.ramb36_sin_bl.ram36_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.863     1.991    Inst_circuito/u_memIN/MEM_in2/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  Inst_circuito/u_memIN/MEM_in2/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.676    Inst_circuito/u_memIN/MEM_in2/ramb_bl.ramb36_sin_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Inst_circuito/inst_control/input_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inst_circuito/u_memIN/MEM_in2/ramb_bl.ramb36_sin_bl.ram36_bl/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.962%)  route 0.305ns (65.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.559     1.442    Inst_circuito/inst_control/clk_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  Inst_circuito/inst_control/input_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.164     1.606 r  Inst_circuito/inst_control/input_counter_reg[8]/Q
                         net (fo=5, routed)           0.305     1.911    Inst_circuito/u_memIN/MEM_in2/addr[8]
    RAMB36_X0Y4          RAMB36E1                                     r  Inst_circuito/u_memIN/MEM_in2/ramb_bl.ramb36_sin_bl.ram36_bl/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.863     1.991    Inst_circuito/u_memIN/MEM_in2/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  Inst_circuito/u_memIN/MEM_in2/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.676    Inst_circuito/u_memIN/MEM_in2/ramb_bl.ramb36_sin_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y6    Inst_circuito/u_memIN/MEM_in0/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y3    Inst_circuito/u_memIN/MEM_in1/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y4    Inst_circuito/u_memIN/MEM_in2/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y5    Inst_circuito/u_memOut/MEM_out/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X7Y30    Inst_circuito/inst_control/FSM_onehot_currstate_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X7Y30    Inst_circuito/inst_control/FSM_onehot_currstate_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X6Y31    Inst_circuito/inst_control/FSM_onehot_currstate_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X9Y29    Inst_circuito/inst_control/FSM_onehot_currstate_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X9Y30    Inst_circuito/inst_control/FSM_onehot_currstate_reg[4]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X7Y30    Inst_circuito/inst_control/FSM_onehot_currstate_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X7Y30    Inst_circuito/inst_control/FSM_onehot_currstate_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y30    Inst_circuito/inst_control/FSM_onehot_currstate_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y30    Inst_circuito/inst_control/FSM_onehot_currstate_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X6Y31    Inst_circuito/inst_control/FSM_onehot_currstate_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X6Y31    Inst_circuito/inst_control/FSM_onehot_currstate_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y29    Inst_circuito/inst_control/FSM_onehot_currstate_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y29    Inst_circuito/inst_control/FSM_onehot_currstate_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y30    Inst_circuito/inst_control/FSM_onehot_currstate_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y30    Inst_circuito/inst_control/FSM_onehot_currstate_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X7Y30    Inst_circuito/inst_control/FSM_onehot_currstate_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X7Y30    Inst_circuito/inst_control/FSM_onehot_currstate_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y30    Inst_circuito/inst_control/FSM_onehot_currstate_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y30    Inst_circuito/inst_control/FSM_onehot_currstate_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X6Y31    Inst_circuito/inst_control/FSM_onehot_currstate_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X6Y31    Inst_circuito/inst_control/FSM_onehot_currstate_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y29    Inst_circuito/inst_control/FSM_onehot_currstate_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y29    Inst_circuito/inst_control/FSM_onehot_currstate_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y30    Inst_circuito/inst_control/FSM_onehot_currstate_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y30    Inst_circuito/inst_control/FSM_onehot_currstate_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                            (internal pin)
  Destination:            Inst_circuito/inst_datapath/r3_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.235ns  (logic 4.950ns (68.420%)  route 2.285ns (31.580%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Inst_circuito/inst_datapath/mul1_out_64__0__0_n_24
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[8])
                                                      3.639     3.641 r  Inst_circuito/inst_datapath/mul1_out_64__1/P[8]
                         net (fo=4, routed)           1.471     5.112    Inst_circuito/inst_datapath/mul1_out_64__1_n_97
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     5.236 r  Inst_circuito/inst_datapath/mul1_out_64_carry__1_i_3/O
                         net (fo=1, routed)           0.000     5.236    Inst_circuito/inst_datapath/mul1_out_64_carry__1_i_3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.786 r  Inst_circuito/inst_datapath/mul1_out_64_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.786    Inst_circuito/inst_datapath/mul1_out_64_carry__1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.120 r  Inst_circuito/inst_datapath/mul1_out_64_carry__2/O[1]
                         net (fo=1, routed)           0.812     6.932    Inst_circuito/inst_control/mul1_out_64[13]
    SLICE_X9Y33          LUT5 (Prop_lut5_I2_O)        0.303     7.235 r  Inst_circuito/inst_control/r3[29]_i_1/O
                         net (fo=1, routed)           0.000     7.235    Inst_circuito/inst_datapath/r3_reg[31]_2[29]
    SLICE_X9Y33          FDRE                                         r  Inst_circuito/inst_datapath/r3_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.443     4.784    Inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X9Y33          FDRE                                         r  Inst_circuito/inst_datapath/r3_reg[29]/C

Slack:                    inf
  Source:                 Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                            (internal pin)
  Destination:            Inst_circuito/inst_datapath/r3_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.181ns  (logic 4.854ns (67.591%)  route 2.327ns (32.409%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Inst_circuito/inst_datapath/mul1_out_64__0__0_n_24
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[8])
                                                      3.639     3.641 r  Inst_circuito/inst_datapath/mul1_out_64__1/P[8]
                         net (fo=4, routed)           1.471     5.112    Inst_circuito/inst_datapath/mul1_out_64__1_n_97
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     5.236 r  Inst_circuito/inst_datapath/mul1_out_64_carry__1_i_3/O
                         net (fo=1, routed)           0.000     5.236    Inst_circuito/inst_datapath/mul1_out_64_carry__1_i_3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.786 r  Inst_circuito/inst_datapath/mul1_out_64_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.786    Inst_circuito/inst_datapath/mul1_out_64_carry__1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.025 r  Inst_circuito/inst_datapath/mul1_out_64_carry__2/O[2]
                         net (fo=1, routed)           0.855     6.879    Inst_circuito/inst_control/mul1_out_64[14]
    SLICE_X9Y33          LUT5 (Prop_lut5_I2_O)        0.302     7.181 r  Inst_circuito/inst_control/r3[30]_i_1/O
                         net (fo=1, routed)           0.000     7.181    Inst_circuito/inst_datapath/r3_reg[31]_2[30]
    SLICE_X9Y33          FDRE                                         r  Inst_circuito/inst_datapath/r3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.443     4.784    Inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X9Y33          FDRE                                         r  Inst_circuito/inst_datapath/r3_reg[30]/C

Slack:                    inf
  Source:                 Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                            (internal pin)
  Destination:            Inst_circuito/inst_datapath/r3_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.136ns  (logic 4.950ns (69.368%)  route 2.186ns (30.632%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Inst_circuito/inst_datapath/mul1_out_64__0__0_n_24
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[4])
                                                      3.639     3.641 r  Inst_circuito/inst_datapath/mul1_out_64__1/P[4]
                         net (fo=4, routed)           1.357     4.998    Inst_circuito/inst_datapath/mul1_out_64__1_n_101
    SLICE_X9Y30          LUT2 (Prop_lut2_I0_O)        0.124     5.122 r  Inst_circuito/inst_datapath/mul1_out_64_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.122    Inst_circuito/inst_datapath/mul1_out_64_carry__0_i_3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.672 r  Inst_circuito/inst_datapath/mul1_out_64_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.672    Inst_circuito/inst_datapath/mul1_out_64_carry__0_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.006 r  Inst_circuito/inst_datapath/mul1_out_64_carry__1/O[1]
                         net (fo=1, routed)           0.827     6.833    Inst_circuito/inst_control/mul1_out_64[9]
    SLICE_X8Y33          LUT5 (Prop_lut5_I2_O)        0.303     7.136 r  Inst_circuito/inst_control/r3[25]_i_1/O
                         net (fo=1, routed)           0.000     7.136    Inst_circuito/inst_datapath/r3_reg[31]_2[25]
    SLICE_X8Y33          FDRE                                         r  Inst_circuito/inst_datapath/r3_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.443     4.784    Inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X8Y33          FDRE                                         r  Inst_circuito/inst_datapath/r3_reg[25]/C

Slack:                    inf
  Source:                 Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                            (internal pin)
  Destination:            Inst_circuito/inst_datapath/r3_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.932ns  (logic 4.932ns (71.148%)  route 2.000ns (28.852%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Inst_circuito/inst_datapath/mul1_out_64__0__0_n_24
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[4])
                                                      3.639     3.641 r  Inst_circuito/inst_datapath/mul1_out_64__1/P[4]
                         net (fo=4, routed)           1.357     4.998    Inst_circuito/inst_datapath/mul1_out_64__1_n_101
    SLICE_X9Y30          LUT2 (Prop_lut2_I0_O)        0.124     5.122 r  Inst_circuito/inst_datapath/mul1_out_64_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.122    Inst_circuito/inst_datapath/mul1_out_64_carry__0_i_3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.672 r  Inst_circuito/inst_datapath/mul1_out_64_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.672    Inst_circuito/inst_datapath/mul1_out_64_carry__0_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.985 r  Inst_circuito/inst_datapath/mul1_out_64_carry__1/O[3]
                         net (fo=1, routed)           0.641     6.626    Inst_circuito/inst_control/mul1_out_64[11]
    SLICE_X8Y31          LUT5 (Prop_lut5_I2_O)        0.306     6.932 r  Inst_circuito/inst_control/r3[27]_i_1/O
                         net (fo=1, routed)           0.000     6.932    Inst_circuito/inst_datapath/r3_reg[31]_2[27]
    SLICE_X8Y31          FDRE                                         r  Inst_circuito/inst_datapath/r3_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.440     4.781    Inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X8Y31          FDRE                                         r  Inst_circuito/inst_datapath/r3_reg[27]/C

Slack:                    inf
  Source:                 Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                            (internal pin)
  Destination:            Inst_circuito/inst_datapath/mul2_out_64__1/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.894ns  (logic 4.875ns (70.715%)  route 2.019ns (29.285%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Inst_circuito/inst_datapath/mul1_out_64__0__0_n_24
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Inst_circuito/inst_datapath/mul1_out_64__1/P[0]
                         net (fo=4, routed)           1.205     4.846    Inst_circuito/inst_datapath/mul1_out_64__1_n_105
    SLICE_X11Y29         LUT4 (Prop_lut4_I3_O)        0.124     4.970 r  Inst_circuito/inst_datapath/mul2_out_64_i_42/O
                         net (fo=1, routed)           0.000     4.970    Inst_circuito/inst_datapath/mul2_out_64_i_42_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.520 r  Inst_circuito/inst_datapath/mul2_out_64_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.520    Inst_circuito/inst_datapath/mul2_out_64_i_20_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.634 r  Inst_circuito/inst_datapath/mul2_out_64__1_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.634    Inst_circuito/inst_datapath/mul2_out_64__1_i_3_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.748 r  Inst_circuito/inst_datapath/mul2_out_64__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.748    Inst_circuito/inst_datapath/mul2_out_64__1_i_2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.082 r  Inst_circuito/inst_datapath/mul2_out_64__1_i_1/O[1]
                         net (fo=1, routed)           0.812     6.894    Inst_circuito/inst_datapath/mul2_out_64__1_i_1_n_6
    DSP48_X0Y10          DSP48E1                                      r  Inst_circuito/inst_datapath/mul2_out_64__1/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.526     4.867    Inst_circuito/inst_datapath/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  Inst_circuito/inst_datapath/mul2_out_64__1/CLK

Slack:                    inf
  Source:                 Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                            (internal pin)
  Destination:            Inst_circuito/inst_datapath/r3_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.830ns  (logic 4.932ns (72.207%)  route 1.898ns (27.793%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Inst_circuito/inst_datapath/mul1_out_64__0__0_n_24
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[8])
                                                      3.639     3.641 r  Inst_circuito/inst_datapath/mul1_out_64__1/P[8]
                         net (fo=4, routed)           1.471     5.112    Inst_circuito/inst_datapath/mul1_out_64__1_n_97
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     5.236 r  Inst_circuito/inst_datapath/mul1_out_64_carry__1_i_3/O
                         net (fo=1, routed)           0.000     5.236    Inst_circuito/inst_datapath/mul1_out_64_carry__1_i_3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.786 r  Inst_circuito/inst_datapath/mul1_out_64_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.786    Inst_circuito/inst_datapath/mul1_out_64_carry__1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.099 r  Inst_circuito/inst_datapath/mul1_out_64_carry__2/O[3]
                         net (fo=1, routed)           0.426     6.524    Inst_circuito/inst_control/mul1_out_64[15]
    SLICE_X8Y32          LUT5 (Prop_lut5_I2_O)        0.306     6.830 r  Inst_circuito/inst_control/r3[31]_i_2/O
                         net (fo=1, routed)           0.000     6.830    Inst_circuito/inst_datapath/r3_reg[31]_2[31]
    SLICE_X8Y32          FDRE                                         r  Inst_circuito/inst_datapath/r3_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.442     4.783    Inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X8Y32          FDRE                                         r  Inst_circuito/inst_datapath/r3_reg[31]/C

Slack:                    inf
  Source:                 Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                            (internal pin)
  Destination:            Inst_circuito/inst_datapath/mul2_out_64__1/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.769ns  (logic 4.854ns (71.709%)  route 1.915ns (28.291%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Inst_circuito/inst_datapath/mul1_out_64__0__0_n_24
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Inst_circuito/inst_datapath/mul1_out_64__1/P[0]
                         net (fo=4, routed)           1.205     4.846    Inst_circuito/inst_datapath/mul1_out_64__1_n_105
    SLICE_X11Y29         LUT4 (Prop_lut4_I3_O)        0.124     4.970 r  Inst_circuito/inst_datapath/mul2_out_64_i_42/O
                         net (fo=1, routed)           0.000     4.970    Inst_circuito/inst_datapath/mul2_out_64_i_42_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.520 r  Inst_circuito/inst_datapath/mul2_out_64_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.520    Inst_circuito/inst_datapath/mul2_out_64_i_20_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.634 r  Inst_circuito/inst_datapath/mul2_out_64__1_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.634    Inst_circuito/inst_datapath/mul2_out_64__1_i_3_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.748 r  Inst_circuito/inst_datapath/mul2_out_64__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.748    Inst_circuito/inst_datapath/mul2_out_64__1_i_2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.061 r  Inst_circuito/inst_datapath/mul2_out_64__1_i_1/O[3]
                         net (fo=4, routed)           0.708     6.769    Inst_circuito/inst_datapath/mul2_out_64__1_i_1_n_4
    DSP48_X0Y10          DSP48E1                                      r  Inst_circuito/inst_datapath/mul2_out_64__1/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.526     4.867    Inst_circuito/inst_datapath/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  Inst_circuito/inst_datapath/mul2_out_64__1/CLK

Slack:                    inf
  Source:                 Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                            (internal pin)
  Destination:            Inst_circuito/inst_datapath/mul2_out_64__1/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.769ns  (logic 4.854ns (71.709%)  route 1.915ns (28.291%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Inst_circuito/inst_datapath/mul1_out_64__0__0_n_24
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  Inst_circuito/inst_datapath/mul1_out_64__1/P[0]
                         net (fo=4, routed)           1.205     4.846    Inst_circuito/inst_datapath/mul1_out_64__1_n_105
    SLICE_X11Y29         LUT4 (Prop_lut4_I3_O)        0.124     4.970 r  Inst_circuito/inst_datapath/mul2_out_64_i_42/O
                         net (fo=1, routed)           0.000     4.970    Inst_circuito/inst_datapath/mul2_out_64_i_42_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.520 r  Inst_circuito/inst_datapath/mul2_out_64_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.520    Inst_circuito/inst_datapath/mul2_out_64_i_20_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.634 r  Inst_circuito/inst_datapath/mul2_out_64__1_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.634    Inst_circuito/inst_datapath/mul2_out_64__1_i_3_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.748 r  Inst_circuito/inst_datapath/mul2_out_64__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.748    Inst_circuito/inst_datapath/mul2_out_64__1_i_2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.061 r  Inst_circuito/inst_datapath/mul2_out_64__1_i_1/O[3]
                         net (fo=4, routed)           0.708     6.769    Inst_circuito/inst_datapath/mul2_out_64__1_i_1_n_4
    DSP48_X0Y10          DSP48E1                                      r  Inst_circuito/inst_datapath/mul2_out_64__1/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.526     4.867    Inst_circuito/inst_datapath/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  Inst_circuito/inst_datapath/mul2_out_64__1/CLK

Slack:                    inf
  Source:                 Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                            (internal pin)
  Destination:            Inst_circuito/inst_datapath/r3_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.747ns  (logic 4.834ns (71.651%)  route 1.913ns (28.349%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Inst_circuito/inst_datapath/mul1_out_64__0__0_n_24
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[8])
                                                      3.639     3.641 r  Inst_circuito/inst_datapath/mul1_out_64__1/P[8]
                         net (fo=4, routed)           1.471     5.112    Inst_circuito/inst_datapath/mul1_out_64__1_n_97
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     5.236 r  Inst_circuito/inst_datapath/mul1_out_64_carry__1_i_3/O
                         net (fo=1, routed)           0.000     5.236    Inst_circuito/inst_datapath/mul1_out_64_carry__1_i_3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.786 r  Inst_circuito/inst_datapath/mul1_out_64_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.786    Inst_circuito/inst_datapath/mul1_out_64_carry__1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.008 r  Inst_circuito/inst_datapath/mul1_out_64_carry__2/O[0]
                         net (fo=1, routed)           0.440     6.448    Inst_circuito/inst_control/mul1_out_64[12]
    SLICE_X8Y32          LUT5 (Prop_lut5_I2_O)        0.299     6.747 r  Inst_circuito/inst_control/r3[28]_i_1/O
                         net (fo=1, routed)           0.000     6.747    Inst_circuito/inst_datapath/r3_reg[31]_2[28]
    SLICE_X8Y32          FDRE                                         r  Inst_circuito/inst_datapath/r3_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.442     4.783    Inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X8Y32          FDRE                                         r  Inst_circuito/inst_datapath/r3_reg[28]/C

Slack:                    inf
  Source:                 Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                            (internal pin)
  Destination:            Inst_circuito/inst_datapath/r3_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.663ns  (logic 4.854ns (72.849%)  route 1.809ns (27.151%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Inst_circuito/inst_datapath/mul1_out_64__0__0_n_24
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[4])
                                                      3.639     3.641 r  Inst_circuito/inst_datapath/mul1_out_64__1/P[4]
                         net (fo=4, routed)           1.357     4.998    Inst_circuito/inst_datapath/mul1_out_64__1_n_101
    SLICE_X9Y30          LUT2 (Prop_lut2_I0_O)        0.124     5.122 r  Inst_circuito/inst_datapath/mul1_out_64_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.122    Inst_circuito/inst_datapath/mul1_out_64_carry__0_i_3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.672 r  Inst_circuito/inst_datapath/mul1_out_64_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.672    Inst_circuito/inst_datapath/mul1_out_64_carry__0_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.911 r  Inst_circuito/inst_datapath/mul1_out_64_carry__1/O[2]
                         net (fo=1, routed)           0.450     6.361    Inst_circuito/inst_control/mul1_out_64[10]
    SLICE_X8Y32          LUT5 (Prop_lut5_I2_O)        0.302     6.663 r  Inst_circuito/inst_control/r3[26]_i_1/O
                         net (fo=1, routed)           0.000     6.663    Inst_circuito/inst_datapath/r3_reg[31]_2[26]
    SLICE_X8Y32          FDRE                                         r  Inst_circuito/inst_datapath/r3_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.442     4.783    Inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X8Y32          FDRE                                         r  Inst_circuito/inst_datapath/r3_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                            (internal pin)
  Destination:            Inst_circuito/inst_datapath/r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.630ns (70.214%)  route 0.267ns (29.786%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Inst_circuito/inst_datapath/mul1_out_64__0__0_n_24
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[3])
                                                      0.521     0.523 r  Inst_circuito/inst_datapath/mul1_out_64__1/P[3]
                         net (fo=4, routed)           0.265     0.788    Inst_circuito/inst_datapath/mul1_out_64__1_n_102
    SLICE_X10Y29         LUT5 (Prop_lut5_I1_O)        0.045     0.833 r  Inst_circuito/inst_datapath/r1[20]_i_6/O
                         net (fo=1, routed)           0.000     0.833    Inst_circuito/inst_control/S[3]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.897 r  Inst_circuito/inst_control/r1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.897    Inst_circuito/inst_datapath/r1_reg[31]_1[20]
    SLICE_X10Y29         FDRE                                         r  Inst_circuito/inst_datapath/r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.825     1.952    Inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X10Y29         FDRE                                         r  Inst_circuito/inst_datapath/r1_reg[20]/C

Slack:                    inf
  Source:                 Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                            (internal pin)
  Destination:            Inst_circuito/inst_datapath/r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.632ns (70.367%)  route 0.266ns (29.633%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Inst_circuito/inst_datapath/mul1_out_64__0__0_n_24
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[5])
                                                      0.521     0.523 r  Inst_circuito/inst_datapath/mul1_out_64__1/P[5]
                         net (fo=4, routed)           0.264     0.787    Inst_circuito/inst_datapath/mul1_out_64__1_n_100
    SLICE_X10Y30         LUT5 (Prop_lut5_I1_O)        0.045     0.832 r  Inst_circuito/inst_datapath/r1[24]_i_8/O
                         net (fo=1, routed)           0.000     0.832    Inst_circuito/inst_control/r1_reg[24][1]
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.898 r  Inst_circuito/inst_control/r1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.898    Inst_circuito/inst_datapath/r1_reg[31]_1[22]
    SLICE_X10Y30         FDRE                                         r  Inst_circuito/inst_datapath/r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.826     1.953    Inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  Inst_circuito/inst_datapath/r1_reg[22]/C

Slack:                    inf
  Source:                 Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                            (internal pin)
  Destination:            Inst_circuito/inst_datapath/r1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.630ns (66.980%)  route 0.311ns (33.020%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Inst_circuito/inst_datapath/mul1_out_64__0__0_n_24
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[7])
                                                      0.521     0.523 r  Inst_circuito/inst_datapath/mul1_out_64__1/P[7]
                         net (fo=4, routed)           0.309     0.832    Inst_circuito/inst_datapath/mul1_out_64__1_n_98
    SLICE_X10Y30         LUT5 (Prop_lut5_I1_O)        0.045     0.877 r  Inst_circuito/inst_datapath/r1[24]_i_6/O
                         net (fo=1, routed)           0.000     0.877    Inst_circuito/inst_control/r1_reg[24][3]
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.941 r  Inst_circuito/inst_control/r1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.941    Inst_circuito/inst_datapath/r1_reg[31]_1[24]
    SLICE_X10Y30         FDRE                                         r  Inst_circuito/inst_datapath/r1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.826     1.953    Inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  Inst_circuito/inst_datapath/r1_reg[24]/C

Slack:                    inf
  Source:                 Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                            (internal pin)
  Destination:            Inst_circuito/inst_datapath/r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.630ns (66.980%)  route 0.311ns (33.020%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Inst_circuito/inst_datapath/mul1_out_64__0__0_n_24
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[11])
                                                      0.521     0.523 r  Inst_circuito/inst_datapath/mul1_out_64__1/P[11]
                         net (fo=4, routed)           0.309     0.832    Inst_circuito/inst_datapath/mul1_out_64__1_n_94
    SLICE_X10Y31         LUT5 (Prop_lut5_I1_O)        0.045     0.877 r  Inst_circuito/inst_datapath/r1[28]_i_6/O
                         net (fo=1, routed)           0.000     0.877    Inst_circuito/inst_control/r1_reg[28][3]
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.941 r  Inst_circuito/inst_control/r1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.941    Inst_circuito/inst_datapath/r1_reg[31]_1[28]
    SLICE_X10Y31         FDRE                                         r  Inst_circuito/inst_datapath/r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.827     1.954    Inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  Inst_circuito/inst_datapath/r1_reg[28]/C

Slack:                    inf
  Source:                 Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                            (internal pin)
  Destination:            Inst_circuito/inst_datapath/r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.631ns (65.991%)  route 0.325ns (34.009%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Inst_circuito/inst_datapath/mul1_out_64__0__0_n_24
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[6])
                                                      0.521     0.523 r  Inst_circuito/inst_datapath/mul1_out_64__1/P[6]
                         net (fo=4, routed)           0.323     0.846    Inst_circuito/inst_datapath/mul1_out_64__1_n_99
    SLICE_X10Y30         LUT5 (Prop_lut5_I1_O)        0.045     0.891 r  Inst_circuito/inst_datapath/r1[24]_i_7/O
                         net (fo=1, routed)           0.000     0.891    Inst_circuito/inst_control/r1_reg[24][2]
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.956 r  Inst_circuito/inst_control/r1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.956    Inst_circuito/inst_datapath/r1_reg[31]_1[23]
    SLICE_X10Y30         FDRE                                         r  Inst_circuito/inst_datapath/r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.826     1.953    Inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  Inst_circuito/inst_datapath/r1_reg[23]/C

Slack:                    inf
  Source:                 Inst_circuito/inst_datapath/mul2_out_64/ACOUT[29]
                            (internal pin)
  Destination:            Inst_circuito/inst_datapath/r4_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.973ns  (logic 0.629ns (64.619%)  route 0.344ns (35.381%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  Inst_circuito/inst_datapath/mul2_out_64/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Inst_circuito/inst_datapath/mul2_out_64_n_24
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[14])
                                                      0.521     0.523 r  Inst_circuito/inst_datapath/mul2_out_64__0/P[14]
                         net (fo=1, routed)           0.342     0.865    Inst_circuito/inst_datapath/mul2_out_64__0_n_91
    SLICE_X11Y27         LUT5 (Prop_lut5_I1_O)        0.045     0.910 r  Inst_circuito/inst_datapath/r4[31]_i_6/O
                         net (fo=1, routed)           0.000     0.910    Inst_circuito/inst_control/r4_reg[31]_0[3]
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.973 r  Inst_circuito/inst_control/r4_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.973    Inst_circuito/inst_datapath/r4_reg[31]_2[31]
    SLICE_X11Y27         FDRE                                         r  Inst_circuito/inst_datapath/r4_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.823     1.950    Inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  Inst_circuito/inst_datapath/r4_reg[31]/C

Slack:                    inf
  Source:                 Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                            (internal pin)
  Destination:            Inst_circuito/inst_datapath/r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.980ns  (logic 0.631ns (64.386%)  route 0.349ns (35.614%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Inst_circuito/inst_datapath/mul1_out_64__0__0_n_24
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[14])
                                                      0.521     0.523 r  Inst_circuito/inst_datapath/mul1_out_64__1/P[14]
                         net (fo=3, routed)           0.347     0.870    Inst_circuito/inst_datapath/mul1_out_64__1_n_91
    SLICE_X10Y32         LUT5 (Prop_lut5_I1_O)        0.045     0.915 r  Inst_circuito/inst_datapath/r1[31]_i_5/O
                         net (fo=1, routed)           0.000     0.915    Inst_circuito/inst_control/r1_reg[31][2]
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.980 r  Inst_circuito/inst_control/r1_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.980    Inst_circuito/inst_datapath/r1_reg[31]_1[31]
    SLICE_X10Y32         FDRE                                         r  Inst_circuito/inst_datapath/r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.828     1.955    Inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  Inst_circuito/inst_datapath/r1_reg[31]/C

Slack:                    inf
  Source:                 Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                            (internal pin)
  Destination:            Inst_circuito/inst_datapath/r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.986ns  (logic 0.636ns (64.507%)  route 0.350ns (35.493%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Inst_circuito/inst_datapath/mul1_out_64__0__0_n_24
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[12])
                                                      0.521     0.523 r  Inst_circuito/inst_datapath/mul1_out_64__1/P[12]
                         net (fo=4, routed)           0.348     0.871    Inst_circuito/inst_datapath/mul1_out_64__1_n_93
    SLICE_X10Y32         LUT5 (Prop_lut5_I1_O)        0.045     0.916 r  Inst_circuito/inst_datapath/r1[31]_i_7/O
                         net (fo=1, routed)           0.000     0.916    Inst_circuito/inst_control/r1_reg[31][0]
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.986 r  Inst_circuito/inst_control/r1_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.986    Inst_circuito/inst_datapath/r1_reg[31]_1[29]
    SLICE_X10Y32         FDRE                                         r  Inst_circuito/inst_datapath/r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.828     1.955    Inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  Inst_circuito/inst_datapath/r1_reg[29]/C

Slack:                    inf
  Source:                 Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                            (internal pin)
  Destination:            Inst_circuito/inst_datapath/r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.631ns (63.510%)  route 0.363ns (36.490%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Inst_circuito/inst_datapath/mul1_out_64__0__0_n_24
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[2])
                                                      0.521     0.523 r  Inst_circuito/inst_datapath/mul1_out_64__1/P[2]
                         net (fo=4, routed)           0.361     0.884    Inst_circuito/inst_datapath/mul1_out_64__1_n_103
    SLICE_X10Y29         LUT5 (Prop_lut5_I1_O)        0.045     0.929 r  Inst_circuito/inst_datapath/r1[20]_i_7/O
                         net (fo=1, routed)           0.000     0.929    Inst_circuito/inst_control/S[2]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.994 r  Inst_circuito/inst_control/r1_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.994    Inst_circuito/inst_datapath/r1_reg[31]_1[19]
    SLICE_X10Y29         FDRE                                         r  Inst_circuito/inst_datapath/r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.825     1.952    Inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X10Y29         FDRE                                         r  Inst_circuito/inst_datapath/r1_reg[19]/C

Slack:                    inf
  Source:                 Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                            (internal pin)
  Destination:            Inst_circuito/inst_datapath/r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.636ns (63.939%)  route 0.359ns (36.061%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  Inst_circuito/inst_datapath/mul1_out_64__0__0/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    Inst_circuito/inst_datapath/mul1_out_64__0__0_n_24
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      0.521     0.523 r  Inst_circuito/inst_datapath/mul1_out_64__1/P[0]
                         net (fo=4, routed)           0.357     0.880    Inst_circuito/inst_datapath/mul1_out_64__1_n_105
    SLICE_X10Y29         LUT5 (Prop_lut5_I1_O)        0.045     0.925 r  Inst_circuito/inst_datapath/r1[20]_i_9/O
                         net (fo=1, routed)           0.000     0.925    Inst_circuito/inst_control/S[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.995 r  Inst_circuito/inst_control/r1_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.995    Inst_circuito/inst_datapath/r1_reg[31]_1[17]
    SLICE_X10Y29         FDRE                                         r  Inst_circuito/inst_datapath/r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.825     1.952    Inst_circuito/inst_datapath/clk_IBUF_BUFG
    SLICE_X10Y29         FDRE                                         r  Inst_circuito/inst_datapath/r1_reg[17]/C





