Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Sun Jan 14 20:38:10 2024
| Host              : inf139-desktop running 64-bit Ubuntu 22.04.3 LTS
| Command           : report_timing -file hdl_128_1_1_2/timing.post_pr.txt
| Design            : fullSysGen
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.30 05-01-2022
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 stealSide/virtualStealServers_0/fifoTailReg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            stealSide/virtualStealServers_0/rPause_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 1.470ns (39.504%)  route 2.251ns (60.496%))
  Logic Levels:           13  (CARRY8=7 LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.326ns = ( 6.326 - 4.000 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=167666, unset)       2.638     2.638    stealSide/virtualStealServers_0/clock
    SLICE_X102Y451       FDRE                                         r  stealSide/virtualStealServers_0/fifoTailReg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y451       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.717 r  stealSide/virtualStealServers_0/fifoTailReg_reg[16]/Q
                         net (fo=14, routed)          0.462     3.179    stealSide/virtualStealServers_0/_io_write_address_bits_T[21]
    SLICE_X104Y458       LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     3.267 r  stealSide/virtualStealServers_0/lengthHistroy[23]_i_18/O
                         net (fo=2, routed)           0.349     3.616    stealSide/virtualStealServers_0/lengthHistroy[23]_i_18_n_0
    SLICE_X101Y457       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     3.652 r  stealSide/virtualStealServers_0/lengthHistroy[23]_i_26/O
                         net (fo=1, routed)           0.009     3.661    stealSide/virtualStealServers_0/lengthHistroy[23]_i_26_n_0
    SLICE_X101Y457       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.847 r  stealSide/virtualStealServers_0/lengthHistroy_reg[23]_i_3/CO[7]
                         net (fo=1, routed)           0.026     3.873    stealSide/virtualStealServers_0/lengthHistroy_reg[23]_i_3_n_0
    SLICE_X101Y458       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.888 r  stealSide/virtualStealServers_0/lengthHistroy_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.914    stealSide/virtualStealServers_0/lengthHistroy_reg[31]_i_2_n_0
    SLICE_X101Y459       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.929 r  stealSide/virtualStealServers_0/lengthHistroy_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.955    stealSide/virtualStealServers_0/lengthHistroy_reg[39]_i_2_n_0
    SLICE_X101Y460       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     4.071 r  stealSide/virtualStealServers_0/lengthHistroy_reg[47]_i_3/O[5]
                         net (fo=2, routed)           0.243     4.314    stealSide/virtualStealServers_0/_currLen_T_5[45]
    SLICE_X100Y463       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145     4.459 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg[7]_i_67/O
                         net (fo=1, routed)           0.021     4.480    stealSide/virtualStealServers_0/FSM_onehot_stateReg[7]_i_67_n_0
    SLICE_X100Y463       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.641 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[7]_i_38/CO[7]
                         net (fo=1, routed)           0.026     4.667    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[7]_i_38_n_0
    SLICE_X100Y464       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     4.783 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[7]_i_28/O[5]
                         net (fo=1, routed)           0.207     4.990    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[7]_i_28_n_10
    SLICE_X99Y465        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     5.080 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg[7]_i_15/O
                         net (fo=1, routed)           0.013     5.093    stealSide/virtualStealServers_0/FSM_onehot_stateReg[7]_i_15_n_0
    SLICE_X99Y465        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.199     5.292 f  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[7]_i_3/CO[7]
                         net (fo=69, routed)          0.174     5.466    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[7]_i_3_n_0
    SLICE_X99Y466        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     5.590 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg[5]_i_2__126/O
                         net (fo=10, routed)          0.316     5.906    stealSide/virtualStealServers_0/wrReqData__deq/rPause_reg[7]_1
    SLICE_X102Y472       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     6.006 r  stealSide/virtualStealServers_0/wrReqData__deq/rPause[23]_i_1/O
                         net (fo=8, routed)           0.354     6.359    stealSide/virtualStealServers_0/wrReqData__deq_n_78
    SLICE_X103Y471       FDRE                                         r  stealSide/virtualStealServers_0/rPause_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clock (IN)
                         net (fo=167666, unset)       2.326     6.326    stealSide/virtualStealServers_0/clock
    SLICE_X103Y471       FDRE                                         r  stealSide/virtualStealServers_0/rPause_reg[19]/C
                         clock pessimism              0.219     6.545    
                         clock uncertainty           -0.035     6.509    
    SLICE_X103Y471       FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     6.449    stealSide/virtualStealServers_0/rPause_reg[19]
  -------------------------------------------------------------------
                         required time                          6.449    
                         arrival time                          -6.359    
  -------------------------------------------------------------------
                         slack                                  0.090    




