Release 12.4 - xst M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: aula4_parte3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "aula4_parte3.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "aula4_parte3"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : aula4_parte3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/rafa/Downloads/ClkDivider50M.vhd" in Library work.
Entity <ClkDivider50M> compiled.
Entity <ClkDivider50M> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Users/rafa/CR/aula4_parte3/aula4_parte3.vhd" in Library work.
Entity <aula4_parte3> compiled.
Entity <aula4_parte3> (Architecture <RTL>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <aula4_parte3> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <ClkDivider50M> in library <work> (architecture <RTL>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <aula4_parte3> in library <work> (Architecture <RTL>).
Entity <aula4_parte3> analyzed. Unit <aula4_parte3> generated.

Analyzing Entity <ClkDivider50M> in library <work> (Architecture <RTL>).
Entity <ClkDivider50M> analyzed. Unit <ClkDivider50M> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ClkDivider50M>.
    Related source file is "C:/Users/rafa/Downloads/ClkDivider50M.vhd".
    Found 1-bit register for signal <s_clkOut>.
    Found 27-bit up counter for signal <s_divCounter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <ClkDivider50M> synthesized.


Synthesizing Unit <aula4_parte3>.
    Related source file is "C:/Users/rafa/CR/aula4_parte3/aula4_parte3.vhd".
    Found 8x2-bit single-port RAM <Mram_s_memory> for signal <s_memory>.
    Summary:
	inferred   1 RAM(s).
Unit <aula4_parte3> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x2-bit single-port RAM                               : 1
# Counters                                             : 1
 27-bit up counter                                     : 1
# Registers                                            : 1
 1-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <aula4_parte3>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_s_memory> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 2-bit                      |          |
    |     clkA           | connected to signal <s_clk1Hz>      | rise     |
    |     weA            | connected to signal <writeEnable>   | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <writeData>     |          |
    |     doA            | connected to signal <readData>      |          |
    -----------------------------------------------------------------------
Unit <aula4_parte3> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x2-bit single-port distributed RAM                   : 1
# Counters                                             : 1
 27-bit up counter                                     : 1
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <aula4_parte3> ...

Optimizing unit <ClkDivider50M> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block aula4_parte3, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 28
 Flip-Flops                                            : 28

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : aula4_parte3.ngr
Top Level Output File Name         : aula4_parte3
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 9

Cell Usage :
# BELS                             : 103
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 26
#      LUT2                        : 2
#      LUT3                        : 2
#      LUT3_L                      : 1
#      LUT4                        : 9
#      LUT4_L                      : 2
#      MUXCY                       : 31
#      VCC                         : 1
#      XORCY                       : 27
# FlipFlops/Latches                : 28
#      FD                          : 1
#      FDR                         : 27
# RAMS                             : 2
#      RAM16X1S                    : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 6
#      OBUF                        : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       24  out of   4656     0%  
 Number of Slice Flip Flops:             28  out of   9312     0%  
 Number of 4 input LUTs:                 45  out of   9312     0%  
    Number used as logic:                43
    Number used as RAMs:                  2
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    232     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_div_inst/s_clkOut              | NONE(Mram_s_memory2)   | 2     |
writeClk                           | BUFGP                  | 28    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.419ns (Maximum Frequency: 155.796MHz)
   Minimum input arrival time before clock: 2.078ns
   Maximum output required time after clock: 5.593ns
   Maximum combinational path delay: 6.722ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'writeClk'
  Clock period: 6.419ns (frequency: 155.796MHz)
  Total number of paths / destination ports: 1144 / 55
-------------------------------------------------------------------------
Delay:               6.419ns (Levels of Logic = 7)
  Source:            clk_div_inst/s_divCounter_14 (FF)
  Destination:       clk_div_inst/s_divCounter_26 (FF)
  Source Clock:      writeClk rising
  Destination Clock: writeClk rising

  Data Path: clk_div_inst/s_divCounter_14 to clk_div_inst/s_divCounter_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  clk_div_inst/s_divCounter_14 (clk_div_inst/s_divCounter_14)
     LUT2:I0->O            1   0.704   0.000  clk_div_inst/s_divCounter_cmp_eq00001_wg_lut<0> (clk_div_inst/s_divCounter_cmp_eq00001_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  clk_div_inst/s_divCounter_cmp_eq00001_wg_cy<0> (clk_div_inst/s_divCounter_cmp_eq00001_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_inst/s_divCounter_cmp_eq00001_wg_cy<1> (clk_div_inst/s_divCounter_cmp_eq00001_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_inst/s_divCounter_cmp_eq00001_wg_cy<2> (clk_div_inst/s_divCounter_cmp_eq00001_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_inst/s_divCounter_cmp_eq00001_wg_cy<3> (clk_div_inst/s_divCounter_cmp_eq00001_wg_cy<3>)
     MUXCY:CI->O           2   0.459   0.526  clk_div_inst/s_divCounter_cmp_eq00001_wg_cy<4> (clk_div_inst/s_clkOut_and0000)
     LUT3:I1->O           27   0.704   1.261  clk_div_inst/s_divCounter_cmp_eq000039 (clk_div_inst/s_divCounter_cmp_eq0000)
     FDR:R                     0.911          clk_div_inst/s_divCounter_0
    ----------------------------------------
    Total                      6.419ns (4.010ns logic, 2.409ns route)
                                       (62.5% logic, 37.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_div_inst/s_clkOut'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              2.078ns (Levels of Logic = 1)
  Source:            writeData<1> (PAD)
  Destination:       Mram_s_memory2 (RAM)
  Destination Clock: clk_div_inst/s_clkOut rising

  Data Path: writeData<1> to Mram_s_memory2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  writeData_1_IBUF (writeData_1_IBUF)
     RAM16X1S:D                0.440          Mram_s_memory2
    ----------------------------------------
    Total                      2.078ns (1.658ns logic, 0.420ns route)
                                       (79.8% logic, 20.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_div_inst/s_clkOut'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.593ns (Levels of Logic = 1)
  Source:            Mram_s_memory2 (RAM)
  Destination:       readData<1> (PAD)
  Source Clock:      clk_div_inst/s_clkOut rising

  Data Path: Mram_s_memory2 to readData<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM16X1S:WCLK->O      1   1.901   0.420  Mram_s_memory2 (readData_1_OBUF)
     OBUF:I->O                 3.272          readData_1_OBUF (readData<1>)
    ----------------------------------------
    Total                      5.593ns (5.173ns logic, 0.420ns route)
                                       (92.5% logic, 7.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6 / 2
-------------------------------------------------------------------------
Delay:               6.722ns (Levels of Logic = 3)
  Source:            address<2> (PAD)
  Destination:       readData<1> (PAD)

  Data Path: address<2> to readData<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.587  address_2_IBUF (address_2_IBUF)
     RAM16X1S:A2->O        1   1.225   0.420  Mram_s_memory2 (readData_1_OBUF)
     OBUF:I->O                 3.272          readData_1_OBUF (readData<1>)
    ----------------------------------------
    Total                      6.722ns (5.715ns logic, 1.007ns route)
                                       (85.0% logic, 15.0% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.04 secs
 
--> 

Total memory usage is 208944 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

