============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 30 2025  10:16:19 pm
  Module:                 BubbleSort
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-80 ps) Setup Check with Pin DATA_PATH_SF_0_s_reg[23]/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_SF_8_s_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_SF_0_s_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          100     
                                              
             Setup:-     148                  
       Uncertainty:-      50                  
     Required Time:=    1902                  
      Launch Clock:-     100                  
         Data Path:-    1882                  
             Slack:=     -80                  

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  DATA_PATH_SF_8_s_reg[5]/CK                     -       -     R     (arrival)    393    -     0     0     100    (-,-) 
  DATA_PATH_SF_8_s_reg[5]/Q                      -       CK->Q R     DFFRX4         2  5.4    61   294     394    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1265__5122/Y -       AN->Y R     NOR2BX2        2  7.6   197   216     609    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1132__2346/Y -       A1->Y F     OAI21X4        1  4.4   114   174     784    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1115__3680/Y -       A1->Y R     AOI21X4        1  4.5    94   114     898    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1106__6417/Y -       A0->Y F     AOI21X4        1  5.1   125   142    1040    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1104__1666/Y -       B->Y  R     NOR2X6         1  5.3    75    95    1135    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1103__2346/Y -       B->Y  F     NOR2X6         1  5.8    50    63    1197    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1102__2883/Y -       B->Y  R     NOR2X8         2  7.6    72    65    1263    (-,-) 
  g10796__5115/Y                                 -       B->Y  F     NOR2X6         1  3.6    49    56    1318    (-,-) 
  g2__6161/Y                                     -       B->Y  R     NOR2BX2        1  5.3   145   112    1430    (-,-) 
  g10175__4319/Y                                 -       A->Y  F     NOR2X6         1 10.1    83   114    1544    (-,-) 
  g10158/Y                                       -       A->Y  R     CLKINVX20     34 79.1   108   100    1644    (-,-) 
  g10124__8246/Y                                 -       S0->Y F     CLKMX2X3       2  7.4    93   245    1889    (-,-) 
  g9998__3680/Y                                  -       A1->Y R     OAI21X4        1  3.2    80    93    1982    (-,-) 
  DATA_PATH_SF_0_s_reg[23]/D                     <<<     -     R     DFFRHQX1       1    -     -     0    1982    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

