VCD info: dumpfile sim.vcd opened for output.
                   0: starting stream stimulus
                   0: TEST PASSED

Cycle_count  3861,




----TB FINISH:Test Passed----




TEST FINISHED by success write :deadbeef 









            38875000: STOP_sim signal received
riscv32iTB.v:203: $finish called at 38875000 (1ps)
