<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-shmobile › pfc-sh7367.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pfc-sh7367.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * sh7367 processor support - PFC hardware block</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010  Magnus Damm</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; version 2 of the License.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;mach/sh7367.h&gt;</span>

<span class="cp">#define CPU_ALL_PORT(fn, pfx, sfx)				\</span>
<span class="cp">	PORT_10(fn, pfx, sfx), PORT_90(fn, pfx, sfx),		\</span>
<span class="cp">	PORT_10(fn, pfx##10, sfx), PORT_90(fn, pfx##1, sfx),	\</span>
<span class="cp">	PORT_10(fn, pfx##20, sfx), PORT_10(fn, pfx##21, sfx),	\</span>
<span class="cp">	PORT_10(fn, pfx##22, sfx), PORT_10(fn, pfx##23, sfx),	\</span>
<span class="cp">	PORT_10(fn, pfx##24, sfx), PORT_10(fn, pfx##25, sfx),	\</span>
<span class="cp">	PORT_10(fn, pfx##26, sfx), PORT_1(fn, pfx##270, sfx),	\</span>
<span class="cp">	PORT_1(fn, pfx##271, sfx), PORT_1(fn, pfx##272, sfx)</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PINMUX_RESERVED</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>

	<span class="n">PINMUX_DATA_BEGIN</span><span class="p">,</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">DATA</span><span class="p">),</span> <span class="cm">/* PORT0_DATA -&gt; PORT272_DATA */</span>
	<span class="n">PINMUX_DATA_END</span><span class="p">,</span>

	<span class="n">PINMUX_INPUT_BEGIN</span><span class="p">,</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">IN</span><span class="p">),</span> <span class="cm">/* PORT0_IN -&gt; PORT272_IN */</span>
	<span class="n">PINMUX_INPUT_END</span><span class="p">,</span>

	<span class="n">PINMUX_INPUT_PULLUP_BEGIN</span><span class="p">,</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">IN_PU</span><span class="p">),</span> <span class="cm">/* PORT0_IN_PU -&gt; PORT272_IN_PU */</span>
	<span class="n">PINMUX_INPUT_PULLUP_END</span><span class="p">,</span>

	<span class="n">PINMUX_INPUT_PULLDOWN_BEGIN</span><span class="p">,</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">IN_PD</span><span class="p">),</span> <span class="cm">/* PORT0_IN_PD -&gt; PORT272_IN_PD */</span>
	<span class="n">PINMUX_INPUT_PULLDOWN_END</span><span class="p">,</span>

	<span class="n">PINMUX_OUTPUT_BEGIN</span><span class="p">,</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">OUT</span><span class="p">),</span> <span class="cm">/* PORT0_OUT -&gt; PORT272_OUT */</span>
	<span class="n">PINMUX_OUTPUT_END</span><span class="p">,</span>

	<span class="n">PINMUX_FUNCTION_BEGIN</span><span class="p">,</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN_IN</span><span class="p">),</span> <span class="cm">/* PORT0_FN_IN -&gt; PORT272_FN_IN */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN_OUT</span><span class="p">),</span> <span class="cm">/* PORT0_FN_OUT -&gt; PORT272_FN_OUT */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN0</span><span class="p">),</span> <span class="cm">/* PORT0_FN0 -&gt; PORT272_FN0 */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN1</span><span class="p">),</span> <span class="cm">/* PORT0_FN1 -&gt; PORT272_FN1 */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN2</span><span class="p">),</span> <span class="cm">/* PORT0_FN2 -&gt; PORT272_FN2 */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN3</span><span class="p">),</span> <span class="cm">/* PORT0_FN3 -&gt; PORT272_FN3 */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN4</span><span class="p">),</span> <span class="cm">/* PORT0_FN4 -&gt; PORT272_FN4 */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN5</span><span class="p">),</span> <span class="cm">/* PORT0_FN5 -&gt; PORT272_FN5 */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN6</span><span class="p">),</span> <span class="cm">/* PORT0_FN6 -&gt; PORT272_FN6 */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN7</span><span class="p">),</span> <span class="cm">/* PORT0_FN7 -&gt; PORT272_FN7 */</span>

	<span class="n">MSELBCR_MSEL2_1</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_0</span><span class="p">,</span>
	<span class="n">PINMUX_FUNCTION_END</span><span class="p">,</span>

	<span class="n">PINMUX_MARK_BEGIN</span><span class="p">,</span>
	<span class="cm">/* Special Pull-up / Pull-down Functions */</span>
	<span class="n">PORT48_KEYIN0_PU_MARK</span><span class="p">,</span> <span class="n">PORT49_KEYIN1_PU_MARK</span><span class="p">,</span>
	<span class="n">PORT50_KEYIN2_PU_MARK</span><span class="p">,</span> <span class="n">PORT55_KEYIN3_PU_MARK</span><span class="p">,</span>
	<span class="n">PORT56_KEYIN4_PU_MARK</span><span class="p">,</span> <span class="n">PORT57_KEYIN5_PU_MARK</span><span class="p">,</span>
	<span class="n">PORT58_KEYIN6_PU_MARK</span><span class="p">,</span>

	<span class="cm">/* 49-1 */</span>
	<span class="n">VBUS0_MARK</span><span class="p">,</span> <span class="n">CPORT0_MARK</span><span class="p">,</span> <span class="n">CPORT1_MARK</span><span class="p">,</span> <span class="n">CPORT2_MARK</span><span class="p">,</span>
	<span class="n">CPORT3_MARK</span><span class="p">,</span> <span class="n">CPORT4_MARK</span><span class="p">,</span> <span class="n">CPORT5_MARK</span><span class="p">,</span> <span class="n">CPORT6_MARK</span><span class="p">,</span>
	<span class="n">CPORT7_MARK</span><span class="p">,</span> <span class="n">CPORT8_MARK</span><span class="p">,</span> <span class="n">CPORT9_MARK</span><span class="p">,</span> <span class="n">CPORT10_MARK</span><span class="p">,</span>
	<span class="n">CPORT11_MARK</span><span class="p">,</span> <span class="n">SIN2_MARK</span><span class="p">,</span> <span class="n">CPORT12_MARK</span><span class="p">,</span> <span class="n">XCTS2_MARK</span><span class="p">,</span>
	<span class="n">CPORT13_MARK</span><span class="p">,</span> <span class="n">RFSPO4_MARK</span><span class="p">,</span> <span class="n">CPORT14_MARK</span><span class="p">,</span> <span class="n">RFSPO5_MARK</span><span class="p">,</span>
	<span class="n">CPORT15_MARK</span><span class="p">,</span> <span class="n">CPORT16_MARK</span><span class="p">,</span> <span class="n">CPORT17_MARK</span><span class="p">,</span> <span class="n">SOUT2_MARK</span><span class="p">,</span>
	<span class="n">CPORT18_MARK</span><span class="p">,</span> <span class="n">XRTS2_MARK</span><span class="p">,</span> <span class="n">CPORT19_MARK</span><span class="p">,</span> <span class="n">CPORT20_MARK</span><span class="p">,</span>
	<span class="n">RFSPO6_MARK</span><span class="p">,</span> <span class="n">CPORT21_MARK</span><span class="p">,</span> <span class="n">STATUS0_MARK</span><span class="p">,</span> <span class="n">CPORT22_MARK</span><span class="p">,</span>
	<span class="n">STATUS1_MARK</span><span class="p">,</span> <span class="n">CPORT23_MARK</span><span class="p">,</span> <span class="n">STATUS2_MARK</span><span class="p">,</span> <span class="n">RFSPO7_MARK</span><span class="p">,</span>
	<span class="n">MPORT0_MARK</span><span class="p">,</span> <span class="n">MPORT1_MARK</span><span class="p">,</span> <span class="n">B_SYNLD1_MARK</span><span class="p">,</span> <span class="n">B_SYNLD2_MARK</span><span class="p">,</span>
	<span class="n">XMAINPS_MARK</span><span class="p">,</span> <span class="n">XDIVPS_MARK</span><span class="p">,</span> <span class="n">XIDRST_MARK</span><span class="p">,</span> <span class="n">IDCLK_MARK</span><span class="p">,</span>
	<span class="n">IDIO_MARK</span><span class="p">,</span> <span class="n">SOUT1_MARK</span><span class="p">,</span> <span class="n">SCIFA4_TXD_MARK</span><span class="p">,</span>
	<span class="n">M02_BERDAT_MARK</span><span class="p">,</span> <span class="n">SIN1_MARK</span><span class="p">,</span> <span class="n">SCIFA4_RXD_MARK</span><span class="p">,</span> <span class="n">XWUP_MARK</span><span class="p">,</span>
	<span class="n">XRTS1_MARK</span><span class="p">,</span> <span class="n">SCIFA4_RTS_MARK</span><span class="p">,</span> <span class="n">M03_BERCLK_MARK</span><span class="p">,</span>
	<span class="n">XCTS1_MARK</span><span class="p">,</span> <span class="n">SCIFA4_CTS_MARK</span><span class="p">,</span>

	<span class="cm">/* 49-2 */</span>
	<span class="n">HSU_IQ_AGC6_MARK</span><span class="p">,</span> <span class="n">MFG2_IN2_MARK</span><span class="p">,</span> <span class="n">MSIOF2_MCK0_MARK</span><span class="p">,</span>
	<span class="n">HSU_IQ_AGC5_MARK</span><span class="p">,</span> <span class="n">MFG2_IN1_MARK</span><span class="p">,</span> <span class="n">MSIOF2_MCK1_MARK</span><span class="p">,</span>
	<span class="n">HSU_IQ_AGC4_MARK</span><span class="p">,</span> <span class="n">MSIOF2_RSYNC_MARK</span><span class="p">,</span>
	<span class="n">HSU_IQ_AGC3_MARK</span><span class="p">,</span> <span class="n">MFG2_OUT1_MARK</span><span class="p">,</span> <span class="n">MSIOF2_RSCK_MARK</span><span class="p">,</span>
	<span class="n">HSU_IQ_AGC2_MARK</span><span class="p">,</span> <span class="n">PORT42_KEYOUT0_MARK</span><span class="p">,</span>
	<span class="n">HSU_IQ_AGC1_MARK</span><span class="p">,</span> <span class="n">PORT43_KEYOUT1_MARK</span><span class="p">,</span>
	<span class="n">HSU_IQ_AGC0_MARK</span><span class="p">,</span> <span class="n">PORT44_KEYOUT2_MARK</span><span class="p">,</span>
	<span class="n">HSU_IQ_AGC_ST_MARK</span><span class="p">,</span> <span class="n">PORT45_KEYOUT3_MARK</span><span class="p">,</span>
	<span class="n">HSU_IQ_PDO_MARK</span><span class="p">,</span> <span class="n">PORT46_KEYOUT4_MARK</span><span class="p">,</span>
	<span class="n">HSU_IQ_PYO_MARK</span><span class="p">,</span> <span class="n">PORT47_KEYOUT5_MARK</span><span class="p">,</span>
	<span class="n">HSU_EN_TXMUX_G3MO_MARK</span><span class="p">,</span> <span class="n">PORT48_KEYIN0_MARK</span><span class="p">,</span>
	<span class="n">HSU_I_TXMUX_G3MO_MARK</span><span class="p">,</span> <span class="n">PORT49_KEYIN1_MARK</span><span class="p">,</span>
	<span class="n">HSU_Q_TXMUX_G3MO_MARK</span><span class="p">,</span> <span class="n">PORT50_KEYIN2_MARK</span><span class="p">,</span>
	<span class="n">HSU_SYO_MARK</span><span class="p">,</span> <span class="n">PORT51_MSIOF2_TSYNC_MARK</span><span class="p">,</span>
	<span class="n">HSU_SDO_MARK</span><span class="p">,</span> <span class="n">PORT52_MSIOF2_TSCK_MARK</span><span class="p">,</span>
	<span class="n">HSU_TGTTI_G3MO_MARK</span><span class="p">,</span> <span class="n">PORT53_MSIOF2_TXD_MARK</span><span class="p">,</span>
	<span class="n">B_TIME_STAMP_MARK</span><span class="p">,</span> <span class="n">PORT54_MSIOF2_RXD_MARK</span><span class="p">,</span>
	<span class="n">HSU_SDI_MARK</span><span class="p">,</span> <span class="n">PORT55_KEYIN3_MARK</span><span class="p">,</span>
	<span class="n">HSU_SCO_MARK</span><span class="p">,</span> <span class="n">PORT56_KEYIN4_MARK</span><span class="p">,</span>
	<span class="n">HSU_DREQ_MARK</span><span class="p">,</span> <span class="n">PORT57_KEYIN5_MARK</span><span class="p">,</span>
	<span class="n">HSU_DACK_MARK</span><span class="p">,</span> <span class="n">PORT58_KEYIN6_MARK</span><span class="p">,</span>
	<span class="n">HSU_CLK61M_MARK</span><span class="p">,</span> <span class="n">PORT59_MSIOF2_SS1_MARK</span><span class="p">,</span>
	<span class="n">HSU_XRST_MARK</span><span class="p">,</span> <span class="n">PORT60_MSIOF2_SS2_MARK</span><span class="p">,</span>
	<span class="n">PCMCLKO_MARK</span><span class="p">,</span> <span class="n">SYNC8KO_MARK</span><span class="p">,</span> <span class="n">DNPCM_A_MARK</span><span class="p">,</span> <span class="n">UPPCM_A_MARK</span><span class="p">,</span>
	<span class="n">XTALB1L_MARK</span><span class="p">,</span>
	<span class="n">GPS_AGC1_MARK</span><span class="p">,</span> <span class="n">SCIFA0_RTS_MARK</span><span class="p">,</span>
	<span class="n">GPS_AGC2_MARK</span><span class="p">,</span> <span class="n">SCIFA0_SCK_MARK</span><span class="p">,</span>
	<span class="n">GPS_AGC3_MARK</span><span class="p">,</span> <span class="n">SCIFA0_TXD_MARK</span><span class="p">,</span>
	<span class="n">GPS_AGC4_MARK</span><span class="p">,</span> <span class="n">SCIFA0_RXD_MARK</span><span class="p">,</span>
	<span class="n">GPS_PWRD_MARK</span><span class="p">,</span> <span class="n">SCIFA0_CTS_MARK</span><span class="p">,</span>
	<span class="n">GPS_IM_MARK</span><span class="p">,</span> <span class="n">GPS_IS_MARK</span><span class="p">,</span> <span class="n">GPS_QM_MARK</span><span class="p">,</span> <span class="n">GPS_QS_MARK</span><span class="p">,</span>
	<span class="n">SIUBOMC_MARK</span><span class="p">,</span> <span class="n">TPU2TO0_MARK</span><span class="p">,</span>
	<span class="n">SIUCKB_MARK</span><span class="p">,</span> <span class="n">TPU2TO1_MARK</span><span class="p">,</span>
	<span class="n">SIUBOLR_MARK</span><span class="p">,</span> <span class="n">BBIF2_TSYNC_MARK</span><span class="p">,</span> <span class="n">TPU2TO2_MARK</span><span class="p">,</span>
	<span class="n">SIUBOBT_MARK</span><span class="p">,</span> <span class="n">BBIF2_TSCK_MARK</span><span class="p">,</span> <span class="n">TPU2TO3_MARK</span><span class="p">,</span>
	<span class="n">SIUBOSLD_MARK</span><span class="p">,</span> <span class="n">BBIF2_TXD_MARK</span><span class="p">,</span> <span class="n">TPU3TO0_MARK</span><span class="p">,</span>
	<span class="n">SIUBILR_MARK</span><span class="p">,</span> <span class="n">TPU3TO1_MARK</span><span class="p">,</span>
	<span class="n">SIUBIBT_MARK</span><span class="p">,</span> <span class="n">TPU3TO2_MARK</span><span class="p">,</span>
	<span class="n">SIUBISLD_MARK</span><span class="p">,</span> <span class="n">TPU3TO3_MARK</span><span class="p">,</span>
	<span class="n">NMI_MARK</span><span class="p">,</span> <span class="n">TPU4TO0_MARK</span><span class="p">,</span>
	<span class="n">DNPCM_M_MARK</span><span class="p">,</span> <span class="n">TPU4TO1_MARK</span><span class="p">,</span> <span class="n">TPU4TO2_MARK</span><span class="p">,</span> <span class="n">TPU4TO3_MARK</span><span class="p">,</span>
	<span class="n">IRQ_TMPB_MARK</span><span class="p">,</span>
	<span class="n">PWEN_MARK</span><span class="p">,</span> <span class="n">MFG1_OUT1_MARK</span><span class="p">,</span>
	<span class="n">OVCN_MARK</span><span class="p">,</span> <span class="n">MFG1_IN1_MARK</span><span class="p">,</span>
	<span class="n">OVCN2_MARK</span><span class="p">,</span> <span class="n">MFG1_IN2_MARK</span><span class="p">,</span>

	<span class="cm">/* 49-3 */</span>
	<span class="n">RFSPO1_MARK</span><span class="p">,</span> <span class="n">RFSPO2_MARK</span><span class="p">,</span> <span class="n">RFSPO3_MARK</span><span class="p">,</span> <span class="n">PORT93_VIO_CKO2_MARK</span><span class="p">,</span>
	<span class="n">USBTERM_MARK</span><span class="p">,</span> <span class="n">EXTLP_MARK</span><span class="p">,</span> <span class="n">IDIN_MARK</span><span class="p">,</span>
	<span class="n">SCIFA5_CTS_MARK</span><span class="p">,</span> <span class="n">MFG0_IN1_MARK</span><span class="p">,</span>
	<span class="n">SCIFA5_RTS_MARK</span><span class="p">,</span> <span class="n">MFG0_IN2_MARK</span><span class="p">,</span>
	<span class="n">SCIFA5_RXD_MARK</span><span class="p">,</span>
	<span class="n">SCIFA5_TXD_MARK</span><span class="p">,</span>
	<span class="n">SCIFA5_SCK_MARK</span><span class="p">,</span> <span class="n">MFG0_OUT1_MARK</span><span class="p">,</span>
	<span class="n">A0_EA0_MARK</span><span class="p">,</span> <span class="n">BS_MARK</span><span class="p">,</span>
	<span class="n">A14_EA14_MARK</span><span class="p">,</span> <span class="n">PORT102_KEYOUT0_MARK</span><span class="p">,</span>
	<span class="n">A15_EA15_MARK</span><span class="p">,</span> <span class="n">PORT103_KEYOUT1_MARK</span><span class="p">,</span> <span class="n">DV_CLKOL_MARK</span><span class="p">,</span>
	<span class="n">A16_EA16_MARK</span><span class="p">,</span> <span class="n">PORT104_KEYOUT2_MARK</span><span class="p">,</span>
	<span class="n">DV_VSYNCL_MARK</span><span class="p">,</span> <span class="n">MSIOF0_SS1_MARK</span><span class="p">,</span>
	<span class="n">A17_EA17_MARK</span><span class="p">,</span> <span class="n">PORT105_KEYOUT3_MARK</span><span class="p">,</span>
	<span class="n">DV_HSYNCL_MARK</span><span class="p">,</span> <span class="n">MSIOF0_TSYNC_MARK</span><span class="p">,</span>
	<span class="n">A18_EA18_MARK</span><span class="p">,</span> <span class="n">PORT106_KEYOUT4_MARK</span><span class="p">,</span>
	<span class="n">DV_DL0_MARK</span><span class="p">,</span> <span class="n">MSIOF0_TSCK_MARK</span><span class="p">,</span>
	<span class="n">A19_EA19_MARK</span><span class="p">,</span> <span class="n">PORT107_KEYOUT5_MARK</span><span class="p">,</span>
	<span class="n">DV_DL1_MARK</span><span class="p">,</span> <span class="n">MSIOF0_TXD_MARK</span><span class="p">,</span>
	<span class="n">A20_EA20_MARK</span><span class="p">,</span> <span class="n">PORT108_KEYIN0_MARK</span><span class="p">,</span>
	<span class="n">DV_DL2_MARK</span><span class="p">,</span> <span class="n">MSIOF0_RSCK_MARK</span><span class="p">,</span>
	<span class="n">A21_EA21_MARK</span><span class="p">,</span> <span class="n">PORT109_KEYIN1_MARK</span><span class="p">,</span>
	<span class="n">DV_DL3_MARK</span><span class="p">,</span> <span class="n">MSIOF0_RSYNC_MARK</span><span class="p">,</span>
	<span class="n">A22_EA22_MARK</span><span class="p">,</span> <span class="n">PORT110_KEYIN2_MARK</span><span class="p">,</span>
	<span class="n">DV_DL4_MARK</span><span class="p">,</span> <span class="n">MSIOF0_MCK0_MARK</span><span class="p">,</span>
	<span class="n">A23_EA23_MARK</span><span class="p">,</span> <span class="n">PORT111_KEYIN3_MARK</span><span class="p">,</span>
	<span class="n">DV_DL5_MARK</span><span class="p">,</span> <span class="n">MSIOF0_MCK1_MARK</span><span class="p">,</span>
	<span class="n">A24_EA24_MARK</span><span class="p">,</span> <span class="n">PORT112_KEYIN4_MARK</span><span class="p">,</span>
	<span class="n">DV_DL6_MARK</span><span class="p">,</span> <span class="n">MSIOF0_RXD_MARK</span><span class="p">,</span>
	<span class="n">A25_EA25_MARK</span><span class="p">,</span> <span class="n">PORT113_KEYIN5_MARK</span><span class="p">,</span>
	<span class="n">DV_DL7_MARK</span><span class="p">,</span> <span class="n">MSIOF0_SS2_MARK</span><span class="p">,</span>
	<span class="n">A26_MARK</span><span class="p">,</span> <span class="n">PORT113_KEYIN6_MARK</span><span class="p">,</span> <span class="n">DV_CLKIL_MARK</span><span class="p">,</span>
	<span class="n">D0_ED0_NAF0_MARK</span><span class="p">,</span> <span class="n">D1_ED1_NAF1_MARK</span><span class="p">,</span> <span class="n">D2_ED2_NAF2_MARK</span><span class="p">,</span>
	<span class="n">D3_ED3_NAF3_MARK</span><span class="p">,</span> <span class="n">D4_ED4_NAF4_MARK</span><span class="p">,</span> <span class="n">D5_ED5_NAF5_MARK</span><span class="p">,</span>
	<span class="n">D6_ED6_NAF6_MARK</span><span class="p">,</span> <span class="n">D7_ED7_NAF7_MARK</span><span class="p">,</span> <span class="n">D8_ED8_NAF8_MARK</span><span class="p">,</span>
	<span class="n">D9_ED9_NAF9_MARK</span><span class="p">,</span> <span class="n">D10_ED10_NAF10_MARK</span><span class="p">,</span> <span class="n">D11_ED11_NAF11_MARK</span><span class="p">,</span>
	<span class="n">D12_ED12_NAF12_MARK</span><span class="p">,</span> <span class="n">D13_ED13_NAF13_MARK</span><span class="p">,</span>
	<span class="n">D14_ED14_NAF14_MARK</span><span class="p">,</span> <span class="n">D15_ED15_NAF15_MARK</span><span class="p">,</span>
	<span class="n">CS4_MARK</span><span class="p">,</span> <span class="n">CS5A_MARK</span><span class="p">,</span> <span class="n">CS5B_MARK</span><span class="p">,</span> <span class="n">FCE1_MARK</span><span class="p">,</span>
	<span class="n">CS6B_MARK</span><span class="p">,</span> <span class="n">XCS2_MARK</span><span class="p">,</span> <span class="n">FCE0_MARK</span><span class="p">,</span> <span class="n">CS6A_MARK</span><span class="p">,</span>
	<span class="n">DACK0_MARK</span><span class="p">,</span> <span class="n">WAIT_MARK</span><span class="p">,</span> <span class="n">DREQ0_MARK</span><span class="p">,</span> <span class="n">RD_XRD_MARK</span><span class="p">,</span>
	<span class="n">A27_MARK</span><span class="p">,</span> <span class="n">RDWR_XWE_MARK</span><span class="p">,</span> <span class="n">WE0_XWR0_FWE_MARK</span><span class="p">,</span>
	<span class="n">WE1_XWR1_MARK</span><span class="p">,</span> <span class="n">FRB_MARK</span><span class="p">,</span> <span class="n">CKO_MARK</span><span class="p">,</span>
	<span class="n">NBRSTOUT_MARK</span><span class="p">,</span> <span class="n">NBRST_MARK</span><span class="p">,</span>

	<span class="cm">/* 49-4 */</span>
	<span class="n">RFSPO0_MARK</span><span class="p">,</span> <span class="n">PORT146_VIO_CKO2_MARK</span><span class="p">,</span> <span class="n">TSTMD_MARK</span><span class="p">,</span>
	<span class="n">VIO_VD_MARK</span><span class="p">,</span> <span class="n">VIO_HD_MARK</span><span class="p">,</span>
	<span class="n">VIO_D0_MARK</span><span class="p">,</span> <span class="n">VIO_D1_MARK</span><span class="p">,</span> <span class="n">VIO_D2_MARK</span><span class="p">,</span>
	<span class="n">VIO_D3_MARK</span><span class="p">,</span> <span class="n">VIO_D4_MARK</span><span class="p">,</span> <span class="n">VIO_D5_MARK</span><span class="p">,</span>
	<span class="n">VIO_D6_MARK</span><span class="p">,</span> <span class="n">VIO_D7_MARK</span><span class="p">,</span> <span class="n">VIO_D8_MARK</span><span class="p">,</span>
	<span class="n">VIO_D9_MARK</span><span class="p">,</span> <span class="n">VIO_D10_MARK</span><span class="p">,</span> <span class="n">VIO_D11_MARK</span><span class="p">,</span>
	<span class="n">VIO_D12_MARK</span><span class="p">,</span> <span class="n">VIO_D13_MARK</span><span class="p">,</span> <span class="n">VIO_D14_MARK</span><span class="p">,</span>
	<span class="n">VIO_D15_MARK</span><span class="p">,</span> <span class="n">VIO_CLK_MARK</span><span class="p">,</span> <span class="n">VIO_FIELD_MARK</span><span class="p">,</span>
	<span class="n">VIO_CKO_MARK</span><span class="p">,</span>
	<span class="n">MFG3_IN1_MARK</span><span class="p">,</span> <span class="n">MFG3_IN2_MARK</span><span class="p">,</span>
	<span class="n">M9_SLCD_A01_MARK</span><span class="p">,</span> <span class="n">MFG3_OUT1_MARK</span><span class="p">,</span> <span class="n">TPU0TO0_MARK</span><span class="p">,</span>
	<span class="n">M10_SLCD_CK1_MARK</span><span class="p">,</span> <span class="n">MFG4_IN1_MARK</span><span class="p">,</span> <span class="n">TPU0TO1_MARK</span><span class="p">,</span>
	<span class="n">M11_SLCD_SO1_MARK</span><span class="p">,</span> <span class="n">MFG4_IN2_MARK</span><span class="p">,</span> <span class="n">TPU0TO2_MARK</span><span class="p">,</span>
	<span class="n">M12_SLCD_CE1_MARK</span><span class="p">,</span> <span class="n">MFG4_OUT1_MARK</span><span class="p">,</span> <span class="n">TPU0TO3_MARK</span><span class="p">,</span>
	<span class="n">LCDD0_MARK</span><span class="p">,</span> <span class="n">PORT175_KEYOUT0_MARK</span><span class="p">,</span> <span class="n">DV_D0_MARK</span><span class="p">,</span>
	<span class="n">SIUCKA_MARK</span><span class="p">,</span> <span class="n">MFG0_OUT2_MARK</span><span class="p">,</span>
	<span class="n">LCDD1_MARK</span><span class="p">,</span> <span class="n">PORT176_KEYOUT1_MARK</span><span class="p">,</span> <span class="n">DV_D1_MARK</span><span class="p">,</span>
	<span class="n">SIUAOLR_MARK</span><span class="p">,</span> <span class="n">BBIF2_TSYNC1_MARK</span><span class="p">,</span>
	<span class="n">LCDD2_MARK</span><span class="p">,</span> <span class="n">PORT177_KEYOUT2_MARK</span><span class="p">,</span> <span class="n">DV_D2_MARK</span><span class="p">,</span>
	<span class="n">SIUAOBT_MARK</span><span class="p">,</span> <span class="n">BBIF2_TSCK1_MARK</span><span class="p">,</span>
	<span class="n">LCDD3_MARK</span><span class="p">,</span> <span class="n">PORT178_KEYOUT3_MARK</span><span class="p">,</span> <span class="n">DV_D3_MARK</span><span class="p">,</span>
	<span class="n">SIUAOSLD_MARK</span><span class="p">,</span> <span class="n">BBIF2_TXD1_MARK</span><span class="p">,</span>
	<span class="n">LCDD4_MARK</span><span class="p">,</span> <span class="n">PORT179_KEYOUT4_MARK</span><span class="p">,</span> <span class="n">DV_D4_MARK</span><span class="p">,</span>
	<span class="n">SIUAISPD_MARK</span><span class="p">,</span> <span class="n">MFG1_OUT2_MARK</span><span class="p">,</span>
	<span class="n">LCDD5_MARK</span><span class="p">,</span> <span class="n">PORT180_KEYOUT5_MARK</span><span class="p">,</span> <span class="n">DV_D5_MARK</span><span class="p">,</span>
	<span class="n">SIUAILR_MARK</span><span class="p">,</span> <span class="n">MFG2_OUT2_MARK</span><span class="p">,</span>
	<span class="n">LCDD6_MARK</span><span class="p">,</span> <span class="n">DV_D6_MARK</span><span class="p">,</span>
	<span class="n">SIUAIBT_MARK</span><span class="p">,</span> <span class="n">MFG3_OUT2_MARK</span><span class="p">,</span> <span class="n">XWR2_MARK</span><span class="p">,</span>
	<span class="n">LCDD7_MARK</span><span class="p">,</span> <span class="n">DV_D7_MARK</span><span class="p">,</span>
	<span class="n">SIUAISLD_MARK</span><span class="p">,</span> <span class="n">MFG4_OUT2_MARK</span><span class="p">,</span> <span class="n">XWR3_MARK</span><span class="p">,</span>
	<span class="n">LCDD8_MARK</span><span class="p">,</span> <span class="n">DV_D8_MARK</span><span class="p">,</span> <span class="n">D16_MARK</span><span class="p">,</span> <span class="n">ED16_MARK</span><span class="p">,</span>
	<span class="n">LCDD9_MARK</span><span class="p">,</span> <span class="n">DV_D9_MARK</span><span class="p">,</span> <span class="n">D17_MARK</span><span class="p">,</span> <span class="n">ED17_MARK</span><span class="p">,</span>
	<span class="n">LCDD10_MARK</span><span class="p">,</span> <span class="n">DV_D10_MARK</span><span class="p">,</span> <span class="n">D18_MARK</span><span class="p">,</span> <span class="n">ED18_MARK</span><span class="p">,</span>
	<span class="n">LCDD11_MARK</span><span class="p">,</span> <span class="n">DV_D11_MARK</span><span class="p">,</span> <span class="n">D19_MARK</span><span class="p">,</span> <span class="n">ED19_MARK</span><span class="p">,</span>
	<span class="n">LCDD12_MARK</span><span class="p">,</span> <span class="n">DV_D12_MARK</span><span class="p">,</span> <span class="n">D20_MARK</span><span class="p">,</span> <span class="n">ED20_MARK</span><span class="p">,</span>
	<span class="n">LCDD13_MARK</span><span class="p">,</span> <span class="n">DV_D13_MARK</span><span class="p">,</span> <span class="n">D21_MARK</span><span class="p">,</span> <span class="n">ED21_MARK</span><span class="p">,</span>
	<span class="n">LCDD14_MARK</span><span class="p">,</span> <span class="n">DV_D14_MARK</span><span class="p">,</span> <span class="n">D22_MARK</span><span class="p">,</span> <span class="n">ED22_MARK</span><span class="p">,</span>
	<span class="n">LCDD15_MARK</span><span class="p">,</span> <span class="n">DV_D15_MARK</span><span class="p">,</span> <span class="n">D23_MARK</span><span class="p">,</span> <span class="n">ED23_MARK</span><span class="p">,</span>
	<span class="n">LCDD16_MARK</span><span class="p">,</span> <span class="n">DV_HSYNC_MARK</span><span class="p">,</span> <span class="n">D24_MARK</span><span class="p">,</span> <span class="n">ED24_MARK</span><span class="p">,</span>
	<span class="n">LCDD17_MARK</span><span class="p">,</span> <span class="n">DV_VSYNC_MARK</span><span class="p">,</span> <span class="n">D25_MARK</span><span class="p">,</span> <span class="n">ED25_MARK</span><span class="p">,</span>
	<span class="n">LCDD18_MARK</span><span class="p">,</span> <span class="n">DREQ2_MARK</span><span class="p">,</span> <span class="n">MSIOF0L_TSCK_MARK</span><span class="p">,</span>
	<span class="n">D26_MARK</span><span class="p">,</span> <span class="n">ED26_MARK</span><span class="p">,</span>
	<span class="n">LCDD19_MARK</span><span class="p">,</span> <span class="n">MSIOF0L_TSYNC_MARK</span><span class="p">,</span>
	<span class="n">D27_MARK</span><span class="p">,</span> <span class="n">ED27_MARK</span><span class="p">,</span>
	<span class="n">LCDD20_MARK</span><span class="p">,</span> <span class="n">TS_SPSYNC1_MARK</span><span class="p">,</span> <span class="n">MSIOF0L_MCK0_MARK</span><span class="p">,</span>
	<span class="n">D28_MARK</span><span class="p">,</span> <span class="n">ED28_MARK</span><span class="p">,</span>
	<span class="n">LCDD21_MARK</span><span class="p">,</span> <span class="n">TS_SDAT1_MARK</span><span class="p">,</span> <span class="n">MSIOF0L_MCK1_MARK</span><span class="p">,</span>
	<span class="n">D29_MARK</span><span class="p">,</span> <span class="n">ED29_MARK</span><span class="p">,</span>
	<span class="n">LCDD22_MARK</span><span class="p">,</span> <span class="n">TS_SDEN1_MARK</span><span class="p">,</span> <span class="n">MSIOF0L_SS1_MARK</span><span class="p">,</span>
	<span class="n">D30_MARK</span><span class="p">,</span> <span class="n">ED30_MARK</span><span class="p">,</span>
	<span class="n">LCDD23_MARK</span><span class="p">,</span> <span class="n">TS_SCK1_MARK</span><span class="p">,</span> <span class="n">MSIOF0L_SS2_MARK</span><span class="p">,</span>
	<span class="n">D31_MARK</span><span class="p">,</span> <span class="n">ED31_MARK</span><span class="p">,</span>
	<span class="n">LCDDCK_MARK</span><span class="p">,</span> <span class="n">LCDWR_MARK</span><span class="p">,</span> <span class="n">DV_CKO_MARK</span><span class="p">,</span> <span class="n">SIUAOSPD_MARK</span><span class="p">,</span>
	<span class="n">LCDRD_MARK</span><span class="p">,</span> <span class="n">DACK2_MARK</span><span class="p">,</span> <span class="n">MSIOF0L_RSYNC_MARK</span><span class="p">,</span>

	<span class="cm">/* 49-5 */</span>
	<span class="n">LCDHSYN_MARK</span><span class="p">,</span> <span class="n">LCDCS_MARK</span><span class="p">,</span> <span class="n">LCDCS2_MARK</span><span class="p">,</span> <span class="n">DACK3_MARK</span><span class="p">,</span>
	<span class="n">LCDDISP_MARK</span><span class="p">,</span> <span class="n">LCDRS_MARK</span><span class="p">,</span> <span class="n">DREQ3_MARK</span><span class="p">,</span> <span class="n">MSIOF0L_RSCK_MARK</span><span class="p">,</span>
	<span class="n">LCDCSYN_MARK</span><span class="p">,</span> <span class="n">LCDCSYN2_MARK</span><span class="p">,</span> <span class="n">DV_CKI_MARK</span><span class="p">,</span>
	<span class="n">LCDLCLK_MARK</span><span class="p">,</span> <span class="n">DREQ1_MARK</span><span class="p">,</span> <span class="n">MSIOF0L_RXD_MARK</span><span class="p">,</span>
	<span class="n">LCDDON_MARK</span><span class="p">,</span> <span class="n">LCDDON2_MARK</span><span class="p">,</span> <span class="n">DACK1_MARK</span><span class="p">,</span> <span class="n">MSIOF0L_TXD_MARK</span><span class="p">,</span>
	<span class="n">VIO_DR0_MARK</span><span class="p">,</span> <span class="n">VIO_DR1_MARK</span><span class="p">,</span> <span class="n">VIO_DR2_MARK</span><span class="p">,</span> <span class="n">VIO_DR3_MARK</span><span class="p">,</span>
	<span class="n">VIO_DR4_MARK</span><span class="p">,</span> <span class="n">VIO_DR5_MARK</span><span class="p">,</span> <span class="n">VIO_DR6_MARK</span><span class="p">,</span> <span class="n">VIO_DR7_MARK</span><span class="p">,</span>
	<span class="n">VIO_VDR_MARK</span><span class="p">,</span> <span class="n">VIO_HDR_MARK</span><span class="p">,</span>
	<span class="n">VIO_CLKR_MARK</span><span class="p">,</span> <span class="n">VIO_CKOR_MARK</span><span class="p">,</span>
	<span class="n">SCIFA1_TXD_MARK</span><span class="p">,</span> <span class="n">GPS_PGFA0_MARK</span><span class="p">,</span>
	<span class="n">SCIFA1_SCK_MARK</span><span class="p">,</span> <span class="n">GPS_PGFA1_MARK</span><span class="p">,</span>
	<span class="n">SCIFA1_RTS_MARK</span><span class="p">,</span> <span class="n">GPS_EPPSINMON_MARK</span><span class="p">,</span>
	<span class="n">SCIFA1_RXD_MARK</span><span class="p">,</span> <span class="n">SCIFA1_CTS_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_TXD_MARK</span><span class="p">,</span> <span class="n">SCIFA1_TXD2_MARK</span><span class="p">,</span> <span class="n">GPS_TXD_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_TSYNC_MARK</span><span class="p">,</span> <span class="n">SCIFA1_CTS2_MARK</span><span class="p">,</span> <span class="n">I2C_SDA2_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_TSCK_MARK</span><span class="p">,</span> <span class="n">SCIFA1_SCK2_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_RXD_MARK</span><span class="p">,</span> <span class="n">SCIFA1_RXD2_MARK</span><span class="p">,</span> <span class="n">GPS_RXD_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_RSCK_MARK</span><span class="p">,</span> <span class="n">SCIFA1_RTS2_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_RSYNC_MARK</span><span class="p">,</span> <span class="n">I2C_SCL2_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_MCK0_MARK</span><span class="p">,</span> <span class="n">MSIOF1_MCK1_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_SS1_MARK</span><span class="p">,</span> <span class="n">EDBGREQ3_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_SS2_MARK</span><span class="p">,</span>
	<span class="n">PORT236_IROUT_MARK</span><span class="p">,</span> <span class="n">IRDA_OUT_MARK</span><span class="p">,</span>
	<span class="n">IRDA_IN_MARK</span><span class="p">,</span> <span class="n">IRDA_FIRSEL_MARK</span><span class="p">,</span>
	<span class="n">TPU1TO0_MARK</span><span class="p">,</span> <span class="n">TS_SPSYNC3_MARK</span><span class="p">,</span>
	<span class="n">TPU1TO1_MARK</span><span class="p">,</span> <span class="n">TS_SDAT3_MARK</span><span class="p">,</span>
	<span class="n">TPU1TO2_MARK</span><span class="p">,</span> <span class="n">TS_SDEN3_MARK</span><span class="p">,</span> <span class="n">PORT241_MSIOF2_SS1_MARK</span><span class="p">,</span>
	<span class="n">TPU1TO3_MARK</span><span class="p">,</span> <span class="n">PORT242_MSIOF2_TSCK_MARK</span><span class="p">,</span>
	<span class="n">M13_BSW_MARK</span><span class="p">,</span> <span class="n">PORT243_MSIOF2_TSYNC_MARK</span><span class="p">,</span>
	<span class="n">M14_GSW_MARK</span><span class="p">,</span> <span class="n">PORT244_MSIOF2_TXD_MARK</span><span class="p">,</span>
	<span class="n">PORT245_IROUT_MARK</span><span class="p">,</span> <span class="n">M15_RSW_MARK</span><span class="p">,</span>
	<span class="n">SOUT3_MARK</span><span class="p">,</span> <span class="n">SCIFA2_TXD1_MARK</span><span class="p">,</span>
	<span class="n">SIN3_MARK</span><span class="p">,</span> <span class="n">SCIFA2_RXD1_MARK</span><span class="p">,</span>
	<span class="n">XRTS3_MARK</span><span class="p">,</span> <span class="n">SCIFA2_RTS1_MARK</span><span class="p">,</span> <span class="n">PORT248_MSIOF2_SS2_MARK</span><span class="p">,</span>
	<span class="n">XCTS3_MARK</span><span class="p">,</span> <span class="n">SCIFA2_CTS1_MARK</span><span class="p">,</span> <span class="n">PORT249_MSIOF2_RXD_MARK</span><span class="p">,</span>
	<span class="n">DINT_MARK</span><span class="p">,</span> <span class="n">SCIFA2_SCK1_MARK</span><span class="p">,</span> <span class="n">TS_SCK3_MARK</span><span class="p">,</span>
	<span class="n">SDHICLK0_MARK</span><span class="p">,</span> <span class="n">TCK2_MARK</span><span class="p">,</span>
	<span class="n">SDHICD0_MARK</span><span class="p">,</span>
	<span class="n">SDHID0_0_MARK</span><span class="p">,</span> <span class="n">TMS2_MARK</span><span class="p">,</span>
	<span class="n">SDHID0_1_MARK</span><span class="p">,</span> <span class="n">TDO2_MARK</span><span class="p">,</span>
	<span class="n">SDHID0_2_MARK</span><span class="p">,</span> <span class="n">TDI2_MARK</span><span class="p">,</span>
	<span class="n">SDHID0_3_MARK</span><span class="p">,</span> <span class="n">RTCK2_MARK</span><span class="p">,</span>

	<span class="cm">/* 49-6 */</span>
	<span class="n">SDHICMD0_MARK</span><span class="p">,</span> <span class="n">TRST2_MARK</span><span class="p">,</span>
	<span class="n">SDHIWP0_MARK</span><span class="p">,</span> <span class="n">EDBGREQ2_MARK</span><span class="p">,</span>
	<span class="n">SDHICLK1_MARK</span><span class="p">,</span> <span class="n">TCK3_MARK</span><span class="p">,</span>
	<span class="n">SDHID1_0_MARK</span><span class="p">,</span> <span class="n">M11_SLCD_SO2_MARK</span><span class="p">,</span>
	<span class="n">TS_SPSYNC2_MARK</span><span class="p">,</span> <span class="n">TMS3_MARK</span><span class="p">,</span>
	<span class="n">SDHID1_1_MARK</span><span class="p">,</span> <span class="n">M9_SLCD_AO2_MARK</span><span class="p">,</span>
	<span class="n">TS_SDAT2_MARK</span><span class="p">,</span> <span class="n">TDO3_MARK</span><span class="p">,</span>
	<span class="n">SDHID1_2_MARK</span><span class="p">,</span> <span class="n">M10_SLCD_CK2_MARK</span><span class="p">,</span>
	<span class="n">TS_SDEN2_MARK</span><span class="p">,</span> <span class="n">TDI3_MARK</span><span class="p">,</span>
	<span class="n">SDHID1_3_MARK</span><span class="p">,</span> <span class="n">M12_SLCD_CE2_MARK</span><span class="p">,</span>
	<span class="n">TS_SCK2_MARK</span><span class="p">,</span> <span class="n">RTCK3_MARK</span><span class="p">,</span>
	<span class="n">SDHICMD1_MARK</span><span class="p">,</span> <span class="n">TRST3_MARK</span><span class="p">,</span>
	<span class="n">SDHICLK2_MARK</span><span class="p">,</span> <span class="n">SCIFB_SCK_MARK</span><span class="p">,</span>
	<span class="n">SDHID2_0_MARK</span><span class="p">,</span> <span class="n">SCIFB_TXD_MARK</span><span class="p">,</span>
	<span class="n">SDHID2_1_MARK</span><span class="p">,</span> <span class="n">SCIFB_CTS_MARK</span><span class="p">,</span>
	<span class="n">SDHID2_2_MARK</span><span class="p">,</span> <span class="n">SCIFB_RXD_MARK</span><span class="p">,</span>
	<span class="n">SDHID2_3_MARK</span><span class="p">,</span> <span class="n">SCIFB_RTS_MARK</span><span class="p">,</span>
	<span class="n">SDHICMD2_MARK</span><span class="p">,</span>
	<span class="n">RESETOUTS_MARK</span><span class="p">,</span>
	<span class="n">DIVLOCK_MARK</span><span class="p">,</span>
	<span class="n">PINMUX_MARK_END</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">pinmux_enum_t</span> <span class="n">pinmux_data</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>

	<span class="cm">/* specify valid pin states for each pin in GPIO mode */</span>

	<span class="cm">/* 49-1 (GPIO) */</span>
	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span> <span class="n">PORT_DATA_I_PU</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span> <span class="n">PORT_DATA_I_PU</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU</span><span class="p">(</span><span class="mi">4</span><span class="p">),</span> <span class="n">PORT_DATA_I_PU</span><span class="p">(</span><span class="mi">5</span><span class="p">),</span> <span class="n">PORT_DATA_I_PU</span><span class="p">(</span><span class="mi">6</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU</span><span class="p">(</span><span class="mi">7</span><span class="p">),</span> <span class="n">PORT_DATA_I_PU</span><span class="p">(</span><span class="mi">8</span><span class="p">),</span> <span class="n">PORT_DATA_I_PU</span><span class="p">(</span><span class="mi">9</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU</span><span class="p">(</span><span class="mi">10</span><span class="p">),</span> <span class="n">PORT_DATA_I_PU</span><span class="p">(</span><span class="mi">11</span><span class="p">),</span> <span class="n">PORT_DATA_I_PU</span><span class="p">(</span><span class="mi">12</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU</span><span class="p">(</span><span class="mi">13</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">14</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">15</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">16</span><span class="p">),</span> <span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">17</span><span class="p">),</span> <span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">18</span><span class="p">),</span> <span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">19</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">20</span><span class="p">),</span> <span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">21</span><span class="p">),</span> <span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">22</span><span class="p">),</span> <span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">23</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">24</span><span class="p">),</span> <span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">25</span><span class="p">),</span> <span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">26</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">27</span><span class="p">),</span> <span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">28</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">29</span><span class="p">),</span> <span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">30</span><span class="p">),</span> <span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">31</span><span class="p">),</span> <span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">32</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">33</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">34</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU</span><span class="p">(</span><span class="mi">35</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">36</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">37</span><span class="p">),</span>

	<span class="cm">/* 49-2 (GPIO) */</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">38</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">39</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">40</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">41</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">42</span><span class="p">),</span> <span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">43</span><span class="p">),</span> <span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">44</span><span class="p">),</span> <span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">45</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">46</span><span class="p">),</span> <span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">47</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">48</span><span class="p">),</span> <span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">49</span><span class="p">),</span> <span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">50</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">51</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">52</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">53</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">54</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">55</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">56</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">57</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">58</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">59</span><span class="p">),</span> <span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">60</span><span class="p">),</span> <span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">61</span><span class="p">),</span> <span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">62</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">63</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU</span><span class="p">(</span><span class="mi">64</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">65</span><span class="p">),</span> <span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">66</span><span class="p">),</span> <span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">67</span><span class="p">),</span> <span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">68</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">69</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">70</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">71</span><span class="p">),</span> <span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">72</span><span class="p">),</span> <span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">73</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">74</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">75</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">76</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">77</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">78</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">79</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">80</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">81</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">82</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">83</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">84</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">85</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">86</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">87</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">88</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">89</span><span class="p">),</span> <span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">90</span><span class="p">),</span>

	<span class="cm">/* 49-3 (GPIO) */</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">91</span><span class="p">),</span> <span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">92</span><span class="p">),</span> <span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">93</span><span class="p">),</span> <span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">94</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">95</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">96</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">97</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">98</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">99</span><span class="p">),</span>	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">100</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">101</span><span class="p">),</span> <span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">102</span><span class="p">),</span> <span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">103</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">104</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">105</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">106</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">107</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">108</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">109</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">110</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">111</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">112</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">113</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">114</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">115</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">116</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">117</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">118</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">119</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">120</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">121</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">122</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">123</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">124</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">125</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">126</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">127</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">128</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">129</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">130</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">131</span><span class="p">),</span> <span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">132</span><span class="p">),</span> <span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">133</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">134</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">135</span><span class="p">),</span> <span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">136</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">137</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">138</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">139</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">140</span><span class="p">),</span> <span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">141</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU</span><span class="p">(</span><span class="mi">142</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">143</span><span class="p">),</span> <span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">144</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU</span><span class="p">(</span><span class="mi">145</span><span class="p">),</span>

	<span class="cm">/* 49-4 (GPIO) */</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">146</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">147</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">148</span><span class="p">),</span> <span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">149</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">150</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">151</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">152</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">153</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">154</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">155</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">156</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">157</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">158</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">159</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">160</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">161</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">162</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">163</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">164</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">165</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">166</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">167</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">168</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">169</span><span class="p">),</span> <span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">170</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">171</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">172</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">173</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">174</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">175</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">176</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">177</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">178</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">179</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">180</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">181</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">182</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">183</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">184</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">185</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">186</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">187</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">188</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">189</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">190</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">191</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">192</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">193</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">194</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">195</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">196</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">197</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">198</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">199</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">200</span><span class="p">),</span>

	<span class="cm">/* 49-5 (GPIO) */</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">201</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">202</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">203</span><span class="p">),</span>
	<span class="n">PORT_DATA_I</span><span class="p">(</span><span class="mi">204</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">205</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">206</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">207</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">208</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">209</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">210</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">211</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">212</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">213</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">214</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">215</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">216</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">217</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">218</span><span class="p">),</span> <span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">219</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">220</span><span class="p">),</span> <span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">221</span><span class="p">),</span> <span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">222</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">223</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">224</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">225</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">226</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">227</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">228</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">229</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">230</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">231</span><span class="p">),</span> <span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">232</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">233</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">234</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">235</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">236</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">237</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">238</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">239</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">240</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">241</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">242</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">243</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">244</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">245</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">246</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">247</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">248</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">249</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">250</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">251</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">252</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">253</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">254</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">255</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">256</span><span class="p">),</span>

	<span class="cm">/* 49-6 (GPIO) */</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">257</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">258</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">259</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">260</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">261</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">262</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">263</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">264</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">265</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">266</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">267</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">268</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">269</span><span class="p">),</span> <span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">270</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">271</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">272</span><span class="p">),</span>

	<span class="cm">/* Special Pull-up / Pull-down Functions */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT48_KEYIN0_PU_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_1</span><span class="p">,</span>
		    <span class="n">PORT48_FN2</span><span class="p">,</span> <span class="n">PORT48_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT49_KEYIN1_PU_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_1</span><span class="p">,</span>
		    <span class="n">PORT49_FN2</span><span class="p">,</span> <span class="n">PORT49_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT50_KEYIN2_PU_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_1</span><span class="p">,</span>
		    <span class="n">PORT50_FN2</span><span class="p">,</span> <span class="n">PORT50_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT55_KEYIN3_PU_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_1</span><span class="p">,</span>
		    <span class="n">PORT55_FN2</span><span class="p">,</span> <span class="n">PORT55_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT56_KEYIN4_PU_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_1</span><span class="p">,</span>
		    <span class="n">PORT56_FN2</span><span class="p">,</span> <span class="n">PORT56_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT57_KEYIN5_PU_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_1</span><span class="p">,</span>
		    <span class="n">PORT57_FN2</span><span class="p">,</span> <span class="n">PORT57_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT58_KEYIN6_PU_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_1</span><span class="p">,</span>
		    <span class="n">PORT58_FN2</span><span class="p">,</span> <span class="n">PORT58_IN_PU</span><span class="p">),</span>

	<span class="cm">/* 49-1 (FN) */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VBUS0_MARK</span><span class="p">,</span> <span class="n">PORT0_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CPORT0_MARK</span><span class="p">,</span> <span class="n">PORT1_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CPORT1_MARK</span><span class="p">,</span> <span class="n">PORT2_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CPORT2_MARK</span><span class="p">,</span> <span class="n">PORT3_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CPORT3_MARK</span><span class="p">,</span> <span class="n">PORT4_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CPORT4_MARK</span><span class="p">,</span> <span class="n">PORT5_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CPORT5_MARK</span><span class="p">,</span> <span class="n">PORT6_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CPORT6_MARK</span><span class="p">,</span> <span class="n">PORT7_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CPORT7_MARK</span><span class="p">,</span> <span class="n">PORT8_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CPORT8_MARK</span><span class="p">,</span> <span class="n">PORT9_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CPORT9_MARK</span><span class="p">,</span> <span class="n">PORT10_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CPORT10_MARK</span><span class="p">,</span> <span class="n">PORT11_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CPORT11_MARK</span><span class="p">,</span> <span class="n">PORT12_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIN2_MARK</span><span class="p">,</span> <span class="n">PORT12_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CPORT12_MARK</span><span class="p">,</span> <span class="n">PORT13_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">XCTS2_MARK</span><span class="p">,</span> <span class="n">PORT13_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CPORT13_MARK</span><span class="p">,</span> <span class="n">PORT14_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RFSPO4_MARK</span><span class="p">,</span> <span class="n">PORT14_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CPORT14_MARK</span><span class="p">,</span> <span class="n">PORT15_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RFSPO5_MARK</span><span class="p">,</span> <span class="n">PORT15_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CPORT15_MARK</span><span class="p">,</span> <span class="n">PORT16_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CPORT16_MARK</span><span class="p">,</span> <span class="n">PORT17_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CPORT17_MARK</span><span class="p">,</span> <span class="n">PORT18_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SOUT2_MARK</span><span class="p">,</span> <span class="n">PORT18_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CPORT18_MARK</span><span class="p">,</span> <span class="n">PORT19_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">XRTS2_MARK</span><span class="p">,</span> <span class="n">PORT19_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CPORT19_MARK</span><span class="p">,</span> <span class="n">PORT20_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CPORT20_MARK</span><span class="p">,</span> <span class="n">PORT21_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RFSPO6_MARK</span><span class="p">,</span> <span class="n">PORT21_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CPORT21_MARK</span><span class="p">,</span> <span class="n">PORT22_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STATUS0_MARK</span><span class="p">,</span> <span class="n">PORT22_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CPORT22_MARK</span><span class="p">,</span> <span class="n">PORT23_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STATUS1_MARK</span><span class="p">,</span> <span class="n">PORT23_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CPORT23_MARK</span><span class="p">,</span> <span class="n">PORT24_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STATUS2_MARK</span><span class="p">,</span> <span class="n">PORT24_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RFSPO7_MARK</span><span class="p">,</span> <span class="n">PORT24_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MPORT0_MARK</span><span class="p">,</span> <span class="n">PORT25_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MPORT1_MARK</span><span class="p">,</span> <span class="n">PORT26_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">B_SYNLD1_MARK</span><span class="p">,</span> <span class="n">PORT27_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">B_SYNLD2_MARK</span><span class="p">,</span> <span class="n">PORT28_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">XMAINPS_MARK</span><span class="p">,</span> <span class="n">PORT29_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">XDIVPS_MARK</span><span class="p">,</span> <span class="n">PORT30_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">XIDRST_MARK</span><span class="p">,</span> <span class="n">PORT31_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDCLK_MARK</span><span class="p">,</span> <span class="n">PORT32_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDIO_MARK</span><span class="p">,</span> <span class="n">PORT33_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SOUT1_MARK</span><span class="p">,</span> <span class="n">PORT34_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA4_TXD_MARK</span><span class="p">,</span> <span class="n">PORT34_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">M02_BERDAT_MARK</span><span class="p">,</span> <span class="n">PORT34_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIN1_MARK</span><span class="p">,</span> <span class="n">PORT35_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA4_RXD_MARK</span><span class="p">,</span> <span class="n">PORT35_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">XWUP_MARK</span><span class="p">,</span> <span class="n">PORT35_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">XRTS1_MARK</span><span class="p">,</span> <span class="n">PORT36_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA4_RTS_MARK</span><span class="p">,</span> <span class="n">PORT36_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">M03_BERCLK_MARK</span><span class="p">,</span> <span class="n">PORT36_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">XCTS1_MARK</span><span class="p">,</span> <span class="n">PORT37_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA4_CTS_MARK</span><span class="p">,</span> <span class="n">PORT37_FN2</span><span class="p">),</span>

	<span class="cm">/* 49-2 (FN) */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSU_IQ_AGC6_MARK</span><span class="p">,</span> <span class="n">PORT38_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG2_IN2_MARK</span><span class="p">,</span> <span class="n">PORT38_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2_MCK0_MARK</span><span class="p">,</span> <span class="n">PORT38_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSU_IQ_AGC5_MARK</span><span class="p">,</span> <span class="n">PORT39_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG2_IN1_MARK</span><span class="p">,</span> <span class="n">PORT39_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2_MCK1_MARK</span><span class="p">,</span> <span class="n">PORT39_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSU_IQ_AGC4_MARK</span><span class="p">,</span> <span class="n">PORT40_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2_RSYNC_MARK</span><span class="p">,</span> <span class="n">PORT40_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSU_IQ_AGC3_MARK</span><span class="p">,</span> <span class="n">PORT41_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG2_OUT1_MARK</span><span class="p">,</span> <span class="n">PORT41_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2_RSCK_MARK</span><span class="p">,</span> <span class="n">PORT41_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSU_IQ_AGC2_MARK</span><span class="p">,</span> <span class="n">PORT42_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT42_KEYOUT0_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_1</span><span class="p">,</span> <span class="n">PORT42_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSU_IQ_AGC1_MARK</span><span class="p">,</span> <span class="n">PORT43_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT43_KEYOUT1_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_1</span><span class="p">,</span> <span class="n">PORT43_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSU_IQ_AGC0_MARK</span><span class="p">,</span> <span class="n">PORT44_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT44_KEYOUT2_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_1</span><span class="p">,</span> <span class="n">PORT44_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSU_IQ_AGC_ST_MARK</span><span class="p">,</span> <span class="n">PORT45_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT45_KEYOUT3_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_1</span><span class="p">,</span> <span class="n">PORT45_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSU_IQ_PDO_MARK</span><span class="p">,</span> <span class="n">PORT46_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT46_KEYOUT4_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_1</span><span class="p">,</span> <span class="n">PORT46_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSU_IQ_PYO_MARK</span><span class="p">,</span> <span class="n">PORT47_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT47_KEYOUT5_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_1</span><span class="p">,</span> <span class="n">PORT47_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSU_EN_TXMUX_G3MO_MARK</span><span class="p">,</span> <span class="n">PORT48_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT48_KEYIN0_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_1</span><span class="p">,</span> <span class="n">PORT48_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSU_I_TXMUX_G3MO_MARK</span><span class="p">,</span> <span class="n">PORT49_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT49_KEYIN1_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_1</span><span class="p">,</span> <span class="n">PORT49_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSU_Q_TXMUX_G3MO_MARK</span><span class="p">,</span> <span class="n">PORT50_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT50_KEYIN2_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_1</span><span class="p">,</span> <span class="n">PORT50_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSU_SYO_MARK</span><span class="p">,</span> <span class="n">PORT51_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT51_MSIOF2_TSYNC_MARK</span><span class="p">,</span> <span class="n">PORT51_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSU_SDO_MARK</span><span class="p">,</span> <span class="n">PORT52_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT52_MSIOF2_TSCK_MARK</span><span class="p">,</span> <span class="n">PORT52_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSU_TGTTI_G3MO_MARK</span><span class="p">,</span> <span class="n">PORT53_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT53_MSIOF2_TXD_MARK</span><span class="p">,</span> <span class="n">PORT53_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">B_TIME_STAMP_MARK</span><span class="p">,</span> <span class="n">PORT54_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT54_MSIOF2_RXD_MARK</span><span class="p">,</span> <span class="n">PORT54_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSU_SDI_MARK</span><span class="p">,</span> <span class="n">PORT55_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT55_KEYIN3_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_1</span><span class="p">,</span> <span class="n">PORT55_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSU_SCO_MARK</span><span class="p">,</span> <span class="n">PORT56_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT56_KEYIN4_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_1</span><span class="p">,</span> <span class="n">PORT56_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSU_DREQ_MARK</span><span class="p">,</span> <span class="n">PORT57_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT57_KEYIN5_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_1</span><span class="p">,</span> <span class="n">PORT57_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSU_DACK_MARK</span><span class="p">,</span> <span class="n">PORT58_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT58_KEYIN6_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_1</span><span class="p">,</span> <span class="n">PORT58_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSU_CLK61M_MARK</span><span class="p">,</span> <span class="n">PORT59_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT59_MSIOF2_SS1_MARK</span><span class="p">,</span> <span class="n">PORT59_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSU_XRST_MARK</span><span class="p">,</span> <span class="n">PORT60_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT60_MSIOF2_SS2_MARK</span><span class="p">,</span> <span class="n">PORT60_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PCMCLKO_MARK</span><span class="p">,</span> <span class="n">PORT61_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SYNC8KO_MARK</span><span class="p">,</span> <span class="n">PORT62_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DNPCM_A_MARK</span><span class="p">,</span> <span class="n">PORT63_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">UPPCM_A_MARK</span><span class="p">,</span> <span class="n">PORT64_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">XTALB1L_MARK</span><span class="p">,</span> <span class="n">PORT65_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPS_AGC1_MARK</span><span class="p">,</span> <span class="n">PORT66_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA0_RTS_MARK</span><span class="p">,</span> <span class="n">PORT66_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPS_AGC2_MARK</span><span class="p">,</span> <span class="n">PORT67_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA0_SCK_MARK</span><span class="p">,</span> <span class="n">PORT67_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPS_AGC3_MARK</span><span class="p">,</span> <span class="n">PORT68_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA0_TXD_MARK</span><span class="p">,</span> <span class="n">PORT68_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPS_AGC4_MARK</span><span class="p">,</span> <span class="n">PORT69_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA0_RXD_MARK</span><span class="p">,</span> <span class="n">PORT69_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPS_PWRD_MARK</span><span class="p">,</span> <span class="n">PORT70_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA0_CTS_MARK</span><span class="p">,</span> <span class="n">PORT70_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPS_IM_MARK</span><span class="p">,</span> <span class="n">PORT71_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPS_IS_MARK</span><span class="p">,</span> <span class="n">PORT72_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPS_QM_MARK</span><span class="p">,</span> <span class="n">PORT73_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPS_QS_MARK</span><span class="p">,</span> <span class="n">PORT74_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUBOMC_MARK</span><span class="p">,</span> <span class="n">PORT75_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU2TO0_MARK</span><span class="p">,</span> <span class="n">PORT75_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUCKB_MARK</span><span class="p">,</span> <span class="n">PORT76_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU2TO1_MARK</span><span class="p">,</span> <span class="n">PORT76_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUBOLR_MARK</span><span class="p">,</span> <span class="n">PORT77_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF2_TSYNC_MARK</span><span class="p">,</span> <span class="n">PORT77_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU2TO2_MARK</span><span class="p">,</span> <span class="n">PORT77_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUBOBT_MARK</span><span class="p">,</span> <span class="n">PORT78_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF2_TSCK_MARK</span><span class="p">,</span> <span class="n">PORT78_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU2TO3_MARK</span><span class="p">,</span> <span class="n">PORT78_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUBOSLD_MARK</span><span class="p">,</span> <span class="n">PORT79_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF2_TXD_MARK</span><span class="p">,</span> <span class="n">PORT79_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU3TO0_MARK</span><span class="p">,</span> <span class="n">PORT79_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUBILR_MARK</span><span class="p">,</span> <span class="n">PORT80_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU3TO1_MARK</span><span class="p">,</span> <span class="n">PORT80_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUBIBT_MARK</span><span class="p">,</span> <span class="n">PORT81_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU3TO2_MARK</span><span class="p">,</span> <span class="n">PORT81_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUBISLD_MARK</span><span class="p">,</span> <span class="n">PORT82_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU3TO3_MARK</span><span class="p">,</span> <span class="n">PORT82_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">NMI_MARK</span><span class="p">,</span> <span class="n">PORT83_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU4TO0_MARK</span><span class="p">,</span> <span class="n">PORT83_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DNPCM_M_MARK</span><span class="p">,</span> <span class="n">PORT84_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU4TO1_MARK</span><span class="p">,</span> <span class="n">PORT84_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU4TO2_MARK</span><span class="p">,</span> <span class="n">PORT85_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU4TO3_MARK</span><span class="p">,</span> <span class="n">PORT86_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ_TMPB_MARK</span><span class="p">,</span> <span class="n">PORT87_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PWEN_MARK</span><span class="p">,</span> <span class="n">PORT88_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG1_OUT1_MARK</span><span class="p">,</span> <span class="n">PORT88_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">OVCN_MARK</span><span class="p">,</span> <span class="n">PORT89_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG1_IN1_MARK</span><span class="p">,</span> <span class="n">PORT89_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">OVCN2_MARK</span><span class="p">,</span> <span class="n">PORT90_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG1_IN2_MARK</span><span class="p">,</span> <span class="n">PORT90_FN2</span><span class="p">),</span>

	<span class="cm">/* 49-3 (FN) */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RFSPO1_MARK</span><span class="p">,</span> <span class="n">PORT91_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RFSPO2_MARK</span><span class="p">,</span> <span class="n">PORT92_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RFSPO3_MARK</span><span class="p">,</span> <span class="n">PORT93_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT93_VIO_CKO2_MARK</span><span class="p">,</span> <span class="n">PORT93_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">USBTERM_MARK</span><span class="p">,</span> <span class="n">PORT94_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">EXTLP_MARK</span><span class="p">,</span> <span class="n">PORT94_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDIN_MARK</span><span class="p">,</span> <span class="n">PORT95_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA5_CTS_MARK</span><span class="p">,</span> <span class="n">PORT96_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG0_IN1_MARK</span><span class="p">,</span> <span class="n">PORT96_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA5_RTS_MARK</span><span class="p">,</span> <span class="n">PORT97_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG0_IN2_MARK</span><span class="p">,</span> <span class="n">PORT97_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA5_RXD_MARK</span><span class="p">,</span> <span class="n">PORT98_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA5_TXD_MARK</span><span class="p">,</span> <span class="n">PORT99_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA5_SCK_MARK</span><span class="p">,</span> <span class="n">PORT100_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG0_OUT1_MARK</span><span class="p">,</span> <span class="n">PORT100_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A0_EA0_MARK</span><span class="p">,</span> <span class="n">PORT101_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BS_MARK</span><span class="p">,</span> <span class="n">PORT101_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A14_EA14_MARK</span><span class="p">,</span> <span class="n">PORT102_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT102_KEYOUT0_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_0</span><span class="p">,</span> <span class="n">PORT102_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A15_EA15_MARK</span><span class="p">,</span> <span class="n">PORT103_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT103_KEYOUT1_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_0</span><span class="p">,</span> <span class="n">PORT103_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_CLKOL_MARK</span><span class="p">,</span> <span class="n">PORT103_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A16_EA16_MARK</span><span class="p">,</span> <span class="n">PORT104_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT104_KEYOUT2_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_0</span><span class="p">,</span> <span class="n">PORT104_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_VSYNCL_MARK</span><span class="p">,</span> <span class="n">PORT104_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_SS1_MARK</span><span class="p">,</span> <span class="n">PORT104_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A17_EA17_MARK</span><span class="p">,</span> <span class="n">PORT105_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT105_KEYOUT3_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_0</span><span class="p">,</span> <span class="n">PORT105_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_HSYNCL_MARK</span><span class="p">,</span> <span class="n">PORT105_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_TSYNC_MARK</span><span class="p">,</span> <span class="n">PORT105_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A18_EA18_MARK</span><span class="p">,</span> <span class="n">PORT106_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT106_KEYOUT4_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_0</span><span class="p">,</span> <span class="n">PORT106_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_DL0_MARK</span><span class="p">,</span> <span class="n">PORT106_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_TSCK_MARK</span><span class="p">,</span> <span class="n">PORT106_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A19_EA19_MARK</span><span class="p">,</span> <span class="n">PORT107_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT107_KEYOUT5_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_0</span><span class="p">,</span> <span class="n">PORT107_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_DL1_MARK</span><span class="p">,</span> <span class="n">PORT107_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_TXD_MARK</span><span class="p">,</span> <span class="n">PORT107_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A20_EA20_MARK</span><span class="p">,</span> <span class="n">PORT108_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT108_KEYIN0_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_0</span><span class="p">,</span> <span class="n">PORT108_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_DL2_MARK</span><span class="p">,</span> <span class="n">PORT108_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_RSCK_MARK</span><span class="p">,</span> <span class="n">PORT108_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A21_EA21_MARK</span><span class="p">,</span> <span class="n">PORT109_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT109_KEYIN1_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_0</span><span class="p">,</span> <span class="n">PORT109_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_DL3_MARK</span><span class="p">,</span> <span class="n">PORT109_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_RSYNC_MARK</span><span class="p">,</span> <span class="n">PORT109_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A22_EA22_MARK</span><span class="p">,</span> <span class="n">PORT110_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT110_KEYIN2_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_0</span><span class="p">,</span> <span class="n">PORT110_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_DL4_MARK</span><span class="p">,</span> <span class="n">PORT110_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_MCK0_MARK</span><span class="p">,</span> <span class="n">PORT110_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A23_EA23_MARK</span><span class="p">,</span> <span class="n">PORT111_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT111_KEYIN3_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_0</span><span class="p">,</span> <span class="n">PORT111_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_DL5_MARK</span><span class="p">,</span> <span class="n">PORT111_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_MCK1_MARK</span><span class="p">,</span> <span class="n">PORT111_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A24_EA24_MARK</span><span class="p">,</span> <span class="n">PORT112_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT112_KEYIN4_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_0</span><span class="p">,</span> <span class="n">PORT112_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_DL6_MARK</span><span class="p">,</span> <span class="n">PORT112_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_RXD_MARK</span><span class="p">,</span> <span class="n">PORT112_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A25_EA25_MARK</span><span class="p">,</span> <span class="n">PORT113_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT113_KEYIN5_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_0</span><span class="p">,</span> <span class="n">PORT113_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_DL7_MARK</span><span class="p">,</span> <span class="n">PORT113_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_SS2_MARK</span><span class="p">,</span> <span class="n">PORT113_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A26_MARK</span><span class="p">,</span> <span class="n">PORT114_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT113_KEYIN6_MARK</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_0</span><span class="p">,</span> <span class="n">PORT114_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_CLKIL_MARK</span><span class="p">,</span> <span class="n">PORT114_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D0_ED0_NAF0_MARK</span><span class="p">,</span> <span class="n">PORT115_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D1_ED1_NAF1_MARK</span><span class="p">,</span> <span class="n">PORT116_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D2_ED2_NAF2_MARK</span><span class="p">,</span> <span class="n">PORT117_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D3_ED3_NAF3_MARK</span><span class="p">,</span> <span class="n">PORT118_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D4_ED4_NAF4_MARK</span><span class="p">,</span> <span class="n">PORT119_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D5_ED5_NAF5_MARK</span><span class="p">,</span> <span class="n">PORT120_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D6_ED6_NAF6_MARK</span><span class="p">,</span> <span class="n">PORT121_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D7_ED7_NAF7_MARK</span><span class="p">,</span> <span class="n">PORT122_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D8_ED8_NAF8_MARK</span><span class="p">,</span> <span class="n">PORT123_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D9_ED9_NAF9_MARK</span><span class="p">,</span> <span class="n">PORT124_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D10_ED10_NAF10_MARK</span><span class="p">,</span> <span class="n">PORT125_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D11_ED11_NAF11_MARK</span><span class="p">,</span> <span class="n">PORT126_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D12_ED12_NAF12_MARK</span><span class="p">,</span> <span class="n">PORT127_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D13_ED13_NAF13_MARK</span><span class="p">,</span> <span class="n">PORT128_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D14_ED14_NAF14_MARK</span><span class="p">,</span> <span class="n">PORT129_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D15_ED15_NAF15_MARK</span><span class="p">,</span> <span class="n">PORT130_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS4_MARK</span><span class="p">,</span> <span class="n">PORT131_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS5A_MARK</span><span class="p">,</span> <span class="n">PORT132_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS5B_MARK</span><span class="p">,</span> <span class="n">PORT133_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FCE1_MARK</span><span class="p">,</span> <span class="n">PORT133_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS6B_MARK</span><span class="p">,</span> <span class="n">PORT134_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">XCS2_MARK</span><span class="p">,</span> <span class="n">PORT134_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FCE0_MARK</span><span class="p">,</span> <span class="n">PORT135_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS6A_MARK</span><span class="p">,</span> <span class="n">PORT136_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK0_MARK</span><span class="p">,</span> <span class="n">PORT136_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WAIT_MARK</span><span class="p">,</span> <span class="n">PORT137_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ0_MARK</span><span class="p">,</span> <span class="n">PORT137_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RD_XRD_MARK</span><span class="p">,</span> <span class="n">PORT138_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A27_MARK</span><span class="p">,</span> <span class="n">PORT139_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RDWR_XWE_MARK</span><span class="p">,</span> <span class="n">PORT139_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WE0_XWR0_FWE_MARK</span><span class="p">,</span> <span class="n">PORT140_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WE1_XWR1_MARK</span><span class="p">,</span> <span class="n">PORT141_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FRB_MARK</span><span class="p">,</span> <span class="n">PORT142_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CKO_MARK</span><span class="p">,</span> <span class="n">PORT143_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">NBRSTOUT_MARK</span><span class="p">,</span> <span class="n">PORT144_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">NBRST_MARK</span><span class="p">,</span> <span class="n">PORT145_FN1</span><span class="p">),</span>

	<span class="cm">/* 49-4 (FN) */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RFSPO0_MARK</span><span class="p">,</span> <span class="n">PORT146_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT146_VIO_CKO2_MARK</span><span class="p">,</span> <span class="n">PORT146_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TSTMD_MARK</span><span class="p">,</span> <span class="n">PORT147_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_VD_MARK</span><span class="p">,</span> <span class="n">PORT148_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_HD_MARK</span><span class="p">,</span> <span class="n">PORT149_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D0_MARK</span><span class="p">,</span> <span class="n">PORT150_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D1_MARK</span><span class="p">,</span> <span class="n">PORT151_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D2_MARK</span><span class="p">,</span> <span class="n">PORT152_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D3_MARK</span><span class="p">,</span> <span class="n">PORT153_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D4_MARK</span><span class="p">,</span> <span class="n">PORT154_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D5_MARK</span><span class="p">,</span> <span class="n">PORT155_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D6_MARK</span><span class="p">,</span> <span class="n">PORT156_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D7_MARK</span><span class="p">,</span> <span class="n">PORT157_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D8_MARK</span><span class="p">,</span> <span class="n">PORT158_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D9_MARK</span><span class="p">,</span> <span class="n">PORT159_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D10_MARK</span><span class="p">,</span> <span class="n">PORT160_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D11_MARK</span><span class="p">,</span> <span class="n">PORT161_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D12_MARK</span><span class="p">,</span> <span class="n">PORT162_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D13_MARK</span><span class="p">,</span> <span class="n">PORT163_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D14_MARK</span><span class="p">,</span> <span class="n">PORT164_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D15_MARK</span><span class="p">,</span> <span class="n">PORT165_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_CLK_MARK</span><span class="p">,</span> <span class="n">PORT166_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_FIELD_MARK</span><span class="p">,</span> <span class="n">PORT167_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_CKO_MARK</span><span class="p">,</span> <span class="n">PORT168_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG3_IN1_MARK</span><span class="p">,</span> <span class="n">PORT169_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG3_IN2_MARK</span><span class="p">,</span> <span class="n">PORT170_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">M9_SLCD_A01_MARK</span><span class="p">,</span> <span class="n">PORT171_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG3_OUT1_MARK</span><span class="p">,</span> <span class="n">PORT171_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU0TO0_MARK</span><span class="p">,</span> <span class="n">PORT171_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">M10_SLCD_CK1_MARK</span><span class="p">,</span> <span class="n">PORT172_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG4_IN1_MARK</span><span class="p">,</span> <span class="n">PORT172_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU0TO1_MARK</span><span class="p">,</span> <span class="n">PORT172_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">M11_SLCD_SO1_MARK</span><span class="p">,</span> <span class="n">PORT173_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG4_IN2_MARK</span><span class="p">,</span> <span class="n">PORT173_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU0TO2_MARK</span><span class="p">,</span> <span class="n">PORT173_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">M12_SLCD_CE1_MARK</span><span class="p">,</span> <span class="n">PORT174_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG4_OUT1_MARK</span><span class="p">,</span> <span class="n">PORT174_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU0TO3_MARK</span><span class="p">,</span> <span class="n">PORT174_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD0_MARK</span><span class="p">,</span> <span class="n">PORT175_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT175_KEYOUT0_MARK</span><span class="p">,</span> <span class="n">PORT175_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D0_MARK</span><span class="p">,</span> <span class="n">PORT175_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUCKA_MARK</span><span class="p">,</span> <span class="n">PORT175_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG0_OUT2_MARK</span><span class="p">,</span> <span class="n">PORT175_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD1_MARK</span><span class="p">,</span> <span class="n">PORT176_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT176_KEYOUT1_MARK</span><span class="p">,</span> <span class="n">PORT176_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D1_MARK</span><span class="p">,</span> <span class="n">PORT176_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUAOLR_MARK</span><span class="p">,</span> <span class="n">PORT176_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF2_TSYNC1_MARK</span><span class="p">,</span> <span class="n">PORT176_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD2_MARK</span><span class="p">,</span> <span class="n">PORT177_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT177_KEYOUT2_MARK</span><span class="p">,</span> <span class="n">PORT177_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D2_MARK</span><span class="p">,</span> <span class="n">PORT177_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUAOBT_MARK</span><span class="p">,</span> <span class="n">PORT177_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF2_TSCK1_MARK</span><span class="p">,</span> <span class="n">PORT177_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD3_MARK</span><span class="p">,</span> <span class="n">PORT178_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT178_KEYOUT3_MARK</span><span class="p">,</span> <span class="n">PORT178_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D3_MARK</span><span class="p">,</span> <span class="n">PORT178_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUAOSLD_MARK</span><span class="p">,</span> <span class="n">PORT178_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF2_TXD1_MARK</span><span class="p">,</span> <span class="n">PORT178_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD4_MARK</span><span class="p">,</span> <span class="n">PORT179_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT179_KEYOUT4_MARK</span><span class="p">,</span> <span class="n">PORT179_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D4_MARK</span><span class="p">,</span> <span class="n">PORT179_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUAISPD_MARK</span><span class="p">,</span> <span class="n">PORT179_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG1_OUT2_MARK</span><span class="p">,</span> <span class="n">PORT179_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD5_MARK</span><span class="p">,</span> <span class="n">PORT180_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT180_KEYOUT5_MARK</span><span class="p">,</span> <span class="n">PORT180_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D5_MARK</span><span class="p">,</span> <span class="n">PORT180_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUAILR_MARK</span><span class="p">,</span> <span class="n">PORT180_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG2_OUT2_MARK</span><span class="p">,</span> <span class="n">PORT180_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD6_MARK</span><span class="p">,</span> <span class="n">PORT181_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D6_MARK</span><span class="p">,</span> <span class="n">PORT181_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUAIBT_MARK</span><span class="p">,</span> <span class="n">PORT181_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG3_OUT2_MARK</span><span class="p">,</span> <span class="n">PORT181_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">XWR2_MARK</span><span class="p">,</span> <span class="n">PORT181_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD7_MARK</span><span class="p">,</span> <span class="n">PORT182_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D7_MARK</span><span class="p">,</span> <span class="n">PORT182_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUAISLD_MARK</span><span class="p">,</span> <span class="n">PORT182_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFG4_OUT2_MARK</span><span class="p">,</span> <span class="n">PORT182_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">XWR3_MARK</span><span class="p">,</span> <span class="n">PORT182_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD8_MARK</span><span class="p">,</span> <span class="n">PORT183_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D8_MARK</span><span class="p">,</span> <span class="n">PORT183_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D16_MARK</span><span class="p">,</span> <span class="n">PORT183_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ED16_MARK</span><span class="p">,</span> <span class="n">PORT183_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD9_MARK</span><span class="p">,</span> <span class="n">PORT184_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D9_MARK</span><span class="p">,</span> <span class="n">PORT184_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D17_MARK</span><span class="p">,</span> <span class="n">PORT184_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ED17_MARK</span><span class="p">,</span> <span class="n">PORT184_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD10_MARK</span><span class="p">,</span> <span class="n">PORT185_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D10_MARK</span><span class="p">,</span> <span class="n">PORT185_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D18_MARK</span><span class="p">,</span> <span class="n">PORT185_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ED18_MARK</span><span class="p">,</span> <span class="n">PORT185_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD11_MARK</span><span class="p">,</span> <span class="n">PORT186_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D11_MARK</span><span class="p">,</span> <span class="n">PORT186_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D19_MARK</span><span class="p">,</span> <span class="n">PORT186_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ED19_MARK</span><span class="p">,</span> <span class="n">PORT186_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD12_MARK</span><span class="p">,</span> <span class="n">PORT187_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D12_MARK</span><span class="p">,</span> <span class="n">PORT187_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D20_MARK</span><span class="p">,</span> <span class="n">PORT187_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ED20_MARK</span><span class="p">,</span> <span class="n">PORT187_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD13_MARK</span><span class="p">,</span> <span class="n">PORT188_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D13_MARK</span><span class="p">,</span> <span class="n">PORT188_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D21_MARK</span><span class="p">,</span> <span class="n">PORT188_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ED21_MARK</span><span class="p">,</span> <span class="n">PORT188_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD14_MARK</span><span class="p">,</span> <span class="n">PORT189_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D14_MARK</span><span class="p">,</span> <span class="n">PORT189_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D22_MARK</span><span class="p">,</span> <span class="n">PORT189_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ED22_MARK</span><span class="p">,</span> <span class="n">PORT189_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD15_MARK</span><span class="p">,</span> <span class="n">PORT190_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D15_MARK</span><span class="p">,</span> <span class="n">PORT190_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D23_MARK</span><span class="p">,</span> <span class="n">PORT190_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ED23_MARK</span><span class="p">,</span> <span class="n">PORT190_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD16_MARK</span><span class="p">,</span> <span class="n">PORT191_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_HSYNC_MARK</span><span class="p">,</span> <span class="n">PORT191_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D24_MARK</span><span class="p">,</span> <span class="n">PORT191_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ED24_MARK</span><span class="p">,</span> <span class="n">PORT191_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD17_MARK</span><span class="p">,</span> <span class="n">PORT192_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_VSYNC_MARK</span><span class="p">,</span> <span class="n">PORT192_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D25_MARK</span><span class="p">,</span> <span class="n">PORT192_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ED25_MARK</span><span class="p">,</span> <span class="n">PORT192_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD18_MARK</span><span class="p">,</span> <span class="n">PORT193_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ2_MARK</span><span class="p">,</span> <span class="n">PORT193_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0L_TSCK_MARK</span><span class="p">,</span> <span class="n">PORT193_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D26_MARK</span><span class="p">,</span> <span class="n">PORT193_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ED26_MARK</span><span class="p">,</span> <span class="n">PORT193_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD19_MARK</span><span class="p">,</span> <span class="n">PORT194_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0L_TSYNC_MARK</span><span class="p">,</span> <span class="n">PORT194_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D27_MARK</span><span class="p">,</span> <span class="n">PORT194_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ED27_MARK</span><span class="p">,</span> <span class="n">PORT194_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD20_MARK</span><span class="p">,</span> <span class="n">PORT195_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SPSYNC1_MARK</span><span class="p">,</span> <span class="n">PORT195_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0L_MCK0_MARK</span><span class="p">,</span> <span class="n">PORT195_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D28_MARK</span><span class="p">,</span> <span class="n">PORT195_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ED28_MARK</span><span class="p">,</span> <span class="n">PORT195_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD21_MARK</span><span class="p">,</span> <span class="n">PORT196_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SDAT1_MARK</span><span class="p">,</span> <span class="n">PORT196_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0L_MCK1_MARK</span><span class="p">,</span> <span class="n">PORT196_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D29_MARK</span><span class="p">,</span> <span class="n">PORT196_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ED29_MARK</span><span class="p">,</span> <span class="n">PORT196_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD22_MARK</span><span class="p">,</span> <span class="n">PORT197_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SDEN1_MARK</span><span class="p">,</span> <span class="n">PORT197_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0L_SS1_MARK</span><span class="p">,</span> <span class="n">PORT197_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D30_MARK</span><span class="p">,</span> <span class="n">PORT197_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ED30_MARK</span><span class="p">,</span> <span class="n">PORT197_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD23_MARK</span><span class="p">,</span> <span class="n">PORT198_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SCK1_MARK</span><span class="p">,</span> <span class="n">PORT198_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0L_SS2_MARK</span><span class="p">,</span> <span class="n">PORT198_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D31_MARK</span><span class="p">,</span> <span class="n">PORT198_FN6</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ED31_MARK</span><span class="p">,</span> <span class="n">PORT198_FN7</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDDCK_MARK</span><span class="p">,</span> <span class="n">PORT199_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDWR_MARK</span><span class="p">,</span> <span class="n">PORT199_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_CKO_MARK</span><span class="p">,</span> <span class="n">PORT199_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUAOSPD_MARK</span><span class="p">,</span> <span class="n">PORT199_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDRD_MARK</span><span class="p">,</span> <span class="n">PORT200_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK2_MARK</span><span class="p">,</span> <span class="n">PORT200_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0L_RSYNC_MARK</span><span class="p">,</span> <span class="n">PORT200_FN5</span><span class="p">),</span>

	<span class="cm">/* 49-5 (FN) */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDHSYN_MARK</span><span class="p">,</span> <span class="n">PORT201_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDCS_MARK</span><span class="p">,</span> <span class="n">PORT201_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDCS2_MARK</span><span class="p">,</span> <span class="n">PORT201_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK3_MARK</span><span class="p">,</span> <span class="n">PORT201_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDDISP_MARK</span><span class="p">,</span> <span class="n">PORT202_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDRS_MARK</span><span class="p">,</span> <span class="n">PORT202_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ3_MARK</span><span class="p">,</span> <span class="n">PORT202_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0L_RSCK_MARK</span><span class="p">,</span> <span class="n">PORT202_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDCSYN_MARK</span><span class="p">,</span> <span class="n">PORT203_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDCSYN2_MARK</span><span class="p">,</span> <span class="n">PORT203_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_CKI_MARK</span><span class="p">,</span> <span class="n">PORT203_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDLCLK_MARK</span><span class="p">,</span> <span class="n">PORT204_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ1_MARK</span><span class="p">,</span> <span class="n">PORT204_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0L_RXD_MARK</span><span class="p">,</span> <span class="n">PORT204_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDDON_MARK</span><span class="p">,</span> <span class="n">PORT205_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDDON2_MARK</span><span class="p">,</span> <span class="n">PORT205_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK1_MARK</span><span class="p">,</span> <span class="n">PORT205_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0L_TXD_MARK</span><span class="p">,</span> <span class="n">PORT205_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_DR0_MARK</span><span class="p">,</span> <span class="n">PORT206_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_DR1_MARK</span><span class="p">,</span> <span class="n">PORT207_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_DR2_MARK</span><span class="p">,</span> <span class="n">PORT208_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_DR3_MARK</span><span class="p">,</span> <span class="n">PORT209_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_DR4_MARK</span><span class="p">,</span> <span class="n">PORT210_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_DR5_MARK</span><span class="p">,</span> <span class="n">PORT211_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_DR6_MARK</span><span class="p">,</span> <span class="n">PORT212_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_DR7_MARK</span><span class="p">,</span> <span class="n">PORT213_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_VDR_MARK</span><span class="p">,</span> <span class="n">PORT214_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_HDR_MARK</span><span class="p">,</span> <span class="n">PORT215_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_CLKR_MARK</span><span class="p">,</span> <span class="n">PORT216_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_CKOR_MARK</span><span class="p">,</span> <span class="n">PORT217_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA1_TXD_MARK</span><span class="p">,</span> <span class="n">PORT220_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPS_PGFA0_MARK</span><span class="p">,</span> <span class="n">PORT220_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA1_SCK_MARK</span><span class="p">,</span> <span class="n">PORT221_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPS_PGFA1_MARK</span><span class="p">,</span> <span class="n">PORT221_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA1_RTS_MARK</span><span class="p">,</span> <span class="n">PORT222_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPS_EPPSINMON_MARK</span><span class="p">,</span> <span class="n">PORT222_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA1_RXD_MARK</span><span class="p">,</span> <span class="n">PORT223_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA1_CTS_MARK</span><span class="p">,</span> <span class="n">PORT224_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_TXD_MARK</span><span class="p">,</span> <span class="n">PORT225_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA1_TXD2_MARK</span><span class="p">,</span> <span class="n">PORT225_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPS_TXD_MARK</span><span class="p">,</span> <span class="n">PORT225_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_TSYNC_MARK</span><span class="p">,</span> <span class="n">PORT226_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA1_CTS2_MARK</span><span class="p">,</span> <span class="n">PORT226_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">I2C_SDA2_MARK</span><span class="p">,</span> <span class="n">PORT226_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_TSCK_MARK</span><span class="p">,</span> <span class="n">PORT227_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA1_SCK2_MARK</span><span class="p">,</span> <span class="n">PORT227_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_RXD_MARK</span><span class="p">,</span> <span class="n">PORT228_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA1_RXD2_MARK</span><span class="p">,</span> <span class="n">PORT228_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPS_RXD_MARK</span><span class="p">,</span> <span class="n">PORT228_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_RSCK_MARK</span><span class="p">,</span> <span class="n">PORT229_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA1_RTS2_MARK</span><span class="p">,</span> <span class="n">PORT229_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_RSYNC_MARK</span><span class="p">,</span> <span class="n">PORT230_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">I2C_SCL2_MARK</span><span class="p">,</span> <span class="n">PORT230_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_MCK0_MARK</span><span class="p">,</span> <span class="n">PORT231_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_MCK1_MARK</span><span class="p">,</span> <span class="n">PORT232_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_SS1_MARK</span><span class="p">,</span> <span class="n">PORT233_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">EDBGREQ3_MARK</span><span class="p">,</span> <span class="n">PORT233_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_SS2_MARK</span><span class="p">,</span> <span class="n">PORT234_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT236_IROUT_MARK</span><span class="p">,</span> <span class="n">PORT236_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRDA_OUT_MARK</span><span class="p">,</span> <span class="n">PORT236_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRDA_IN_MARK</span><span class="p">,</span> <span class="n">PORT237_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRDA_FIRSEL_MARK</span><span class="p">,</span> <span class="n">PORT238_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU1TO0_MARK</span><span class="p">,</span> <span class="n">PORT239_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SPSYNC3_MARK</span><span class="p">,</span> <span class="n">PORT239_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU1TO1_MARK</span><span class="p">,</span> <span class="n">PORT240_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SDAT3_MARK</span><span class="p">,</span> <span class="n">PORT240_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU1TO2_MARK</span><span class="p">,</span> <span class="n">PORT241_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SDEN3_MARK</span><span class="p">,</span> <span class="n">PORT241_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT241_MSIOF2_SS1_MARK</span><span class="p">,</span> <span class="n">PORT241_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU1TO3_MARK</span><span class="p">,</span> <span class="n">PORT242_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT242_MSIOF2_TSCK_MARK</span><span class="p">,</span> <span class="n">PORT242_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">M13_BSW_MARK</span><span class="p">,</span> <span class="n">PORT243_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT243_MSIOF2_TSYNC_MARK</span><span class="p">,</span> <span class="n">PORT243_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">M14_GSW_MARK</span><span class="p">,</span> <span class="n">PORT244_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT244_MSIOF2_TXD_MARK</span><span class="p">,</span> <span class="n">PORT244_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT245_IROUT_MARK</span><span class="p">,</span> <span class="n">PORT245_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">M15_RSW_MARK</span><span class="p">,</span> <span class="n">PORT245_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SOUT3_MARK</span><span class="p">,</span> <span class="n">PORT246_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA2_TXD1_MARK</span><span class="p">,</span> <span class="n">PORT246_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIN3_MARK</span><span class="p">,</span> <span class="n">PORT247_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA2_RXD1_MARK</span><span class="p">,</span> <span class="n">PORT247_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">XRTS3_MARK</span><span class="p">,</span> <span class="n">PORT248_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA2_RTS1_MARK</span><span class="p">,</span> <span class="n">PORT248_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT248_MSIOF2_SS2_MARK</span><span class="p">,</span> <span class="n">PORT248_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">XCTS3_MARK</span><span class="p">,</span> <span class="n">PORT249_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA2_CTS1_MARK</span><span class="p">,</span> <span class="n">PORT249_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PORT249_MSIOF2_RXD_MARK</span><span class="p">,</span> <span class="n">PORT249_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DINT_MARK</span><span class="p">,</span> <span class="n">PORT250_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA2_SCK1_MARK</span><span class="p">,</span> <span class="n">PORT250_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SCK3_MARK</span><span class="p">,</span> <span class="n">PORT250_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHICLK0_MARK</span><span class="p">,</span> <span class="n">PORT251_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TCK2_MARK</span><span class="p">,</span> <span class="n">PORT251_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHICD0_MARK</span><span class="p">,</span> <span class="n">PORT252_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID0_0_MARK</span><span class="p">,</span> <span class="n">PORT253_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TMS2_MARK</span><span class="p">,</span> <span class="n">PORT253_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID0_1_MARK</span><span class="p">,</span> <span class="n">PORT254_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TDO2_MARK</span><span class="p">,</span> <span class="n">PORT254_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID0_2_MARK</span><span class="p">,</span> <span class="n">PORT255_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TDI2_MARK</span><span class="p">,</span> <span class="n">PORT255_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID0_3_MARK</span><span class="p">,</span> <span class="n">PORT256_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RTCK2_MARK</span><span class="p">,</span> <span class="n">PORT256_FN2</span><span class="p">),</span>

	<span class="cm">/* 49-6 (FN) */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHICMD0_MARK</span><span class="p">,</span> <span class="n">PORT257_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TRST2_MARK</span><span class="p">,</span> <span class="n">PORT257_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHIWP0_MARK</span><span class="p">,</span> <span class="n">PORT258_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">EDBGREQ2_MARK</span><span class="p">,</span> <span class="n">PORT258_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHICLK1_MARK</span><span class="p">,</span> <span class="n">PORT259_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TCK3_MARK</span><span class="p">,</span> <span class="n">PORT259_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID1_0_MARK</span><span class="p">,</span> <span class="n">PORT260_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">M11_SLCD_SO2_MARK</span><span class="p">,</span> <span class="n">PORT260_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SPSYNC2_MARK</span><span class="p">,</span> <span class="n">PORT260_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TMS3_MARK</span><span class="p">,</span> <span class="n">PORT260_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID1_1_MARK</span><span class="p">,</span> <span class="n">PORT261_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">M9_SLCD_AO2_MARK</span><span class="p">,</span> <span class="n">PORT261_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SDAT2_MARK</span><span class="p">,</span> <span class="n">PORT261_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TDO3_MARK</span><span class="p">,</span> <span class="n">PORT261_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID1_2_MARK</span><span class="p">,</span> <span class="n">PORT262_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">M10_SLCD_CK2_MARK</span><span class="p">,</span> <span class="n">PORT262_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SDEN2_MARK</span><span class="p">,</span> <span class="n">PORT262_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TDI3_MARK</span><span class="p">,</span> <span class="n">PORT262_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID1_3_MARK</span><span class="p">,</span> <span class="n">PORT263_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">M12_SLCD_CE2_MARK</span><span class="p">,</span> <span class="n">PORT263_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SCK2_MARK</span><span class="p">,</span> <span class="n">PORT263_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RTCK3_MARK</span><span class="p">,</span> <span class="n">PORT263_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHICMD1_MARK</span><span class="p">,</span> <span class="n">PORT264_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TRST3_MARK</span><span class="p">,</span> <span class="n">PORT264_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHICLK2_MARK</span><span class="p">,</span> <span class="n">PORT265_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFB_SCK_MARK</span><span class="p">,</span> <span class="n">PORT265_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID2_0_MARK</span><span class="p">,</span> <span class="n">PORT266_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFB_TXD_MARK</span><span class="p">,</span> <span class="n">PORT266_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID2_1_MARK</span><span class="p">,</span> <span class="n">PORT267_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFB_CTS_MARK</span><span class="p">,</span> <span class="n">PORT267_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID2_2_MARK</span><span class="p">,</span> <span class="n">PORT268_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFB_RXD_MARK</span><span class="p">,</span> <span class="n">PORT268_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID2_3_MARK</span><span class="p">,</span> <span class="n">PORT269_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFB_RTS_MARK</span><span class="p">,</span> <span class="n">PORT269_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHICMD2_MARK</span><span class="p">,</span> <span class="n">PORT270_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RESETOUTS_MARK</span><span class="p">,</span> <span class="n">PORT271_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DIVLOCK_MARK</span><span class="p">,</span> <span class="n">PORT272_FN1</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_gpio</span> <span class="n">pinmux_gpios</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* 49-1 -&gt; 49-6 (GPIO) */</span>
	<span class="n">GPIO_PORT_ALL</span><span class="p">(),</span>

	<span class="cm">/* Special Pull-up / Pull-down Functions */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT48_KEYIN0_PU</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT49_KEYIN1_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT50_KEYIN2_PU</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT55_KEYIN3_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT56_KEYIN4_PU</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT57_KEYIN5_PU</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT58_KEYIN6_PU</span><span class="p">),</span>

	<span class="cm">/* 49-1 (FN) */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VBUS0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CPORT0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CPORT1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CPORT2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CPORT3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CPORT4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CPORT5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CPORT6</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CPORT7</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CPORT8</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CPORT9</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CPORT10</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CPORT11</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIN2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CPORT12</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">XCTS2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CPORT13</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RFSPO4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CPORT14</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RFSPO5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CPORT15</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CPORT16</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CPORT17</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SOUT2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CPORT18</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">XRTS2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CPORT19</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CPORT20</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RFSPO6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CPORT21</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">STATUS0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CPORT22</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">STATUS1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CPORT23</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">STATUS2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RFSPO7</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MPORT0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MPORT1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">B_SYNLD1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">B_SYNLD2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">XMAINPS</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">XDIVPS</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">XIDRST</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDCLK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDIO</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SOUT1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA4_TXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">M02_BERDAT</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIN1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA4_RXD</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">XWUP</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">XRTS1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA4_RTS</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">M03_BERCLK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">XCTS1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA4_CTS</span><span class="p">),</span>

	<span class="cm">/* 49-2 (FN) */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSU_IQ_AGC6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG2_IN2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2_MCK0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSU_IQ_AGC5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG2_IN1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2_MCK1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSU_IQ_AGC4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2_RSYNC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSU_IQ_AGC3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG2_OUT1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2_RSCK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSU_IQ_AGC2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT42_KEYOUT0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSU_IQ_AGC1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT43_KEYOUT1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSU_IQ_AGC0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT44_KEYOUT2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSU_IQ_AGC_ST</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT45_KEYOUT3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSU_IQ_PDO</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT46_KEYOUT4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSU_IQ_PYO</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT47_KEYOUT5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSU_EN_TXMUX_G3MO</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT48_KEYIN0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSU_I_TXMUX_G3MO</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT49_KEYIN1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSU_Q_TXMUX_G3MO</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT50_KEYIN2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSU_SYO</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT51_MSIOF2_TSYNC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSU_SDO</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT52_MSIOF2_TSCK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSU_TGTTI_G3MO</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT53_MSIOF2_TXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">B_TIME_STAMP</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT54_MSIOF2_RXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSU_SDI</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT55_KEYIN3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSU_SCO</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT56_KEYIN4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSU_DREQ</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT57_KEYIN5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSU_DACK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT58_KEYIN6</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSU_CLK61M</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT59_MSIOF2_SS1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HSU_XRST</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT60_MSIOF2_SS2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PCMCLKO</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SYNC8KO</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DNPCM_A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">UPPCM_A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">XTALB1L</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPS_AGC1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA0_RTS</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPS_AGC2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA0_SCK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPS_AGC3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA0_TXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPS_AGC4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA0_RXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPS_PWRD</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA0_CTS</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPS_IM</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPS_IS</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPS_QM</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPS_QS</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIUBOMC</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU2TO0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIUCKB</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU2TO1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIUBOLR</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF2_TSYNC</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU2TO2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIUBOBT</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF2_TSCK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU2TO3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIUBOSLD</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF2_TXD</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU3TO0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIUBILR</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU3TO1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIUBIBT</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU3TO2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIUBISLD</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU3TO3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">NMI</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU4TO0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DNPCM_M</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU4TO1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU4TO2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU4TO3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ_TMPB</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PWEN</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG1_OUT1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">OVCN</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG1_IN1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">OVCN2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG1_IN2</span><span class="p">),</span>

	<span class="cm">/* 49-3 (FN) */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RFSPO1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RFSPO2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RFSPO3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT93_VIO_CKO2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">USBTERM</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">EXTLP</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDIN</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA5_CTS</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG0_IN1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA5_RTS</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG0_IN2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA5_RXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA5_TXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA5_SCK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG0_OUT1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A0_EA0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BS</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A14_EA14</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT102_KEYOUT0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A15_EA15</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT103_KEYOUT1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_CLKOL</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A16_EA16</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT104_KEYOUT2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_VSYNCL</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_SS1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A17_EA17</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT105_KEYOUT3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_HSYNCL</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_TSYNC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A18_EA18</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT106_KEYOUT4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_DL0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_TSCK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A19_EA19</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT107_KEYOUT5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_DL1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_TXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A20_EA20</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT108_KEYIN0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_DL2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_RSCK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A21_EA21</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT109_KEYIN1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_DL3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_RSYNC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A22_EA22</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT110_KEYIN2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_DL4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_MCK0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A23_EA23</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT111_KEYIN3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_DL5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_MCK1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A24_EA24</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT112_KEYIN4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_DL6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_RXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A25_EA25</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT113_KEYIN5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_DL7</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_SS2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A26</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT113_KEYIN6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_CLKIL</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D0_ED0_NAF0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D1_ED1_NAF1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D2_ED2_NAF2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D3_ED3_NAF3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D4_ED4_NAF4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D5_ED5_NAF5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D6_ED6_NAF6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D7_ED7_NAF7</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D8_ED8_NAF8</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D9_ED9_NAF9</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D10_ED10_NAF10</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D11_ED11_NAF11</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D12_ED12_NAF12</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D13_ED13_NAF13</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D14_ED14_NAF14</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D15_ED15_NAF15</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CS4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CS5A</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CS5B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FCE1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CS6B</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">XCS2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FCE0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CS6A</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DACK0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">WAIT</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DREQ0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RD_XRD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A27</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RDWR_XWE</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">WE0_XWR0_FWE</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">WE1_XWR1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FRB</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CKO</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">NBRSTOUT</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">NBRST</span><span class="p">),</span>

	<span class="cm">/* 49-4 (FN) */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RFSPO0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT146_VIO_CKO2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TSTMD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_VD</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_HD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D7</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D8</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D9</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D10</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D11</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D12</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D13</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D14</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D15</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_CLK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_FIELD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_CKO</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG3_IN1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG3_IN2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">M9_SLCD_A01</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG3_OUT1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU0TO0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">M10_SLCD_CK1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG4_IN1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU0TO1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">M11_SLCD_SO1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG4_IN2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU0TO2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">M12_SLCD_CE1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG4_OUT1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU0TO3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT175_KEYOUT0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIUCKA</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG0_OUT2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT176_KEYOUT1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIUAOLR</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF2_TSYNC1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT177_KEYOUT2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIUAOBT</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF2_TSCK1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT178_KEYOUT3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIUAOSLD</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF2_TXD1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT179_KEYOUT4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIUAISPD</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG1_OUT2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT180_KEYOUT5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIUAILR</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG2_OUT2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D6</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIUAIBT</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG3_OUT2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">XWR2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD7</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D7</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIUAISLD</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFG4_OUT2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">XWR3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD8</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D8</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D16</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ED16</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD9</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D9</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D17</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ED17</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD10</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D10</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D18</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ED18</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD11</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D11</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D19</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ED19</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD12</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D12</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D20</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ED20</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD13</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D13</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D21</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ED21</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD14</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D14</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D22</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ED22</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD15</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_D15</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D23</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ED23</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD16</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_HSYNC</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D24</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ED24</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD17</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_VSYNC</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D25</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ED25</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD18</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DREQ2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0L_TSCK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D26</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ED26</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD19</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0L_TSYNC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D27</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ED27</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD20</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SPSYNC1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0L_MCK0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D28</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ED28</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD21</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SDAT1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0L_MCK1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D29</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ED29</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD22</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SDEN1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0L_SS1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D30</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ED30</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD23</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SCK1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0L_SS2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D31</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">ED31</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDDCK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDWR</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_CKO</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIUAOSPD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDRD</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DACK2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0L_RSYNC</span><span class="p">),</span>

	<span class="cm">/* 49-5 (FN) */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDHSYN</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDCS</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDCS2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DACK3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDDISP</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDRS</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DREQ3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0L_RSCK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDCSYN</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDCSYN2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DV_CKI</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDLCLK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DREQ1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0L_RXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDDON</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDDON2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DACK1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0L_TXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_DR0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_DR1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_DR2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_DR3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_DR4</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_DR5</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_DR6</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_DR7</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_VDR</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_HDR</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_CLKR</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_CKOR</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA1_TXD</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPS_PGFA0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA1_SCK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPS_PGFA1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA1_RTS</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPS_EPPSINMON</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA1_RXD</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA1_CTS</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_TXD</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA1_TXD2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPS_TXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_TSYNC</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA1_CTS2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">I2C_SDA2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_TSCK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA1_SCK2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_RXD</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA1_RXD2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPS_RXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_RSCK</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA1_RTS2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_RSYNC</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">I2C_SCL2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_MCK0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_MCK1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_SS1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">EDBGREQ3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_SS2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT236_IROUT</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRDA_OUT</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRDA_IN</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRDA_FIRSEL</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU1TO0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SPSYNC3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU1TO1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SDAT3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU1TO2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SDEN3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT241_MSIOF2_SS1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU1TO3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT242_MSIOF2_TSCK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">M13_BSW</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT243_MSIOF2_TSYNC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">M14_GSW</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT244_MSIOF2_TXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT245_IROUT</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">M15_RSW</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SOUT3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA2_TXD1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIN3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA2_RXD1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">XRTS3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA2_RTS1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT248_MSIOF2_SS2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">XCTS3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA2_CTS1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PORT249_MSIOF2_RXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DINT</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA2_SCK1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SCK3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHICLK0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TCK2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHICD0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID0_0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TMS2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID0_1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TDO2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID0_2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TDI2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID0_3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RTCK2</span><span class="p">),</span>

	<span class="cm">/* 49-6 (FN) */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHICMD0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TRST2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHIWP0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">EDBGREQ2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHICLK1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TCK3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID1_0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">M11_SLCD_SO2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SPSYNC2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TMS3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID1_1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">M9_SLCD_AO2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SDAT2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TDO3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID1_2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">M10_SLCD_CK2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SDEN2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TDI3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID1_3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">M12_SLCD_CE2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SCK2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RTCK3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHICMD1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TRST3</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHICLK2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFB_SCK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID2_0</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFB_TXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID2_1</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFB_CTS</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID2_2</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFB_RXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID2_3</span><span class="p">),</span> <span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFB_RTS</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHICMD2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RESETOUTS</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">DIVLOCK</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_cfg_reg</span> <span class="n">pinmux_config_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mh">0xe6050000</span><span class="p">),</span> <span class="cm">/* PORT0CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="mh">0xe6050001</span><span class="p">),</span> <span class="cm">/* PORT1CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="mh">0xe6050002</span><span class="p">),</span> <span class="cm">/* PORT2CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="mh">0xe6050003</span><span class="p">),</span> <span class="cm">/* PORT3CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="mh">0xe6050004</span><span class="p">),</span> <span class="cm">/* PORT4CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span> <span class="mh">0xe6050005</span><span class="p">),</span> <span class="cm">/* PORT5CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="mh">0xe6050006</span><span class="p">),</span> <span class="cm">/* PORT6CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">7</span><span class="p">,</span> <span class="mh">0xe6050007</span><span class="p">),</span> <span class="cm">/* PORT7CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">8</span><span class="p">,</span> <span class="mh">0xe6050008</span><span class="p">),</span> <span class="cm">/* PORT8CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">9</span><span class="p">,</span> <span class="mh">0xe6050009</span><span class="p">),</span> <span class="cm">/* PORT9CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">10</span><span class="p">,</span> <span class="mh">0xe605000a</span><span class="p">),</span> <span class="cm">/* PORT10CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="mh">0xe605000b</span><span class="p">),</span> <span class="cm">/* PORT11CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">12</span><span class="p">,</span> <span class="mh">0xe605000c</span><span class="p">),</span> <span class="cm">/* PORT12CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">13</span><span class="p">,</span> <span class="mh">0xe605000d</span><span class="p">),</span> <span class="cm">/* PORT13CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">14</span><span class="p">,</span> <span class="mh">0xe605000e</span><span class="p">),</span> <span class="cm">/* PORT14CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">15</span><span class="p">,</span> <span class="mh">0xe605000f</span><span class="p">),</span> <span class="cm">/* PORT15CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">16</span><span class="p">,</span> <span class="mh">0xe6050010</span><span class="p">),</span> <span class="cm">/* PORT16CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">17</span><span class="p">,</span> <span class="mh">0xe6050011</span><span class="p">),</span> <span class="cm">/* PORT17CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">18</span><span class="p">,</span> <span class="mh">0xe6050012</span><span class="p">),</span> <span class="cm">/* PORT18CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">19</span><span class="p">,</span> <span class="mh">0xe6050013</span><span class="p">),</span> <span class="cm">/* PORT19CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">20</span><span class="p">,</span> <span class="mh">0xe6050014</span><span class="p">),</span> <span class="cm">/* PORT20CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">21</span><span class="p">,</span> <span class="mh">0xe6050015</span><span class="p">),</span> <span class="cm">/* PORT21CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">22</span><span class="p">,</span> <span class="mh">0xe6050016</span><span class="p">),</span> <span class="cm">/* PORT22CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">23</span><span class="p">,</span> <span class="mh">0xe6050017</span><span class="p">),</span> <span class="cm">/* PORT23CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">24</span><span class="p">,</span> <span class="mh">0xe6050018</span><span class="p">),</span> <span class="cm">/* PORT24CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">25</span><span class="p">,</span> <span class="mh">0xe6050019</span><span class="p">),</span> <span class="cm">/* PORT25CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">26</span><span class="p">,</span> <span class="mh">0xe605001a</span><span class="p">),</span> <span class="cm">/* PORT26CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">27</span><span class="p">,</span> <span class="mh">0xe605001b</span><span class="p">),</span> <span class="cm">/* PORT27CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">28</span><span class="p">,</span> <span class="mh">0xe605001c</span><span class="p">),</span> <span class="cm">/* PORT28CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">29</span><span class="p">,</span> <span class="mh">0xe605001d</span><span class="p">),</span> <span class="cm">/* PORT29CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">30</span><span class="p">,</span> <span class="mh">0xe605001e</span><span class="p">),</span> <span class="cm">/* PORT30CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">31</span><span class="p">,</span> <span class="mh">0xe605001f</span><span class="p">),</span> <span class="cm">/* PORT31CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">32</span><span class="p">,</span> <span class="mh">0xe6050020</span><span class="p">),</span> <span class="cm">/* PORT32CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">33</span><span class="p">,</span> <span class="mh">0xe6050021</span><span class="p">),</span> <span class="cm">/* PORT33CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">34</span><span class="p">,</span> <span class="mh">0xe6050022</span><span class="p">),</span> <span class="cm">/* PORT34CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">35</span><span class="p">,</span> <span class="mh">0xe6050023</span><span class="p">),</span> <span class="cm">/* PORT35CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">36</span><span class="p">,</span> <span class="mh">0xe6050024</span><span class="p">),</span> <span class="cm">/* PORT36CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">37</span><span class="p">,</span> <span class="mh">0xe6050025</span><span class="p">),</span> <span class="cm">/* PORT37CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">38</span><span class="p">,</span> <span class="mh">0xe6050026</span><span class="p">),</span> <span class="cm">/* PORT38CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">39</span><span class="p">,</span> <span class="mh">0xe6050027</span><span class="p">),</span> <span class="cm">/* PORT39CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">40</span><span class="p">,</span> <span class="mh">0xe6050028</span><span class="p">),</span> <span class="cm">/* PORT40CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">41</span><span class="p">,</span> <span class="mh">0xe6050029</span><span class="p">),</span> <span class="cm">/* PORT41CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">42</span><span class="p">,</span> <span class="mh">0xe605002a</span><span class="p">),</span> <span class="cm">/* PORT42CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">43</span><span class="p">,</span> <span class="mh">0xe605002b</span><span class="p">),</span> <span class="cm">/* PORT43CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">44</span><span class="p">,</span> <span class="mh">0xe605002c</span><span class="p">),</span> <span class="cm">/* PORT44CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">45</span><span class="p">,</span> <span class="mh">0xe605002d</span><span class="p">),</span> <span class="cm">/* PORT45CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">46</span><span class="p">,</span> <span class="mh">0xe605002e</span><span class="p">),</span> <span class="cm">/* PORT46CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">47</span><span class="p">,</span> <span class="mh">0xe605002f</span><span class="p">),</span> <span class="cm">/* PORT47CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">48</span><span class="p">,</span> <span class="mh">0xe6050030</span><span class="p">),</span> <span class="cm">/* PORT48CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">49</span><span class="p">,</span> <span class="mh">0xe6050031</span><span class="p">),</span> <span class="cm">/* PORT49CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">50</span><span class="p">,</span> <span class="mh">0xe6050032</span><span class="p">),</span> <span class="cm">/* PORT50CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">51</span><span class="p">,</span> <span class="mh">0xe6050033</span><span class="p">),</span> <span class="cm">/* PORT51CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">52</span><span class="p">,</span> <span class="mh">0xe6050034</span><span class="p">),</span> <span class="cm">/* PORT52CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">53</span><span class="p">,</span> <span class="mh">0xe6050035</span><span class="p">),</span> <span class="cm">/* PORT53CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">54</span><span class="p">,</span> <span class="mh">0xe6050036</span><span class="p">),</span> <span class="cm">/* PORT54CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">55</span><span class="p">,</span> <span class="mh">0xe6050037</span><span class="p">),</span> <span class="cm">/* PORT55CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">56</span><span class="p">,</span> <span class="mh">0xe6050038</span><span class="p">),</span> <span class="cm">/* PORT56CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">57</span><span class="p">,</span> <span class="mh">0xe6050039</span><span class="p">),</span> <span class="cm">/* PORT57CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">58</span><span class="p">,</span> <span class="mh">0xe605003a</span><span class="p">),</span> <span class="cm">/* PORT58CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">59</span><span class="p">,</span> <span class="mh">0xe605003b</span><span class="p">),</span> <span class="cm">/* PORT59CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">60</span><span class="p">,</span> <span class="mh">0xe605003c</span><span class="p">),</span> <span class="cm">/* PORT60CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">61</span><span class="p">,</span> <span class="mh">0xe605003d</span><span class="p">),</span> <span class="cm">/* PORT61CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">62</span><span class="p">,</span> <span class="mh">0xe605003e</span><span class="p">),</span> <span class="cm">/* PORT62CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">63</span><span class="p">,</span> <span class="mh">0xe605003f</span><span class="p">),</span> <span class="cm">/* PORT63CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">64</span><span class="p">,</span> <span class="mh">0xe6050040</span><span class="p">),</span> <span class="cm">/* PORT64CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">65</span><span class="p">,</span> <span class="mh">0xe6050041</span><span class="p">),</span> <span class="cm">/* PORT65CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">66</span><span class="p">,</span> <span class="mh">0xe6050042</span><span class="p">),</span> <span class="cm">/* PORT66CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">67</span><span class="p">,</span> <span class="mh">0xe6050043</span><span class="p">),</span> <span class="cm">/* PORT67CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">68</span><span class="p">,</span> <span class="mh">0xe6050044</span><span class="p">),</span> <span class="cm">/* PORT68CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">69</span><span class="p">,</span> <span class="mh">0xe6050045</span><span class="p">),</span> <span class="cm">/* PORT69CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">70</span><span class="p">,</span> <span class="mh">0xe6050046</span><span class="p">),</span> <span class="cm">/* PORT70CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">71</span><span class="p">,</span> <span class="mh">0xe6050047</span><span class="p">),</span> <span class="cm">/* PORT71CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">72</span><span class="p">,</span> <span class="mh">0xe6050048</span><span class="p">),</span> <span class="cm">/* PORT72CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">73</span><span class="p">,</span> <span class="mh">0xe6050049</span><span class="p">),</span> <span class="cm">/* PORT73CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">74</span><span class="p">,</span> <span class="mh">0xe605004a</span><span class="p">),</span> <span class="cm">/* PORT74CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">75</span><span class="p">,</span> <span class="mh">0xe605004b</span><span class="p">),</span> <span class="cm">/* PORT75CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">76</span><span class="p">,</span> <span class="mh">0xe605004c</span><span class="p">),</span> <span class="cm">/* PORT76CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">77</span><span class="p">,</span> <span class="mh">0xe605004d</span><span class="p">),</span> <span class="cm">/* PORT77CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">78</span><span class="p">,</span> <span class="mh">0xe605004e</span><span class="p">),</span> <span class="cm">/* PORT78CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">79</span><span class="p">,</span> <span class="mh">0xe605004f</span><span class="p">),</span> <span class="cm">/* PORT79CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">80</span><span class="p">,</span> <span class="mh">0xe6050050</span><span class="p">),</span> <span class="cm">/* PORT80CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">81</span><span class="p">,</span> <span class="mh">0xe6050051</span><span class="p">),</span> <span class="cm">/* PORT81CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">82</span><span class="p">,</span> <span class="mh">0xe6050052</span><span class="p">),</span> <span class="cm">/* PORT82CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">83</span><span class="p">,</span> <span class="mh">0xe6050053</span><span class="p">),</span> <span class="cm">/* PORT83CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">84</span><span class="p">,</span> <span class="mh">0xe6050054</span><span class="p">),</span> <span class="cm">/* PORT84CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">85</span><span class="p">,</span> <span class="mh">0xe6050055</span><span class="p">),</span> <span class="cm">/* PORT85CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">86</span><span class="p">,</span> <span class="mh">0xe6050056</span><span class="p">),</span> <span class="cm">/* PORT86CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">87</span><span class="p">,</span> <span class="mh">0xe6050057</span><span class="p">),</span> <span class="cm">/* PORT87CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">88</span><span class="p">,</span> <span class="mh">0xe6051058</span><span class="p">),</span> <span class="cm">/* PORT88CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">89</span><span class="p">,</span> <span class="mh">0xe6051059</span><span class="p">),</span> <span class="cm">/* PORT89CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">90</span><span class="p">,</span> <span class="mh">0xe605105a</span><span class="p">),</span> <span class="cm">/* PORT90CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">91</span><span class="p">,</span> <span class="mh">0xe605105b</span><span class="p">),</span> <span class="cm">/* PORT91CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">92</span><span class="p">,</span> <span class="mh">0xe605105c</span><span class="p">),</span> <span class="cm">/* PORT92CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">93</span><span class="p">,</span> <span class="mh">0xe605105d</span><span class="p">),</span> <span class="cm">/* PORT93CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">94</span><span class="p">,</span> <span class="mh">0xe605105e</span><span class="p">),</span> <span class="cm">/* PORT94CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">95</span><span class="p">,</span> <span class="mh">0xe605105f</span><span class="p">),</span> <span class="cm">/* PORT95CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">96</span><span class="p">,</span> <span class="mh">0xe6051060</span><span class="p">),</span> <span class="cm">/* PORT96CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">97</span><span class="p">,</span> <span class="mh">0xe6051061</span><span class="p">),</span> <span class="cm">/* PORT97CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">98</span><span class="p">,</span> <span class="mh">0xe6051062</span><span class="p">),</span> <span class="cm">/* PORT98CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">99</span><span class="p">,</span> <span class="mh">0xe6051063</span><span class="p">),</span> <span class="cm">/* PORT99CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">100</span><span class="p">,</span> <span class="mh">0xe6051064</span><span class="p">),</span> <span class="cm">/* PORT100CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">101</span><span class="p">,</span> <span class="mh">0xe6051065</span><span class="p">),</span> <span class="cm">/* PORT101CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">102</span><span class="p">,</span> <span class="mh">0xe6051066</span><span class="p">),</span> <span class="cm">/* PORT102CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">103</span><span class="p">,</span> <span class="mh">0xe6051067</span><span class="p">),</span> <span class="cm">/* PORT103CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">104</span><span class="p">,</span> <span class="mh">0xe6051068</span><span class="p">),</span> <span class="cm">/* PORT104CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">105</span><span class="p">,</span> <span class="mh">0xe6051069</span><span class="p">),</span> <span class="cm">/* PORT105CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">106</span><span class="p">,</span> <span class="mh">0xe605106a</span><span class="p">),</span> <span class="cm">/* PORT106CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">107</span><span class="p">,</span> <span class="mh">0xe605106b</span><span class="p">),</span> <span class="cm">/* PORT107CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">108</span><span class="p">,</span> <span class="mh">0xe605106c</span><span class="p">),</span> <span class="cm">/* PORT108CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">109</span><span class="p">,</span> <span class="mh">0xe605106d</span><span class="p">),</span> <span class="cm">/* PORT109CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">110</span><span class="p">,</span> <span class="mh">0xe605106e</span><span class="p">),</span> <span class="cm">/* PORT110CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">111</span><span class="p">,</span> <span class="mh">0xe605106f</span><span class="p">),</span> <span class="cm">/* PORT111CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">112</span><span class="p">,</span> <span class="mh">0xe6051070</span><span class="p">),</span> <span class="cm">/* PORT112CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">113</span><span class="p">,</span> <span class="mh">0xe6051071</span><span class="p">),</span> <span class="cm">/* PORT113CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">114</span><span class="p">,</span> <span class="mh">0xe6051072</span><span class="p">),</span> <span class="cm">/* PORT114CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">115</span><span class="p">,</span> <span class="mh">0xe6051073</span><span class="p">),</span> <span class="cm">/* PORT115CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">116</span><span class="p">,</span> <span class="mh">0xe6051074</span><span class="p">),</span> <span class="cm">/* PORT116CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">117</span><span class="p">,</span> <span class="mh">0xe6051075</span><span class="p">),</span> <span class="cm">/* PORT117CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">118</span><span class="p">,</span> <span class="mh">0xe6051076</span><span class="p">),</span> <span class="cm">/* PORT118CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">119</span><span class="p">,</span> <span class="mh">0xe6051077</span><span class="p">),</span> <span class="cm">/* PORT119CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">120</span><span class="p">,</span> <span class="mh">0xe6051078</span><span class="p">),</span> <span class="cm">/* PORT120CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">121</span><span class="p">,</span> <span class="mh">0xe6051079</span><span class="p">),</span> <span class="cm">/* PORT121CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">122</span><span class="p">,</span> <span class="mh">0xe605107a</span><span class="p">),</span> <span class="cm">/* PORT122CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">123</span><span class="p">,</span> <span class="mh">0xe605107b</span><span class="p">),</span> <span class="cm">/* PORT123CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">124</span><span class="p">,</span> <span class="mh">0xe605107c</span><span class="p">),</span> <span class="cm">/* PORT124CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">125</span><span class="p">,</span> <span class="mh">0xe605107d</span><span class="p">),</span> <span class="cm">/* PORT125CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">126</span><span class="p">,</span> <span class="mh">0xe605107e</span><span class="p">),</span> <span class="cm">/* PORT126CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">127</span><span class="p">,</span> <span class="mh">0xe605107f</span><span class="p">),</span> <span class="cm">/* PORT127CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">128</span><span class="p">,</span> <span class="mh">0xe6051080</span><span class="p">),</span> <span class="cm">/* PORT128CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">129</span><span class="p">,</span> <span class="mh">0xe6051081</span><span class="p">),</span> <span class="cm">/* PORT129CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">130</span><span class="p">,</span> <span class="mh">0xe6051082</span><span class="p">),</span> <span class="cm">/* PORT130CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">131</span><span class="p">,</span> <span class="mh">0xe6051083</span><span class="p">),</span> <span class="cm">/* PORT131CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">132</span><span class="p">,</span> <span class="mh">0xe6051084</span><span class="p">),</span> <span class="cm">/* PORT132CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">133</span><span class="p">,</span> <span class="mh">0xe6051085</span><span class="p">),</span> <span class="cm">/* PORT133CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">134</span><span class="p">,</span> <span class="mh">0xe6051086</span><span class="p">),</span> <span class="cm">/* PORT134CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">135</span><span class="p">,</span> <span class="mh">0xe6051087</span><span class="p">),</span> <span class="cm">/* PORT135CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">136</span><span class="p">,</span> <span class="mh">0xe6051088</span><span class="p">),</span> <span class="cm">/* PORT136CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">137</span><span class="p">,</span> <span class="mh">0xe6051089</span><span class="p">),</span> <span class="cm">/* PORT137CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">138</span><span class="p">,</span> <span class="mh">0xe605108a</span><span class="p">),</span> <span class="cm">/* PORT138CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">139</span><span class="p">,</span> <span class="mh">0xe605108b</span><span class="p">),</span> <span class="cm">/* PORT139CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">140</span><span class="p">,</span> <span class="mh">0xe605108c</span><span class="p">),</span> <span class="cm">/* PORT140CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">141</span><span class="p">,</span> <span class="mh">0xe605108d</span><span class="p">),</span> <span class="cm">/* PORT141CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">142</span><span class="p">,</span> <span class="mh">0xe605108e</span><span class="p">),</span> <span class="cm">/* PORT142CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">143</span><span class="p">,</span> <span class="mh">0xe605108f</span><span class="p">),</span> <span class="cm">/* PORT143CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">144</span><span class="p">,</span> <span class="mh">0xe6051090</span><span class="p">),</span> <span class="cm">/* PORT144CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">145</span><span class="p">,</span> <span class="mh">0xe6051091</span><span class="p">),</span> <span class="cm">/* PORT145CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">146</span><span class="p">,</span> <span class="mh">0xe6051092</span><span class="p">),</span> <span class="cm">/* PORT146CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">147</span><span class="p">,</span> <span class="mh">0xe6051093</span><span class="p">),</span> <span class="cm">/* PORT147CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">148</span><span class="p">,</span> <span class="mh">0xe6051094</span><span class="p">),</span> <span class="cm">/* PORT148CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">149</span><span class="p">,</span> <span class="mh">0xe6051095</span><span class="p">),</span> <span class="cm">/* PORT149CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">150</span><span class="p">,</span> <span class="mh">0xe6051096</span><span class="p">),</span> <span class="cm">/* PORT150CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">151</span><span class="p">,</span> <span class="mh">0xe6051097</span><span class="p">),</span> <span class="cm">/* PORT151CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">152</span><span class="p">,</span> <span class="mh">0xe6051098</span><span class="p">),</span> <span class="cm">/* PORT152CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">153</span><span class="p">,</span> <span class="mh">0xe6051099</span><span class="p">),</span> <span class="cm">/* PORT153CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">154</span><span class="p">,</span> <span class="mh">0xe605109a</span><span class="p">),</span> <span class="cm">/* PORT154CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">155</span><span class="p">,</span> <span class="mh">0xe605109b</span><span class="p">),</span> <span class="cm">/* PORT155CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">156</span><span class="p">,</span> <span class="mh">0xe605109c</span><span class="p">),</span> <span class="cm">/* PORT156CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">157</span><span class="p">,</span> <span class="mh">0xe605109d</span><span class="p">),</span> <span class="cm">/* PORT157CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">158</span><span class="p">,</span> <span class="mh">0xe605109e</span><span class="p">),</span> <span class="cm">/* PORT158CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">159</span><span class="p">,</span> <span class="mh">0xe605109f</span><span class="p">),</span> <span class="cm">/* PORT159CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">160</span><span class="p">,</span> <span class="mh">0xe60510a0</span><span class="p">),</span> <span class="cm">/* PORT160CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">161</span><span class="p">,</span> <span class="mh">0xe60510a1</span><span class="p">),</span> <span class="cm">/* PORT161CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">162</span><span class="p">,</span> <span class="mh">0xe60510a2</span><span class="p">),</span> <span class="cm">/* PORT162CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">163</span><span class="p">,</span> <span class="mh">0xe60510a3</span><span class="p">),</span> <span class="cm">/* PORT163CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">164</span><span class="p">,</span> <span class="mh">0xe60510a4</span><span class="p">),</span> <span class="cm">/* PORT164CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">165</span><span class="p">,</span> <span class="mh">0xe60510a5</span><span class="p">),</span> <span class="cm">/* PORT165CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">166</span><span class="p">,</span> <span class="mh">0xe60510a6</span><span class="p">),</span> <span class="cm">/* PORT166CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">167</span><span class="p">,</span> <span class="mh">0xe60510a7</span><span class="p">),</span> <span class="cm">/* PORT167CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">168</span><span class="p">,</span> <span class="mh">0xe60510a8</span><span class="p">),</span> <span class="cm">/* PORT168CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">169</span><span class="p">,</span> <span class="mh">0xe60510a9</span><span class="p">),</span> <span class="cm">/* PORT169CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">170</span><span class="p">,</span> <span class="mh">0xe60510aa</span><span class="p">),</span> <span class="cm">/* PORT170CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">171</span><span class="p">,</span> <span class="mh">0xe60510ab</span><span class="p">),</span> <span class="cm">/* PORT171CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">172</span><span class="p">,</span> <span class="mh">0xe60510ac</span><span class="p">),</span> <span class="cm">/* PORT172CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">173</span><span class="p">,</span> <span class="mh">0xe60510ad</span><span class="p">),</span> <span class="cm">/* PORT173CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">174</span><span class="p">,</span> <span class="mh">0xe60510ae</span><span class="p">),</span> <span class="cm">/* PORT174CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">175</span><span class="p">,</span> <span class="mh">0xe60520af</span><span class="p">),</span> <span class="cm">/* PORT175CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">176</span><span class="p">,</span> <span class="mh">0xe60520b0</span><span class="p">),</span> <span class="cm">/* PORT176CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">177</span><span class="p">,</span> <span class="mh">0xe60520b1</span><span class="p">),</span> <span class="cm">/* PORT177CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">178</span><span class="p">,</span> <span class="mh">0xe60520b2</span><span class="p">),</span> <span class="cm">/* PORT178CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">179</span><span class="p">,</span> <span class="mh">0xe60520b3</span><span class="p">),</span> <span class="cm">/* PORT179CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">180</span><span class="p">,</span> <span class="mh">0xe60520b4</span><span class="p">),</span> <span class="cm">/* PORT180CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">181</span><span class="p">,</span> <span class="mh">0xe60520b5</span><span class="p">),</span> <span class="cm">/* PORT181CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">182</span><span class="p">,</span> <span class="mh">0xe60520b6</span><span class="p">),</span> <span class="cm">/* PORT182CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">183</span><span class="p">,</span> <span class="mh">0xe60520b7</span><span class="p">),</span> <span class="cm">/* PORT183CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">184</span><span class="p">,</span> <span class="mh">0xe60520b8</span><span class="p">),</span> <span class="cm">/* PORT184CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">185</span><span class="p">,</span> <span class="mh">0xe60520b9</span><span class="p">),</span> <span class="cm">/* PORT185CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">186</span><span class="p">,</span> <span class="mh">0xe60520ba</span><span class="p">),</span> <span class="cm">/* PORT186CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">187</span><span class="p">,</span> <span class="mh">0xe60520bb</span><span class="p">),</span> <span class="cm">/* PORT187CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">188</span><span class="p">,</span> <span class="mh">0xe60520bc</span><span class="p">),</span> <span class="cm">/* PORT188CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">189</span><span class="p">,</span> <span class="mh">0xe60520bd</span><span class="p">),</span> <span class="cm">/* PORT189CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">190</span><span class="p">,</span> <span class="mh">0xe60520be</span><span class="p">),</span> <span class="cm">/* PORT190CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">191</span><span class="p">,</span> <span class="mh">0xe60520bf</span><span class="p">),</span> <span class="cm">/* PORT191CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">192</span><span class="p">,</span> <span class="mh">0xe60520c0</span><span class="p">),</span> <span class="cm">/* PORT192CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">193</span><span class="p">,</span> <span class="mh">0xe60520c1</span><span class="p">),</span> <span class="cm">/* PORT193CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">194</span><span class="p">,</span> <span class="mh">0xe60520c2</span><span class="p">),</span> <span class="cm">/* PORT194CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">195</span><span class="p">,</span> <span class="mh">0xe60520c3</span><span class="p">),</span> <span class="cm">/* PORT195CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">196</span><span class="p">,</span> <span class="mh">0xe60520c4</span><span class="p">),</span> <span class="cm">/* PORT196CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">197</span><span class="p">,</span> <span class="mh">0xe60520c5</span><span class="p">),</span> <span class="cm">/* PORT197CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">198</span><span class="p">,</span> <span class="mh">0xe60520c6</span><span class="p">),</span> <span class="cm">/* PORT198CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">199</span><span class="p">,</span> <span class="mh">0xe60520c7</span><span class="p">),</span> <span class="cm">/* PORT199CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">200</span><span class="p">,</span> <span class="mh">0xe60520c8</span><span class="p">),</span> <span class="cm">/* PORT200CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">201</span><span class="p">,</span> <span class="mh">0xe60520c9</span><span class="p">),</span> <span class="cm">/* PORT201CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">202</span><span class="p">,</span> <span class="mh">0xe60520ca</span><span class="p">),</span> <span class="cm">/* PORT202CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">203</span><span class="p">,</span> <span class="mh">0xe60520cb</span><span class="p">),</span> <span class="cm">/* PORT203CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">204</span><span class="p">,</span> <span class="mh">0xe60520cc</span><span class="p">),</span> <span class="cm">/* PORT204CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">205</span><span class="p">,</span> <span class="mh">0xe60520cd</span><span class="p">),</span> <span class="cm">/* PORT205CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">206</span><span class="p">,</span> <span class="mh">0xe60520ce</span><span class="p">),</span> <span class="cm">/* PORT206CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">207</span><span class="p">,</span> <span class="mh">0xe60520cf</span><span class="p">),</span> <span class="cm">/* PORT207CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">208</span><span class="p">,</span> <span class="mh">0xe60520d0</span><span class="p">),</span> <span class="cm">/* PORT208CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">209</span><span class="p">,</span> <span class="mh">0xe60520d1</span><span class="p">),</span> <span class="cm">/* PORT209CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">210</span><span class="p">,</span> <span class="mh">0xe60520d2</span><span class="p">),</span> <span class="cm">/* PORT210CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">211</span><span class="p">,</span> <span class="mh">0xe60520d3</span><span class="p">),</span> <span class="cm">/* PORT211CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">212</span><span class="p">,</span> <span class="mh">0xe60520d4</span><span class="p">),</span> <span class="cm">/* PORT212CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">213</span><span class="p">,</span> <span class="mh">0xe60520d5</span><span class="p">),</span> <span class="cm">/* PORT213CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">214</span><span class="p">,</span> <span class="mh">0xe60520d6</span><span class="p">),</span> <span class="cm">/* PORT214CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">215</span><span class="p">,</span> <span class="mh">0xe60520d7</span><span class="p">),</span> <span class="cm">/* PORT215CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">216</span><span class="p">,</span> <span class="mh">0xe60520d8</span><span class="p">),</span> <span class="cm">/* PORT216CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">217</span><span class="p">,</span> <span class="mh">0xe60520d9</span><span class="p">),</span> <span class="cm">/* PORT217CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">218</span><span class="p">,</span> <span class="mh">0xe60520da</span><span class="p">),</span> <span class="cm">/* PORT218CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">219</span><span class="p">,</span> <span class="mh">0xe60520db</span><span class="p">),</span> <span class="cm">/* PORT219CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">220</span><span class="p">,</span> <span class="mh">0xe60520dc</span><span class="p">),</span> <span class="cm">/* PORT220CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">221</span><span class="p">,</span> <span class="mh">0xe60520dd</span><span class="p">),</span> <span class="cm">/* PORT221CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">222</span><span class="p">,</span> <span class="mh">0xe60520de</span><span class="p">),</span> <span class="cm">/* PORT222CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">223</span><span class="p">,</span> <span class="mh">0xe60520df</span><span class="p">),</span> <span class="cm">/* PORT223CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">224</span><span class="p">,</span> <span class="mh">0xe60520e0</span><span class="p">),</span> <span class="cm">/* PORT224CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">225</span><span class="p">,</span> <span class="mh">0xe60520e1</span><span class="p">),</span> <span class="cm">/* PORT225CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">226</span><span class="p">,</span> <span class="mh">0xe60520e2</span><span class="p">),</span> <span class="cm">/* PORT226CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">227</span><span class="p">,</span> <span class="mh">0xe60520e3</span><span class="p">),</span> <span class="cm">/* PORT227CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">228</span><span class="p">,</span> <span class="mh">0xe60520e4</span><span class="p">),</span> <span class="cm">/* PORT228CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">229</span><span class="p">,</span> <span class="mh">0xe60520e5</span><span class="p">),</span> <span class="cm">/* PORT229CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">230</span><span class="p">,</span> <span class="mh">0xe60520e6</span><span class="p">),</span> <span class="cm">/* PORT230CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">231</span><span class="p">,</span> <span class="mh">0xe60520e7</span><span class="p">),</span> <span class="cm">/* PORT231CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">232</span><span class="p">,</span> <span class="mh">0xe60520e8</span><span class="p">),</span> <span class="cm">/* PORT232CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">233</span><span class="p">,</span> <span class="mh">0xe60520e9</span><span class="p">),</span> <span class="cm">/* PORT233CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">234</span><span class="p">,</span> <span class="mh">0xe60520ea</span><span class="p">),</span> <span class="cm">/* PORT234CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">235</span><span class="p">,</span> <span class="mh">0xe60520eb</span><span class="p">),</span> <span class="cm">/* PORT235CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">236</span><span class="p">,</span> <span class="mh">0xe60530ec</span><span class="p">),</span> <span class="cm">/* PORT236CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">237</span><span class="p">,</span> <span class="mh">0xe60530ed</span><span class="p">),</span> <span class="cm">/* PORT237CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">238</span><span class="p">,</span> <span class="mh">0xe60530ee</span><span class="p">),</span> <span class="cm">/* PORT238CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">239</span><span class="p">,</span> <span class="mh">0xe60530ef</span><span class="p">),</span> <span class="cm">/* PORT239CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">240</span><span class="p">,</span> <span class="mh">0xe60530f0</span><span class="p">),</span> <span class="cm">/* PORT240CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">241</span><span class="p">,</span> <span class="mh">0xe60530f1</span><span class="p">),</span> <span class="cm">/* PORT241CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">242</span><span class="p">,</span> <span class="mh">0xe60530f2</span><span class="p">),</span> <span class="cm">/* PORT242CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">243</span><span class="p">,</span> <span class="mh">0xe60530f3</span><span class="p">),</span> <span class="cm">/* PORT243CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">244</span><span class="p">,</span> <span class="mh">0xe60530f4</span><span class="p">),</span> <span class="cm">/* PORT244CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">245</span><span class="p">,</span> <span class="mh">0xe60530f5</span><span class="p">),</span> <span class="cm">/* PORT245CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">246</span><span class="p">,</span> <span class="mh">0xe60530f6</span><span class="p">),</span> <span class="cm">/* PORT246CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">247</span><span class="p">,</span> <span class="mh">0xe60530f7</span><span class="p">),</span> <span class="cm">/* PORT247CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">248</span><span class="p">,</span> <span class="mh">0xe60530f8</span><span class="p">),</span> <span class="cm">/* PORT248CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">249</span><span class="p">,</span> <span class="mh">0xe60530f9</span><span class="p">),</span> <span class="cm">/* PORT249CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">250</span><span class="p">,</span> <span class="mh">0xe60530fa</span><span class="p">),</span> <span class="cm">/* PORT250CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">251</span><span class="p">,</span> <span class="mh">0xe60530fb</span><span class="p">),</span> <span class="cm">/* PORT251CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">252</span><span class="p">,</span> <span class="mh">0xe60530fc</span><span class="p">),</span> <span class="cm">/* PORT252CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">253</span><span class="p">,</span> <span class="mh">0xe60530fd</span><span class="p">),</span> <span class="cm">/* PORT253CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">254</span><span class="p">,</span> <span class="mh">0xe60530fe</span><span class="p">),</span> <span class="cm">/* PORT254CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">255</span><span class="p">,</span> <span class="mh">0xe60530ff</span><span class="p">),</span> <span class="cm">/* PORT255CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">256</span><span class="p">,</span> <span class="mh">0xe6053100</span><span class="p">),</span> <span class="cm">/* PORT256CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">257</span><span class="p">,</span> <span class="mh">0xe6053101</span><span class="p">),</span> <span class="cm">/* PORT257CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">258</span><span class="p">,</span> <span class="mh">0xe6053102</span><span class="p">),</span> <span class="cm">/* PORT258CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">259</span><span class="p">,</span> <span class="mh">0xe6053103</span><span class="p">),</span> <span class="cm">/* PORT259CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">260</span><span class="p">,</span> <span class="mh">0xe6053104</span><span class="p">),</span> <span class="cm">/* PORT260CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">261</span><span class="p">,</span> <span class="mh">0xe6053105</span><span class="p">),</span> <span class="cm">/* PORT261CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">262</span><span class="p">,</span> <span class="mh">0xe6053106</span><span class="p">),</span> <span class="cm">/* PORT262CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">263</span><span class="p">,</span> <span class="mh">0xe6053107</span><span class="p">),</span> <span class="cm">/* PORT263CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">264</span><span class="p">,</span> <span class="mh">0xe6053108</span><span class="p">),</span> <span class="cm">/* PORT264CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">265</span><span class="p">,</span> <span class="mh">0xe6053109</span><span class="p">),</span> <span class="cm">/* PORT265CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">266</span><span class="p">,</span> <span class="mh">0xe605310a</span><span class="p">),</span> <span class="cm">/* PORT266CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">267</span><span class="p">,</span> <span class="mh">0xe605310b</span><span class="p">),</span> <span class="cm">/* PORT267CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">268</span><span class="p">,</span> <span class="mh">0xe605310c</span><span class="p">),</span> <span class="cm">/* PORT268CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">269</span><span class="p">,</span> <span class="mh">0xe605310d</span><span class="p">),</span> <span class="cm">/* PORT269CR */</span>

	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">270</span><span class="p">,</span> <span class="mh">0xe605310e</span><span class="p">),</span> <span class="cm">/* PORT270CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">271</span><span class="p">,</span> <span class="mh">0xe605310f</span><span class="p">),</span> <span class="cm">/* PORT271CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">272</span><span class="p">,</span> <span class="mh">0xe6053110</span><span class="p">),</span> <span class="cm">/* PORT272CR */</span>

	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;MSELBCR&quot;</span><span class="p">,</span> <span class="mh">0xe6058024</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">MSELBCR_MSEL2_0</span><span class="p">,</span> <span class="n">MSELBCR_MSEL2_1</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_data_reg</span> <span class="n">pinmux_data_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTL031_000DR&quot;</span><span class="p">,</span> <span class="mh">0xe6054000</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PORT31_DATA</span><span class="p">,</span> <span class="n">PORT30_DATA</span><span class="p">,</span> <span class="n">PORT29_DATA</span><span class="p">,</span> <span class="n">PORT28_DATA</span><span class="p">,</span>
		<span class="n">PORT27_DATA</span><span class="p">,</span> <span class="n">PORT26_DATA</span><span class="p">,</span> <span class="n">PORT25_DATA</span><span class="p">,</span> <span class="n">PORT24_DATA</span><span class="p">,</span>
		<span class="n">PORT23_DATA</span><span class="p">,</span> <span class="n">PORT22_DATA</span><span class="p">,</span> <span class="n">PORT21_DATA</span><span class="p">,</span> <span class="n">PORT20_DATA</span><span class="p">,</span>
		<span class="n">PORT19_DATA</span><span class="p">,</span> <span class="n">PORT18_DATA</span><span class="p">,</span> <span class="n">PORT17_DATA</span><span class="p">,</span> <span class="n">PORT16_DATA</span><span class="p">,</span>
		<span class="n">PORT15_DATA</span><span class="p">,</span> <span class="n">PORT14_DATA</span><span class="p">,</span> <span class="n">PORT13_DATA</span><span class="p">,</span> <span class="n">PORT12_DATA</span><span class="p">,</span>
		<span class="n">PORT11_DATA</span><span class="p">,</span> <span class="n">PORT10_DATA</span><span class="p">,</span> <span class="n">PORT9_DATA</span><span class="p">,</span> <span class="n">PORT8_DATA</span><span class="p">,</span>
		<span class="n">PORT7_DATA</span><span class="p">,</span> <span class="n">PORT6_DATA</span><span class="p">,</span> <span class="n">PORT5_DATA</span><span class="p">,</span> <span class="n">PORT4_DATA</span><span class="p">,</span>
		<span class="n">PORT3_DATA</span><span class="p">,</span> <span class="n">PORT2_DATA</span><span class="p">,</span> <span class="n">PORT1_DATA</span><span class="p">,</span> <span class="n">PORT0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTL063_032DR&quot;</span><span class="p">,</span> <span class="mh">0xe6054004</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PORT63_DATA</span><span class="p">,</span> <span class="n">PORT62_DATA</span><span class="p">,</span> <span class="n">PORT61_DATA</span><span class="p">,</span> <span class="n">PORT60_DATA</span><span class="p">,</span>
		<span class="n">PORT59_DATA</span><span class="p">,</span> <span class="n">PORT58_DATA</span><span class="p">,</span> <span class="n">PORT57_DATA</span><span class="p">,</span> <span class="n">PORT56_DATA</span><span class="p">,</span>
		<span class="n">PORT55_DATA</span><span class="p">,</span> <span class="n">PORT54_DATA</span><span class="p">,</span> <span class="n">PORT53_DATA</span><span class="p">,</span> <span class="n">PORT52_DATA</span><span class="p">,</span>
		<span class="n">PORT51_DATA</span><span class="p">,</span> <span class="n">PORT50_DATA</span><span class="p">,</span> <span class="n">PORT49_DATA</span><span class="p">,</span> <span class="n">PORT48_DATA</span><span class="p">,</span>
		<span class="n">PORT47_DATA</span><span class="p">,</span> <span class="n">PORT46_DATA</span><span class="p">,</span> <span class="n">PORT45_DATA</span><span class="p">,</span> <span class="n">PORT44_DATA</span><span class="p">,</span>
		<span class="n">PORT43_DATA</span><span class="p">,</span> <span class="n">PORT42_DATA</span><span class="p">,</span> <span class="n">PORT41_DATA</span><span class="p">,</span> <span class="n">PORT40_DATA</span><span class="p">,</span>
		<span class="n">PORT39_DATA</span><span class="p">,</span> <span class="n">PORT38_DATA</span><span class="p">,</span> <span class="n">PORT37_DATA</span><span class="p">,</span> <span class="n">PORT36_DATA</span><span class="p">,</span>
		<span class="n">PORT35_DATA</span><span class="p">,</span> <span class="n">PORT34_DATA</span><span class="p">,</span> <span class="n">PORT33_DATA</span><span class="p">,</span> <span class="n">PORT32_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTL095_064DR&quot;</span><span class="p">,</span> <span class="mh">0xe6054008</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PORT95_DATA</span><span class="p">,</span> <span class="n">PORT94_DATA</span><span class="p">,</span> <span class="n">PORT93_DATA</span><span class="p">,</span> <span class="n">PORT92_DATA</span><span class="p">,</span>
		<span class="n">PORT91_DATA</span><span class="p">,</span> <span class="n">PORT90_DATA</span><span class="p">,</span> <span class="n">PORT89_DATA</span><span class="p">,</span> <span class="n">PORT88_DATA</span><span class="p">,</span>
		<span class="n">PORT87_DATA</span><span class="p">,</span> <span class="n">PORT86_DATA</span><span class="p">,</span> <span class="n">PORT85_DATA</span><span class="p">,</span> <span class="n">PORT84_DATA</span><span class="p">,</span>
		<span class="n">PORT83_DATA</span><span class="p">,</span> <span class="n">PORT82_DATA</span><span class="p">,</span> <span class="n">PORT81_DATA</span><span class="p">,</span> <span class="n">PORT80_DATA</span><span class="p">,</span>
		<span class="n">PORT79_DATA</span><span class="p">,</span> <span class="n">PORT78_DATA</span><span class="p">,</span> <span class="n">PORT77_DATA</span><span class="p">,</span> <span class="n">PORT76_DATA</span><span class="p">,</span>
		<span class="n">PORT75_DATA</span><span class="p">,</span> <span class="n">PORT74_DATA</span><span class="p">,</span> <span class="n">PORT73_DATA</span><span class="p">,</span> <span class="n">PORT72_DATA</span><span class="p">,</span>
		<span class="n">PORT71_DATA</span><span class="p">,</span> <span class="n">PORT70_DATA</span><span class="p">,</span> <span class="n">PORT69_DATA</span><span class="p">,</span> <span class="n">PORT68_DATA</span><span class="p">,</span>
		<span class="n">PORT67_DATA</span><span class="p">,</span> <span class="n">PORT66_DATA</span><span class="p">,</span> <span class="n">PORT65_DATA</span><span class="p">,</span> <span class="n">PORT64_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTD127_096DR&quot;</span><span class="p">,</span> <span class="mh">0xe6055004</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PORT127_DATA</span><span class="p">,</span> <span class="n">PORT126_DATA</span><span class="p">,</span> <span class="n">PORT125_DATA</span><span class="p">,</span> <span class="n">PORT124_DATA</span><span class="p">,</span>
		<span class="n">PORT123_DATA</span><span class="p">,</span> <span class="n">PORT122_DATA</span><span class="p">,</span> <span class="n">PORT121_DATA</span><span class="p">,</span> <span class="n">PORT120_DATA</span><span class="p">,</span>
		<span class="n">PORT119_DATA</span><span class="p">,</span> <span class="n">PORT118_DATA</span><span class="p">,</span> <span class="n">PORT117_DATA</span><span class="p">,</span> <span class="n">PORT116_DATA</span><span class="p">,</span>
		<span class="n">PORT115_DATA</span><span class="p">,</span> <span class="n">PORT114_DATA</span><span class="p">,</span> <span class="n">PORT113_DATA</span><span class="p">,</span> <span class="n">PORT112_DATA</span><span class="p">,</span>
		<span class="n">PORT111_DATA</span><span class="p">,</span> <span class="n">PORT110_DATA</span><span class="p">,</span> <span class="n">PORT109_DATA</span><span class="p">,</span> <span class="n">PORT108_DATA</span><span class="p">,</span>
		<span class="n">PORT107_DATA</span><span class="p">,</span> <span class="n">PORT106_DATA</span><span class="p">,</span> <span class="n">PORT105_DATA</span><span class="p">,</span> <span class="n">PORT104_DATA</span><span class="p">,</span>
		<span class="n">PORT103_DATA</span><span class="p">,</span> <span class="n">PORT102_DATA</span><span class="p">,</span> <span class="n">PORT101_DATA</span><span class="p">,</span> <span class="n">PORT100_DATA</span><span class="p">,</span>
		<span class="n">PORT99_DATA</span><span class="p">,</span> <span class="n">PORT98_DATA</span><span class="p">,</span> <span class="n">PORT97_DATA</span><span class="p">,</span> <span class="n">PORT96_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTD159_128DR&quot;</span><span class="p">,</span> <span class="mh">0xe6055008</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PORT159_DATA</span><span class="p">,</span> <span class="n">PORT158_DATA</span><span class="p">,</span> <span class="n">PORT157_DATA</span><span class="p">,</span> <span class="n">PORT156_DATA</span><span class="p">,</span>
		<span class="n">PORT155_DATA</span><span class="p">,</span> <span class="n">PORT154_DATA</span><span class="p">,</span> <span class="n">PORT153_DATA</span><span class="p">,</span> <span class="n">PORT152_DATA</span><span class="p">,</span>
		<span class="n">PORT151_DATA</span><span class="p">,</span> <span class="n">PORT150_DATA</span><span class="p">,</span> <span class="n">PORT149_DATA</span><span class="p">,</span> <span class="n">PORT148_DATA</span><span class="p">,</span>
		<span class="n">PORT147_DATA</span><span class="p">,</span> <span class="n">PORT146_DATA</span><span class="p">,</span> <span class="n">PORT145_DATA</span><span class="p">,</span> <span class="n">PORT144_DATA</span><span class="p">,</span>
		<span class="n">PORT143_DATA</span><span class="p">,</span> <span class="n">PORT142_DATA</span><span class="p">,</span> <span class="n">PORT141_DATA</span><span class="p">,</span> <span class="n">PORT140_DATA</span><span class="p">,</span>
		<span class="n">PORT139_DATA</span><span class="p">,</span> <span class="n">PORT138_DATA</span><span class="p">,</span> <span class="n">PORT137_DATA</span><span class="p">,</span> <span class="n">PORT136_DATA</span><span class="p">,</span>
		<span class="n">PORT135_DATA</span><span class="p">,</span> <span class="n">PORT134_DATA</span><span class="p">,</span> <span class="n">PORT133_DATA</span><span class="p">,</span> <span class="n">PORT132_DATA</span><span class="p">,</span>
		<span class="n">PORT131_DATA</span><span class="p">,</span> <span class="n">PORT130_DATA</span><span class="p">,</span> <span class="n">PORT129_DATA</span><span class="p">,</span> <span class="n">PORT128_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTR191_160DR&quot;</span><span class="p">,</span> <span class="mh">0xe6056000</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PORT191_DATA</span><span class="p">,</span> <span class="n">PORT190_DATA</span><span class="p">,</span> <span class="n">PORT189_DATA</span><span class="p">,</span> <span class="n">PORT188_DATA</span><span class="p">,</span>
		<span class="n">PORT187_DATA</span><span class="p">,</span> <span class="n">PORT186_DATA</span><span class="p">,</span> <span class="n">PORT185_DATA</span><span class="p">,</span> <span class="n">PORT184_DATA</span><span class="p">,</span>
		<span class="n">PORT183_DATA</span><span class="p">,</span> <span class="n">PORT182_DATA</span><span class="p">,</span> <span class="n">PORT181_DATA</span><span class="p">,</span> <span class="n">PORT180_DATA</span><span class="p">,</span>
		<span class="n">PORT179_DATA</span><span class="p">,</span> <span class="n">PORT178_DATA</span><span class="p">,</span> <span class="n">PORT177_DATA</span><span class="p">,</span> <span class="n">PORT176_DATA</span><span class="p">,</span>
		<span class="n">PORT175_DATA</span><span class="p">,</span> <span class="n">PORT174_DATA</span><span class="p">,</span> <span class="n">PORT173_DATA</span><span class="p">,</span> <span class="n">PORT172_DATA</span><span class="p">,</span>
		<span class="n">PORT171_DATA</span><span class="p">,</span> <span class="n">PORT170_DATA</span><span class="p">,</span> <span class="n">PORT169_DATA</span><span class="p">,</span> <span class="n">PORT168_DATA</span><span class="p">,</span>
		<span class="n">PORT167_DATA</span><span class="p">,</span> <span class="n">PORT166_DATA</span><span class="p">,</span> <span class="n">PORT165_DATA</span><span class="p">,</span> <span class="n">PORT164_DATA</span><span class="p">,</span>
		<span class="n">PORT163_DATA</span><span class="p">,</span> <span class="n">PORT162_DATA</span><span class="p">,</span> <span class="n">PORT161_DATA</span><span class="p">,</span> <span class="n">PORT160_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTR223_192DR&quot;</span><span class="p">,</span> <span class="mh">0xe6056004</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PORT223_DATA</span><span class="p">,</span> <span class="n">PORT222_DATA</span><span class="p">,</span> <span class="n">PORT221_DATA</span><span class="p">,</span> <span class="n">PORT220_DATA</span><span class="p">,</span>
		<span class="n">PORT219_DATA</span><span class="p">,</span> <span class="n">PORT218_DATA</span><span class="p">,</span> <span class="n">PORT217_DATA</span><span class="p">,</span> <span class="n">PORT216_DATA</span><span class="p">,</span>
		<span class="n">PORT215_DATA</span><span class="p">,</span> <span class="n">PORT214_DATA</span><span class="p">,</span> <span class="n">PORT213_DATA</span><span class="p">,</span> <span class="n">PORT212_DATA</span><span class="p">,</span>
		<span class="n">PORT211_DATA</span><span class="p">,</span> <span class="n">PORT210_DATA</span><span class="p">,</span> <span class="n">PORT209_DATA</span><span class="p">,</span> <span class="n">PORT208_DATA</span><span class="p">,</span>
		<span class="n">PORT207_DATA</span><span class="p">,</span> <span class="n">PORT206_DATA</span><span class="p">,</span> <span class="n">PORT205_DATA</span><span class="p">,</span> <span class="n">PORT204_DATA</span><span class="p">,</span>
		<span class="n">PORT203_DATA</span><span class="p">,</span> <span class="n">PORT202_DATA</span><span class="p">,</span> <span class="n">PORT201_DATA</span><span class="p">,</span> <span class="n">PORT200_DATA</span><span class="p">,</span>
		<span class="n">PORT199_DATA</span><span class="p">,</span> <span class="n">PORT198_DATA</span><span class="p">,</span> <span class="n">PORT197_DATA</span><span class="p">,</span> <span class="n">PORT196_DATA</span><span class="p">,</span>
		<span class="n">PORT195_DATA</span><span class="p">,</span> <span class="n">PORT194_DATA</span><span class="p">,</span> <span class="n">PORT193_DATA</span><span class="p">,</span> <span class="n">PORT192_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTU255_224DR&quot;</span><span class="p">,</span> <span class="mh">0xe6057000</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PORT255_DATA</span><span class="p">,</span> <span class="n">PORT254_DATA</span><span class="p">,</span> <span class="n">PORT253_DATA</span><span class="p">,</span> <span class="n">PORT252_DATA</span><span class="p">,</span>
		<span class="n">PORT251_DATA</span><span class="p">,</span> <span class="n">PORT250_DATA</span><span class="p">,</span> <span class="n">PORT249_DATA</span><span class="p">,</span> <span class="n">PORT248_DATA</span><span class="p">,</span>
		<span class="n">PORT247_DATA</span><span class="p">,</span> <span class="n">PORT246_DATA</span><span class="p">,</span> <span class="n">PORT245_DATA</span><span class="p">,</span> <span class="n">PORT244_DATA</span><span class="p">,</span>
		<span class="n">PORT243_DATA</span><span class="p">,</span> <span class="n">PORT242_DATA</span><span class="p">,</span> <span class="n">PORT241_DATA</span><span class="p">,</span> <span class="n">PORT240_DATA</span><span class="p">,</span>
		<span class="n">PORT239_DATA</span><span class="p">,</span> <span class="n">PORT238_DATA</span><span class="p">,</span> <span class="n">PORT237_DATA</span><span class="p">,</span> <span class="n">PORT236_DATA</span><span class="p">,</span>
		<span class="n">PORT235_DATA</span><span class="p">,</span> <span class="n">PORT234_DATA</span><span class="p">,</span> <span class="n">PORT233_DATA</span><span class="p">,</span> <span class="n">PORT232_DATA</span><span class="p">,</span>
		<span class="n">PORT231_DATA</span><span class="p">,</span> <span class="n">PORT230_DATA</span><span class="p">,</span> <span class="n">PORT229_DATA</span><span class="p">,</span> <span class="n">PORT228_DATA</span><span class="p">,</span>
		<span class="n">PORT227_DATA</span><span class="p">,</span> <span class="n">PORT226_DATA</span><span class="p">,</span> <span class="n">PORT225_DATA</span><span class="p">,</span> <span class="n">PORT224_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTU287_256DR&quot;</span><span class="p">,</span> <span class="mh">0xe6057004</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PORT272_DATA</span><span class="p">,</span>
		<span class="n">PORT271_DATA</span><span class="p">,</span> <span class="n">PORT270_DATA</span><span class="p">,</span> <span class="n">PORT269_DATA</span><span class="p">,</span> <span class="n">PORT268_DATA</span><span class="p">,</span>
		<span class="n">PORT267_DATA</span><span class="p">,</span> <span class="n">PORT266_DATA</span><span class="p">,</span> <span class="n">PORT265_DATA</span><span class="p">,</span> <span class="n">PORT264_DATA</span><span class="p">,</span>
		<span class="n">PORT263_DATA</span><span class="p">,</span> <span class="n">PORT262_DATA</span><span class="p">,</span> <span class="n">PORT261_DATA</span><span class="p">,</span> <span class="n">PORT260_DATA</span><span class="p">,</span>
		<span class="n">PORT259_DATA</span><span class="p">,</span> <span class="n">PORT258_DATA</span><span class="p">,</span> <span class="n">PORT257_DATA</span><span class="p">,</span> <span class="n">PORT256_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_info</span> <span class="n">sh7367_pinmux_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sh7367_pfc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reserved_id</span> <span class="o">=</span> <span class="n">PINMUX_RESERVED</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_DATA_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_DATA_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">input</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_INPUT_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_INPUT_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">input_pu</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_INPUT_PULLUP_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_INPUT_PULLUP_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">input_pd</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_INPUT_PULLDOWN_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_INPUT_PULLDOWN_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">output</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_OUTPUT_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_OUTPUT_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">mark</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_MARK_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_MARK_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">function</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_FUNCTION_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_FUNCTION_END</span> <span class="p">},</span>

	<span class="p">.</span><span class="n">first_gpio</span> <span class="o">=</span> <span class="n">GPIO_PORT0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">last_gpio</span> <span class="o">=</span> <span class="n">GPIO_FN_DIVLOCK</span><span class="p">,</span>

	<span class="p">.</span><span class="n">gpios</span> <span class="o">=</span> <span class="n">pinmux_gpios</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cfg_regs</span> <span class="o">=</span> <span class="n">pinmux_config_regs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data_regs</span> <span class="o">=</span> <span class="n">pinmux_data_regs</span><span class="p">,</span>

	<span class="p">.</span><span class="n">gpio_data</span> <span class="o">=</span> <span class="n">pinmux_data</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_data_size</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pinmux_data</span><span class="p">),</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="nf">sh7367_pinmux_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">register_pinmux</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7367_pinmux_info</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
