$comment
	File created using the following command:
		vcd file labcalificado1.msim.vcd -direction
$end
$date
	Wed Sep 04 10:17:10 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module labcalificado1_vlg_vec_tst $end
$var reg 2 ! cant_desp [1:0] $end
$var reg 5 " data_in [4:0] $end
$var reg 1 # ope $end
$var wire 1 $ data_out [4] $end
$var wire 1 % data_out [3] $end
$var wire 1 & data_out [2] $end
$var wire 1 ' data_out [1] $end
$var wire 1 ( data_out [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 data_out~0_combout $end
$var wire 1 1 Mux3~4_combout $end
$var wire 1 2 ope~combout $end
$var wire 1 3 Mux3~0_combout $end
$var wire 1 4 data_out~1_combout $end
$var wire 1 5 Mux3~1_combout $end
$var wire 1 6 data_out~2_combout $end
$var wire 1 7 Mux3~2_combout $end
$var wire 1 8 Mux3~3_combout $end
$var wire 1 9 data_out~3_combout $end
$var wire 1 : data_out~4_combout $end
$var wire 1 ; Mux3~6_combout $end
$var wire 1 < Mux3~5_combout $end
$var wire 1 = data_out~5_combout $end
$var wire 1 > data_out~6_combout $end
$var wire 1 ? data_out~7_combout $end
$var wire 1 @ data_out~8_combout $end
$var wire 1 A data_out~9_combout $end
$var wire 1 B data_out~10_combout $end
$var wire 1 C data_out~11_combout $end
$var wire 1 D data_in~combout [4] $end
$var wire 1 E data_in~combout [3] $end
$var wire 1 F data_in~combout [2] $end
$var wire 1 G data_in~combout [1] $end
$var wire 1 H data_in~combout [0] $end
$var wire 1 I cant_desp~combout [1] $end
$var wire 1 J cant_desp~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 !
b1100 "
0#
1(
0'
0&
0%
0$
x)
0*
1+
x,
1-
1.
1/
10
01
02
03
14
05
16
07
08
09
0:
0;
1<
0=
0>
0?
0@
0A
0B
0C
0H
0G
1F
1E
0D
0J
1I
$end
#1000000
