// Seed: 3548285592
module module_0;
  bit id_1;
  always_ff id_1 = #id_2 id_2;
  generate
    logic id_3, id_4, id_5;
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout logic [7:0] id_5;
  inout wire id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5[1-:-1] = id_4;
  module_0 modCall_1 ();
  id_6 :
  assert property (@(posedge id_3[-1] & -1) id_3 ? -1'h0 : id_4)
  else $clog2(44);
  ;
  always @(posedge "" or posedge id_5) $signed(18);
  ;
endmodule
