INFO: [VRFC 10-2263] Analyzing Verilog file "/home/psh/work/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Half_adder_behavioral
INFO: [VRFC 10-311] analyzing module half_adder_structual
INFO: [VRFC 10-311] analyzing module half_adder_dataflow
INFO: [VRFC 10-311] analyzing module half_adder_N_bit
INFO: [VRFC 10-311] analyzing module full_adder_structual
INFO: [VRFC 10-311] analyzing module full_adder_behavioral
INFO: [VRFC 10-311] analyzing module full_adder_dataflow
INFO: [VRFC 10-311] analyzing module fadder_4bit_structural
INFO: [VRFC 10-311] analyzing module fadder_sub_4bit_structural
INFO: [VRFC 10-311] analyzing module fadder_sub_4bit_dataflow
INFO: [VRFC 10-311] analyzing module fadder_sub_4bit_behavioral
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/psh/work/adder/adder.srcs/sim_1/new/tb_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder
INFO: [VRFC 10-311] analyzing module tb_full_adder_tb
INFO: [VRFC 10-311] analyzing module tb_fadder_4bit_structural
INFO: [VRFC 10-311] analyzing module tb_fadder_sub_4bit
INFO: [VRFC 10-311] analyzing module tb_fadd_sub_4bit
