// Seed: 1545336786
module module_0 (
    input wand id_0,
    output tri0 id_1,
    output tri0 id_2,
    input supply0 id_3,
    output wor id_4,
    input wor id_5,
    input tri0 id_6,
    input wand id_7,
    input wand id_8,
    input tri1 id_9,
    output tri1 id_10,
    input wor id_11,
    input wand id_12,
    input supply0 id_13,
    output wor id_14,
    input wor id_15,
    input wire id_16,
    input tri1 void id_17,
    input supply0 id_18,
    output tri id_19,
    output tri0 module_0,
    output supply0 id_21,
    output supply1 id_22,
    output supply0 id_23
);
  assign id_22 = id_15;
  wire id_25;
  assign {id_16, 1'b0 == 1'd0} = 1;
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    input wire id_2,
    output wand id_3,
    output wand id_4,
    input tri id_5,
    input wand id_6,
    input supply0 id_7,
    input tri0 id_8,
    input tri1 id_9,
    input tri1 id_10,
    output tri0 id_11,
    input wand id_12,
    output supply1 id_13
);
  assign id_13 = 1;
  module_0(
      id_8,
      id_4,
      id_11,
      id_9,
      id_13,
      id_9,
      id_6,
      id_5,
      id_9,
      id_2,
      id_13,
      id_2,
      id_9,
      id_1,
      id_11,
      id_12,
      id_6,
      id_1,
      id_12,
      id_3,
      id_13,
      id_13,
      id_13,
      id_13
  );
  initial @(*) id_11 = id_0;
endmodule
