{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698125443864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698125443864 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698125443864 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698125443864 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698125443864 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698125443864 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698125443864 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698125443864 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698125443864 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698125443864 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698125443864 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698125443864 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698125443864 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698125443864 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698125443864 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698125443864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 24 00:30:43 2023 " "Processing started: Tue Oct 24 00:30:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698125443864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125443864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125443865 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698125444312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698125444312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/MIPS_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/MIPS_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_types " "Found design unit 1: MIPS_types" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/MIPS_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451765 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_types-body " "Found design unit 2: MIPS_types-body" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/MIPS_types.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451770 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451771 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-structural " "Found design unit 1: ALU-structural" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451772 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUcontrol-structural " "Found design unit 1: ALUcontrol-structural" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451773 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUcontrol " "Found entity 1: ALUcontrol" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/AddSub_MIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/AddSub_MIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add_Sub_MIPS1-structural " "Found design unit 1: Add_Sub_MIPS1-structural" {  } { { "../../proj/src/mainProj/AddSub_MIPS.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/AddSub_MIPS.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451773 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add_Sub_MIPS1 " "Found entity 1: Add_Sub_MIPS1" {  } { { "../../proj/src/mainProj/AddSub_MIPS.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/AddSub_MIPS.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/Adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/Adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-behavior " "Found design unit 1: Adder-behavior" {  } { { "../../proj/src/mainProj/Adder.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/Adder.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451774 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../../proj/src/mainProj/Adder.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/Adder.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/JumpAddress.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/JumpAddress.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JumpAddress-structural " "Found design unit 1: JumpAddress-structural" {  } { { "../../proj/src/mainProj/JumpAddress.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/JumpAddress.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451775 ""} { "Info" "ISGN_ENTITY_NAME" "1 JumpAddress " "Found entity 1: JumpAddress" {  } { { "../../proj/src/mainProj/JumpAddress.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/JumpAddress.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/Multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/Multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier-behavior " "Found design unit 1: Multiplier-behavior" {  } { { "../../proj/src/mainProj/Multiplier.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/Multiplier.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451776 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "../../proj/src/mainProj/Multiplier.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/Multiplier.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/Mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/Mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2to1-structure " "Found design unit 1: Mux2to1-structure" {  } { { "../../proj/src/mainProj/Mux2to1.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/Mux2to1.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451776 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "../../proj/src/mainProj/Mux2to1.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/Mux2to1.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-structural " "Found design unit 1: PC-structural" {  } { { "../../proj/src/mainProj/PC.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451777 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../../proj/src/mainProj/PC.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-behavior " "Found design unit 1: Reg-behavior" {  } { { "../../proj/src/mainProj/Reg.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/Reg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451778 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "../../proj/src/mainProj/Reg.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/Reg.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/RegLd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/RegLd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegLd-behavior " "Found design unit 1: RegLd-behavior" {  } { { "../../proj/src/mainProj/RegLd.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/RegLd.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451779 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegLd " "Found entity 1: RegLd" {  } { { "../../proj/src/mainProj/RegLd.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/RegLd.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/and_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/and_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_32bit-dataflow " "Found design unit 1: and_32bit-dataflow" {  } { { "../../proj/src/mainProj/and_32bit.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/and_32bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451779 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_32bit " "Found entity 1: and_32bit" {  } { { "../../proj/src/mainProj/and_32bit.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/and_32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../proj/src/mainProj/andg2.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451780 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../proj/src/mainProj/andg2.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/barrel_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrel_shifter-mixed " "Found design unit 1: barrel_shifter-mixed" {  } { { "../../proj/src/mainProj/barrel_shifter.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/barrel_shifter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451781 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "../../proj/src/mainProj/barrel_shifter.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/barrel_shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/bus_6digit.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/bus_6digit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_6digit " "Found design unit 1: bus_6digit" {  } { { "../../proj/src/mainProj/bus_6digit.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/bus_6digit.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behavioral " "Found design unit 1: control-behavioral" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451782 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-structural " "Found design unit 1: decoder-structural" {  } { { "../../proj/src/mainProj/decoder.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/decoder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451783 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../../proj/src/mainProj/decoder.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/decoder.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/mainProj/dffg.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451784 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/mainProj/dffg.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/equals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/equals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equals-dataflow " "Found design unit 1: equals-dataflow" {  } { { "../../proj/src/mainProj/equals.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/equals.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451785 ""} { "Info" "ISGN_ENTITY_NAME" "1 equals " "Found entity 1: equals" {  } { { "../../proj/src/mainProj/equals.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/equals.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/extension.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/extension.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extension-behavior " "Found design unit 1: extension-behavior" {  } { { "../../proj/src/mainProj/extension.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/extension.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451785 ""} { "Info" "ISGN_ENTITY_NAME" "1 extension " "Found entity 1: extension" {  } { { "../../proj/src/mainProj/extension.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/extension.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/fullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/fullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-structure " "Found design unit 1: fullAdder-structure" {  } { { "../../proj/src/mainProj/fullAdder.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/fullAdder.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451786 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../../proj/src/mainProj/fullAdder.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/fullAdder.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/fullAdder_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/fullAdder_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder_N-structural " "Found design unit 1: fullAdder_N-structural" {  } { { "../../proj/src/mainProj/fullAdder_N.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/fullAdder_N.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451787 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder_N " "Found entity 1: fullAdder_N" {  } { { "../../proj/src/mainProj/fullAdder_N.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/fullAdder_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../proj/src/mainProj/invg.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451787 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../proj/src/mainProj/invg.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../proj/src/mainProj/mux2t1_N.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/mux2t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451788 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../proj/src/mainProj/mux2t1_N.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/mux32t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/mux32t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32t1-structural " "Found design unit 1: mux32t1-structural" {  } { { "../../proj/src/mainProj/mux32t1.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/mux32t1.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451789 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32t1 " "Found entity 1: mux32t1" {  } { { "../../proj/src/mainProj/mux32t1.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/mux32t1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/nor_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/nor_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor_32bit-dataflow " "Found design unit 1: nor_32bit-dataflow" {  } { { "../../proj/src/mainProj/nor_32bit.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/nor_32bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451790 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor_32bit " "Found entity 1: nor_32bit" {  } { { "../../proj/src/mainProj/nor_32bit.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/nor_32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/onesComp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/onesComp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onesComp-structural " "Found design unit 1: onesComp-structural" {  } { { "../../proj/src/mainProj/onesComp.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/onesComp.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451791 ""} { "Info" "ISGN_ENTITY_NAME" "1 onesComp " "Found entity 1: onesComp" {  } { { "../../proj/src/mainProj/onesComp.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/onesComp.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/or_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/or_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_32bit-dataflow " "Found design unit 1: or_32bit-dataflow" {  } { { "../../proj/src/mainProj/or_32bit.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/or_32bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451791 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_32bit " "Found entity 1: or_32bit" {  } { { "../../proj/src/mainProj/or_32bit.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/or_32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../proj/src/mainProj/org2.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451792 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../proj/src/mainProj/org2.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-structural " "Found design unit 1: processor-structural" {  } { { "../../proj/src/mainProj/processor.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/processor.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451793 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "../../proj/src/mainProj/processor.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/processor.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/register_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/register_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_N-structural " "Found design unit 1: register_N-structural" {  } { { "../../proj/src/mainProj/register_N.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/register_N.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451794 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_N " "Found entity 1: register_N" {  } { { "../../proj/src/mainProj/register_N.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/register_N.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-structural " "Found design unit 1: register_file-structural" {  } { { "../../proj/src/mainProj/register_file.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/register_file.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451795 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../../proj/src/mainProj/register_file.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/register_file.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/slt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/slt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slt-dataflow " "Found design unit 1: slt-dataflow" {  } { { "../../proj/src/mainProj/slt.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/slt.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451796 ""} { "Info" "ISGN_ENTITY_NAME" "1 slt " "Found entity 1: slt" {  } { { "../../proj/src/mainProj/slt.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/slt.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/xor_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/xor_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_32bit-dataflow " "Found design unit 1: xor_32bit-dataflow" {  } { { "../../proj/src/mainProj/xor_32bit.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/xor_32bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451796 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_32bit " "Found entity 1: xor_32bit" {  } { { "../../proj/src/mainProj/xor_32bit.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/xor_32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../proj/src/mainProj/xorg2.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451797 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../proj/src/mainProj/xorg2.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698125451797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125451797 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698125451958 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(54) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(54): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698125451958 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(57) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(57): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698125451959 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_COMP " "Elaborating entity \"PC\" for hierarchy \"PC:PC_COMP\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "PC_COMP" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698125452010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder_N fullAdder_N:ADD_FOUR " "Elaborating entity \"fullAdder_N\" for hierarchy \"fullAdder_N:ADD_FOUR\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ADD_FOUR" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698125452014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder fullAdder_N:ADD_FOUR\|fullAdder:C1 " "Elaborating entity \"fullAdder\" for hierarchy \"fullAdder_N:ADD_FOUR\|fullAdder:C1\"" {  } { { "../../proj/src/mainProj/fullAdder_N.vhd" "C1" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/fullAdder_N.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698125452020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 fullAdder_N:ADD_FOUR\|fullAdder:C1\|xorg2:g_Xor1 " "Elaborating entity \"xorg2\" for hierarchy \"fullAdder_N:ADD_FOUR\|fullAdder:C1\|xorg2:g_Xor1\"" {  } { { "../../proj/src/mainProj/fullAdder.vhd" "g_Xor1" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/fullAdder.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698125452023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 fullAdder_N:ADD_FOUR\|fullAdder:C1\|andg2:g_And1 " "Elaborating entity \"andg2\" for hierarchy \"fullAdder_N:ADD_FOUR\|fullAdder:C1\|andg2:g_And1\"" {  } { { "../../proj/src/mainProj/fullAdder.vhd" "g_And1" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/fullAdder.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698125452026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 fullAdder_N:ADD_FOUR\|fullAdder:C1\|org2:g_Or1 " "Elaborating entity \"org2\" for hierarchy \"fullAdder_N:ADD_FOUR\|fullAdder:C1\|org2:g_Or1\"" {  } { { "../../proj/src/mainProj/fullAdder.vhd" "g_Or1" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/fullAdder.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698125452029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IMem" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698125452061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:CNTRL " "Elaborating entity \"control\" for hierarchy \"control:CNTRL\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "CNTRL" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698125452068 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "jrCode control.vhd(45) " "VHDL Process Statement warning at control.vhd(45): signal \"jrCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698125452068 "|MIPS_Processor|control:CNTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUControl control.vhd(42) " "VHDL Process Statement warning at control.vhd(42): inferring latch(es) for signal or variable \"ALUControl\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698125452069 "|MIPS_Processor|control:CNTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUSrc control.vhd(42) " "VHDL Process Statement warning at control.vhd(42): inferring latch(es) for signal or variable \"ALUSrc\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698125452069 "|MIPS_Processor|control:CNTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemtoReg control.vhd(42) " "VHDL Process Statement warning at control.vhd(42): inferring latch(es) for signal or variable \"MemtoReg\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698125452069 "|MIPS_Processor|control:CNTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jalSig control.vhd(42) " "VHDL Process Statement warning at control.vhd(42): inferring latch(es) for signal or variable \"jalSig\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698125452069 "|MIPS_Processor|control:CNTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jrSig control.vhd(42) " "VHDL Process Statement warning at control.vhd(42): inferring latch(es) for signal or variable \"jrSig\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698125452069 "|MIPS_Processor|control:CNTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_DMemWr control.vhd(42) " "VHDL Process Statement warning at control.vhd(42): inferring latch(es) for signal or variable \"s_DMemWr\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698125452069 "|MIPS_Processor|control:CNTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_RegWr control.vhd(42) " "VHDL Process Statement warning at control.vhd(42): inferring latch(es) for signal or variable \"s_RegWr\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698125452069 "|MIPS_Processor|control:CNTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegDst control.vhd(42) " "VHDL Process Statement warning at control.vhd(42): inferring latch(es) for signal or variable \"RegDst\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698125452069 "|MIPS_Processor|control:CNTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Jump control.vhd(42) " "VHDL Process Statement warning at control.vhd(42): inferring latch(es) for signal or variable \"Jump\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698125452069 "|MIPS_Processor|control:CNTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Branch control.vhd(42) " "VHDL Process Statement warning at control.vhd(42): inferring latch(es) for signal or variable \"Branch\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698125452069 "|MIPS_Processor|control:CNTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_Halt control.vhd(42) " "VHDL Process Statement warning at control.vhd(42): inferring latch(es) for signal or variable \"s_Halt\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698125452069 "|MIPS_Processor|control:CNTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_Halt control.vhd(42) " "Inferred latch for \"s_Halt\" at control.vhd(42)" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452069 "|MIPS_Processor|control:CNTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch control.vhd(42) " "Inferred latch for \"Branch\" at control.vhd(42)" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452069 "|MIPS_Processor|control:CNTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump control.vhd(42) " "Inferred latch for \"Jump\" at control.vhd(42)" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452069 "|MIPS_Processor|control:CNTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst control.vhd(42) " "Inferred latch for \"RegDst\" at control.vhd(42)" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452069 "|MIPS_Processor|control:CNTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_RegWr control.vhd(42) " "Inferred latch for \"s_RegWr\" at control.vhd(42)" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452069 "|MIPS_Processor|control:CNTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_DMemWr control.vhd(42) " "Inferred latch for \"s_DMemWr\" at control.vhd(42)" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452069 "|MIPS_Processor|control:CNTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jrSig control.vhd(42) " "Inferred latch for \"jrSig\" at control.vhd(42)" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452069 "|MIPS_Processor|control:CNTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jalSig control.vhd(42) " "Inferred latch for \"jalSig\" at control.vhd(42)" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452069 "|MIPS_Processor|control:CNTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg control.vhd(42) " "Inferred latch for \"MemtoReg\" at control.vhd(42)" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452070 "|MIPS_Processor|control:CNTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc control.vhd(42) " "Inferred latch for \"ALUSrc\" at control.vhd(42)" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452070 "|MIPS_Processor|control:CNTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] control.vhd(42) " "Inferred latch for \"ALUControl\[0\]\" at control.vhd(42)" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452070 "|MIPS_Processor|control:CNTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] control.vhd(42) " "Inferred latch for \"ALUControl\[1\]\" at control.vhd(42)" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452070 "|MIPS_Processor|control:CNTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[2\] control.vhd(42) " "Inferred latch for \"ALUControl\[2\]\" at control.vhd(42)" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452070 "|MIPS_Processor|control:CNTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[3\] control.vhd(42) " "Inferred latch for \"ALUControl\[3\]\" at control.vhd(42)" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452070 "|MIPS_Processor|control:CNTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[4\] control.vhd(42) " "Inferred latch for \"ALUControl\[4\]\" at control.vhd(42)" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452070 "|MIPS_Processor|control:CNTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[5\] control.vhd(42) " "Inferred latch for \"ALUControl\[5\]\" at control.vhd(42)" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452070 "|MIPS_Processor|control:CNTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extension extension:EXTEND_IMM " "Elaborating entity \"extension\" for hierarchy \"extension:EXTEND_IMM\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "EXTEND_IMM" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698125452074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter barrel_shifter:SHIFT_I " "Elaborating entity \"barrel_shifter\" for hierarchy \"barrel_shifter:SHIFT_I\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "SHIFT_I" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698125452078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N barrel_shifter:SHIFT_I\|mux2t1_N:leftRightShift " "Elaborating entity \"mux2t1_N\" for hierarchy \"barrel_shifter:SHIFT_I\|mux2t1_N:leftRightShift\"" {  } { { "../../proj/src/mainProj/barrel_shifter.vhd" "leftRightShift" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/barrel_shifter.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698125452096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 barrel_shifter:SHIFT_I\|mux2t1_N:leftRightShift\|Mux2to1:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"Mux2to1\" for hierarchy \"barrel_shifter:SHIFT_I\|mux2t1_N:leftRightShift\|Mux2to1:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../proj/src/mainProj/mux2t1_N.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/mux2t1_N.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698125452101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg barrel_shifter:SHIFT_I\|mux2t1_N:leftRightShift\|Mux2to1:\\G_NBit_MUX:0:MUXI\|invg:g_Not1 " "Elaborating entity \"invg\" for hierarchy \"barrel_shifter:SHIFT_I\|mux2t1_N:leftRightShift\|Mux2to1:\\G_NBit_MUX:0:MUXI\|invg:g_Not1\"" {  } { { "../../proj/src/mainProj/Mux2to1.vhd" "g_Not1" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/Mux2to1.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698125452105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUcontrol ALUcontrol:ALU_CONT " "Elaborating entity \"ALUcontrol\" for hierarchy \"ALUcontrol:ALU_CONT\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ALU_CONT" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698125452293 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp ALUcontrol.vhd(26) " "VHDL Process Statement warning at ALUcontrol.vhd(26): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698125452294 "|MIPS_Processor|ALUcontrol:ALU_CONT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] ALUcontrol.vhd(26) " "Inferred latch for \"temp\[0\]\" at ALUcontrol.vhd(26)" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452294 "|MIPS_Processor|ALUcontrol:ALU_CONT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] ALUcontrol.vhd(26) " "Inferred latch for \"temp\[1\]\" at ALUcontrol.vhd(26)" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452294 "|MIPS_Processor|ALUcontrol:ALU_CONT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] ALUcontrol.vhd(26) " "Inferred latch for \"temp\[2\]\" at ALUcontrol.vhd(26)" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452295 "|MIPS_Processor|ALUcontrol:ALU_CONT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] ALUcontrol.vhd(26) " "Inferred latch for \"temp\[3\]\" at ALUcontrol.vhd(26)" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452295 "|MIPS_Processor|ALUcontrol:ALU_CONT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] ALUcontrol.vhd(26) " "Inferred latch for \"temp\[4\]\" at ALUcontrol.vhd(26)" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452295 "|MIPS_Processor|ALUcontrol:ALU_CONT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:MUX_DATA_WRT2 " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:MUX_DATA_WRT2\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "MUX_DATA_WRT2" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698125452299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:MAIN_REG_FILE " "Elaborating entity \"register_file\" for hierarchy \"register_file:MAIN_REG_FILE\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "MAIN_REG_FILE" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698125452310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder register_file:MAIN_REG_FILE\|decoder:C1 " "Elaborating entity \"decoder\" for hierarchy \"register_file:MAIN_REG_FILE\|decoder:C1\"" {  } { { "../../proj/src/mainProj/register_file.vhd" "C1" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/register_file.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698125452347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_N register_file:MAIN_REG_FILE\|register_N:C3a " "Elaborating entity \"register_N\" for hierarchy \"register_file:MAIN_REG_FILE\|register_N:C3a\"" {  } { { "../../proj/src/mainProj/register_file.vhd" "C3a" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/register_file.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698125452356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg register_file:MAIN_REG_FILE\|register_N:C3a\|dffg:\\C1:0:DFFGI " "Elaborating entity \"dffg\" for hierarchy \"register_file:MAIN_REG_FILE\|register_N:C3a\|dffg:\\C1:0:DFFGI\"" {  } { { "../../proj/src/mainProj/register_N.vhd" "\\C1:0:DFFGI" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/register_N.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698125452361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32t1 register_file:MAIN_REG_FILE\|mux32t1:C4 " "Elaborating entity \"mux32t1\" for hierarchy \"register_file:MAIN_REG_FILE\|mux32t1:C4\"" {  } { { "../../proj/src/mainProj/register_file.vhd" "C4" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/register_file.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698125452529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:MAIN_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:MAIN_ALU\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "MAIN_ALU" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698125452616 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lui_temp_overflow ALU.vhd(93) " "Verilog HDL or VHDL warning at ALU.vhd(93): object \"lui_temp_overflow\" assigned a value but never read" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698125452616 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lw_temp_overflow ALU.vhd(94) " "Verilog HDL or VHDL warning at ALU.vhd(94): object \"lw_temp_overflow\" assigned a value but never read" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698125452616 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sw_temp_overflow ALU.vhd(95) " "Verilog HDL or VHDL warning at ALU.vhd(95): object \"sw_temp_overflow\" assigned a value but never read" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698125452616 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_output ALU.vhd(316) " "VHDL Process Statement warning at ALU.vhd(316): signal \"add_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698125452624 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_temp_overflow ALU.vhd(317) " "VHDL Process Statement warning at ALU.vhd(317): signal \"a_temp_overflow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698125452624 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addi_output ALU.vhd(320) " "VHDL Process Statement warning at ALU.vhd(320): signal \"addi_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698125452624 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ai_temp_overflow ALU.vhd(322) " "VHDL Process Statement warning at ALU.vhd(322): signal \"ai_temp_overflow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698125452624 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addiu_output ALU.vhd(325) " "VHDL Process Statement warning at ALU.vhd(325): signal \"addiu_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698125452624 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aiu_temp_overflow ALU.vhd(326) " "VHDL Process Statement warning at ALU.vhd(326): signal \"aiu_temp_overflow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698125452624 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addu_output ALU.vhd(329) " "VHDL Process Statement warning at ALU.vhd(329): signal \"addu_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698125452624 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "au_temp_overflow ALU.vhd(330) " "VHDL Process Statement warning at ALU.vhd(330): signal \"au_temp_overflow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698125452624 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sub_output ALU.vhd(333) " "VHDL Process Statement warning at ALU.vhd(333): signal \"sub_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698125452624 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_temp_overflow ALU.vhd(334) " "VHDL Process Statement warning at ALU.vhd(334): signal \"s_temp_overflow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 334 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698125452624 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "subu_output ALU.vhd(337) " "VHDL Process Statement warning at ALU.vhd(337): signal \"subu_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698125452624 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "su_temp_overflow ALU.vhd(338) " "VHDL Process Statement warning at ALU.vhd(338): signal \"su_temp_overflow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 338 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698125452624 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sll_output ALU.vhd(341) " "VHDL Process Statement warning at ALU.vhd(341): signal \"sll_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698125452624 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "srl_output ALU.vhd(345) " "VHDL Process Statement warning at ALU.vhd(345): signal \"srl_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698125452624 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sra_output ALU.vhd(349) " "VHDL Process Statement warning at ALU.vhd(349): signal \"sra_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698125452624 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and_output ALU.vhd(353) " "VHDL Process Statement warning at ALU.vhd(353): signal \"and_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698125452624 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "andi_output ALU.vhd(357) " "VHDL Process Statement warning at ALU.vhd(357): signal \"andi_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698125452624 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nor_output ALU.vhd(361) " "VHDL Process Statement warning at ALU.vhd(361): signal \"nor_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698125452624 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xor_output ALU.vhd(365) " "VHDL Process Statement warning at ALU.vhd(365): signal \"xor_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698125452624 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xori_output ALU.vhd(369) " "VHDL Process Statement warning at ALU.vhd(369): signal \"xori_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698125452624 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "or_output ALU.vhd(374) " "VHDL Process Statement warning at ALU.vhd(374): signal \"or_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698125452624 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ori_output ALU.vhd(378) " "VHDL Process Statement warning at ALU.vhd(378): signal \"ori_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698125452624 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slt_output ALU.vhd(383) " "VHDL Process Statement warning at ALU.vhd(383): signal \"slt_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698125452624 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slti_output ALU.vhd(387) " "VHDL Process Statement warning at ALU.vhd(387): signal \"slti_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 387 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698125452624 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lui_output_shifted ALU.vhd(407) " "VHDL Process Statement warning at ALU.vhd(407): signal \"lui_output_shifted\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 407 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698125452624 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lw_output ALU.vhd(411) " "VHDL Process Statement warning at ALU.vhd(411): signal \"lw_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 411 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698125452624 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_output ALU.vhd(415) " "VHDL Process Statement warning at ALU.vhd(415): signal \"sw_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 415 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698125452625 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_output ALU.vhd(419) " "VHDL Process Statement warning at ALU.vhd(419): signal \"add_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698125452625 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Foutput ALU.vhd(311) " "VHDL Process Statement warning at ALU.vhd(311): inferring latch(es) for signal or variable \"Foutput\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698125452625 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Foverflow ALU.vhd(311) " "VHDL Process Statement warning at ALU.vhd(311): inferring latch(es) for signal or variable \"Foverflow\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698125452625 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Fzero ALU.vhd(311) " "VHDL Process Statement warning at ALU.vhd(311): inferring latch(es) for signal or variable \"Fzero\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698125452625 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fzero ALU.vhd(311) " "Inferred latch for \"Fzero\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452629 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foverflow ALU.vhd(311) " "Inferred latch for \"Foverflow\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452629 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[0\] ALU.vhd(311) " "Inferred latch for \"Foutput\[0\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452629 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[1\] ALU.vhd(311) " "Inferred latch for \"Foutput\[1\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452630 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[2\] ALU.vhd(311) " "Inferred latch for \"Foutput\[2\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452630 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[3\] ALU.vhd(311) " "Inferred latch for \"Foutput\[3\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452630 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[4\] ALU.vhd(311) " "Inferred latch for \"Foutput\[4\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452630 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[5\] ALU.vhd(311) " "Inferred latch for \"Foutput\[5\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452630 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[6\] ALU.vhd(311) " "Inferred latch for \"Foutput\[6\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452630 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[7\] ALU.vhd(311) " "Inferred latch for \"Foutput\[7\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452630 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[8\] ALU.vhd(311) " "Inferred latch for \"Foutput\[8\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452630 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[9\] ALU.vhd(311) " "Inferred latch for \"Foutput\[9\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452630 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[10\] ALU.vhd(311) " "Inferred latch for \"Foutput\[10\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452630 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[11\] ALU.vhd(311) " "Inferred latch for \"Foutput\[11\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452630 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[12\] ALU.vhd(311) " "Inferred latch for \"Foutput\[12\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452630 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[13\] ALU.vhd(311) " "Inferred latch for \"Foutput\[13\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452630 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[14\] ALU.vhd(311) " "Inferred latch for \"Foutput\[14\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452630 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[15\] ALU.vhd(311) " "Inferred latch for \"Foutput\[15\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452630 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[16\] ALU.vhd(311) " "Inferred latch for \"Foutput\[16\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452630 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[17\] ALU.vhd(311) " "Inferred latch for \"Foutput\[17\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452630 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[18\] ALU.vhd(311) " "Inferred latch for \"Foutput\[18\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452631 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[19\] ALU.vhd(311) " "Inferred latch for \"Foutput\[19\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452631 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[20\] ALU.vhd(311) " "Inferred latch for \"Foutput\[20\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452631 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[21\] ALU.vhd(311) " "Inferred latch for \"Foutput\[21\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452631 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[22\] ALU.vhd(311) " "Inferred latch for \"Foutput\[22\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452631 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[23\] ALU.vhd(311) " "Inferred latch for \"Foutput\[23\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452631 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[24\] ALU.vhd(311) " "Inferred latch for \"Foutput\[24\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452631 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[25\] ALU.vhd(311) " "Inferred latch for \"Foutput\[25\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452631 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[26\] ALU.vhd(311) " "Inferred latch for \"Foutput\[26\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452631 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[27\] ALU.vhd(311) " "Inferred latch for \"Foutput\[27\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452631 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[28\] ALU.vhd(311) " "Inferred latch for \"Foutput\[28\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452631 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[29\] ALU.vhd(311) " "Inferred latch for \"Foutput\[29\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452631 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[30\] ALU.vhd(311) " "Inferred latch for \"Foutput\[30\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452631 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Foutput\[31\] ALU.vhd(311) " "Inferred latch for \"Foutput\[31\]\" at ALU.vhd(311)" {  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125452631 "|MIPS_Processor|ALU:MAIN_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_Sub_MIPS1 ALU:MAIN_ALU\|Add_Sub_MIPS1:ADD " "Elaborating entity \"Add_Sub_MIPS1\" for hierarchy \"ALU:MAIN_ALU\|Add_Sub_MIPS1:ADD\"" {  } { { "../../proj/src/mainProj/ALU.vhd" "ADD" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698125452649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onesComp ALU:MAIN_ALU\|Add_Sub_MIPS1:ADD\|onesComp:P1 " "Elaborating entity \"onesComp\" for hierarchy \"ALU:MAIN_ALU\|Add_Sub_MIPS1:ADD\|onesComp:P1\"" {  } { { "../../proj/src/mainProj/AddSub_MIPS.vhd" "P1" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/AddSub_MIPS.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698125452689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32bit ALU:MAIN_ALU\|and_32bit:AND_32 " "Elaborating entity \"and_32bit\" for hierarchy \"ALU:MAIN_ALU\|and_32bit:AND_32\"" {  } { { "../../proj/src/mainProj/ALU.vhd" "AND_32" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698125454012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_32bit ALU:MAIN_ALU\|nor_32bit:NOR_32 " "Elaborating entity \"nor_32bit\" for hierarchy \"ALU:MAIN_ALU\|nor_32bit:NOR_32\"" {  } { { "../../proj/src/mainProj/ALU.vhd" "NOR_32" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698125454028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32bit ALU:MAIN_ALU\|xor_32bit:XOR_32 " "Elaborating entity \"xor_32bit\" for hierarchy \"ALU:MAIN_ALU\|xor_32bit:XOR_32\"" {  } { { "../../proj/src/mainProj/ALU.vhd" "XOR_32" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698125454046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32bit ALU:MAIN_ALU\|or_32bit:OR_32 " "Elaborating entity \"or_32bit\" for hierarchy \"ALU:MAIN_ALU\|or_32bit:OR_32\"" {  } { { "../../proj/src/mainProj/ALU.vhd" "OR_32" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698125454062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt ALU:MAIN_ALU\|slt:SLT1 " "Elaborating entity \"slt\" for hierarchy \"ALU:MAIN_ALU\|slt:SLT1\"" {  } { { "../../proj/src/mainProj/ALU.vhd" "SLT1" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698125454078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JumpAddress JumpAddress:JUMPADDR " "Elaborating entity \"JumpAddress\" for hierarchy \"JumpAddress:JUMPADDR\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "JUMPADDR" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698125454739 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMem\|ram " "RAM logic \"mem:IMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1698125457180 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:DMem\|ram " "RAM logic \"mem:DMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1698125457180 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1698125457180 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1698125457635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[0\] " "Latch ALU:MAIN_ALU\|Foutput\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[3\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478925 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[1\] " "Latch ALU:MAIN_ALU\|Foutput\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[3\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478925 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[2\] " "Latch ALU:MAIN_ALU\|Foutput\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[4\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[4\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478925 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[3\] " "Latch ALU:MAIN_ALU\|Foutput\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[2\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478925 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[4\] " "Latch ALU:MAIN_ALU\|Foutput\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[2\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478926 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[5\] " "Latch ALU:MAIN_ALU\|Foutput\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[2\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478926 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[6\] " "Latch ALU:MAIN_ALU\|Foutput\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[2\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478926 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[7\] " "Latch ALU:MAIN_ALU\|Foutput\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[2\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478926 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[8\] " "Latch ALU:MAIN_ALU\|Foutput\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[2\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478926 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[9\] " "Latch ALU:MAIN_ALU\|Foutput\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[2\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478926 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[10\] " "Latch ALU:MAIN_ALU\|Foutput\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[2\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478926 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[11\] " "Latch ALU:MAIN_ALU\|Foutput\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[2\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478926 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[12\] " "Latch ALU:MAIN_ALU\|Foutput\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[2\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478926 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[13\] " "Latch ALU:MAIN_ALU\|Foutput\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[2\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478926 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[14\] " "Latch ALU:MAIN_ALU\|Foutput\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[2\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478926 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[15\] " "Latch ALU:MAIN_ALU\|Foutput\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[2\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478926 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[16\] " "Latch ALU:MAIN_ALU\|Foutput\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[3\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478926 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[17\] " "Latch ALU:MAIN_ALU\|Foutput\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[3\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478926 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[18\] " "Latch ALU:MAIN_ALU\|Foutput\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[3\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478926 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[19\] " "Latch ALU:MAIN_ALU\|Foutput\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[3\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478926 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[20\] " "Latch ALU:MAIN_ALU\|Foutput\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[3\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478926 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[21\] " "Latch ALU:MAIN_ALU\|Foutput\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[3\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478926 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[22\] " "Latch ALU:MAIN_ALU\|Foutput\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[3\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478926 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[23\] " "Latch ALU:MAIN_ALU\|Foutput\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[3\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478926 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[24\] " "Latch ALU:MAIN_ALU\|Foutput\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[3\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478926 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[25\] " "Latch ALU:MAIN_ALU\|Foutput\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[3\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478926 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[26\] " "Latch ALU:MAIN_ALU\|Foutput\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[3\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478926 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[27\] " "Latch ALU:MAIN_ALU\|Foutput\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[3\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478926 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[28\] " "Latch ALU:MAIN_ALU\|Foutput\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[2\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478926 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[29\] " "Latch ALU:MAIN_ALU\|Foutput\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[3\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478926 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[30\] " "Latch ALU:MAIN_ALU\|Foutput\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[3\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478926 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Foutput\[31\] " "Latch ALU:MAIN_ALU\|Foutput\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[3\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478926 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUcontrol:ALU_CONT\|temp\[0\] " "Latch ALUcontrol:ALU_CONT\|temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:CNTRL\|ALUControl\[0\] " "Ports D and ENA on the latch are fed by the same signal control:CNTRL\|ALUControl\[0\]" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478927 ""}  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUcontrol:ALU_CONT\|temp\[1\] " "Latch ALUcontrol:ALU_CONT\|temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:CNTRL\|ALUControl\[0\] " "Ports D and ENA on the latch are fed by the same signal control:CNTRL\|ALUControl\[0\]" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478927 ""}  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUcontrol:ALU_CONT\|temp\[4\] " "Latch ALUcontrol:ALU_CONT\|temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:CNTRL\|ALUControl\[4\] " "Ports D and ENA on the latch are fed by the same signal control:CNTRL\|ALUControl\[4\]" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478927 ""}  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUcontrol:ALU_CONT\|temp\[3\] " "Latch ALUcontrol:ALU_CONT\|temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:CNTRL\|ALUControl\[0\] " "Ports D and ENA on the latch are fed by the same signal control:CNTRL\|ALUControl\[0\]" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478927 ""}  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUcontrol:ALU_CONT\|temp\[2\] " "Latch ALUcontrol:ALU_CONT\|temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:CNTRL\|ALUControl\[0\] " "Ports D and ENA on the latch are fed by the same signal control:CNTRL\|ALUControl\[0\]" {  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478927 ""}  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:CNTRL\|s_RegWr " "Latch control:CNTRL\|s_RegWr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_COMP\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_COMP\|s_Q\[11\]" {  } { { "../../proj/src/mainProj/PC.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478927 ""}  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:CNTRL\|RegDst " "Latch control:CNTRL\|RegDst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_COMP\|s_Q\[10\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_COMP\|s_Q\[10\]" {  } { { "../../proj/src/mainProj/PC.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478927 ""}  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:MAIN_ALU\|Fzero " "Latch ALU:MAIN_ALU\|Fzero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUcontrol:ALU_CONT\|temp\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[1\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478927 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ALUcontrol:ALU_CONT\|temp\[2\] " "Ports ENA and CLR on the latch are fed by the same signal ALUcontrol:ALU_CONT\|temp\[2\]" {  } { { "../../proj/src/mainProj/ALUcontrol.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478927 ""}  } { { "../../proj/src/mainProj/ALU.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:CNTRL\|jrSig " "Latch control:CNTRL\|jrSig has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_COMP\|s_Q\[10\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_COMP\|s_Q\[10\]" {  } { { "../../proj/src/mainProj/PC.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478927 ""}  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:CNTRL\|Jump " "Latch control:CNTRL\|Jump has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_COMP\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_COMP\|s_Q\[11\]" {  } { { "../../proj/src/mainProj/PC.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478927 ""}  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:CNTRL\|ALUControl\[2\] " "Latch control:CNTRL\|ALUControl\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_COMP\|s_Q\[10\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_COMP\|s_Q\[10\]" {  } { { "../../proj/src/mainProj/PC.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478928 ""}  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:CNTRL\|ALUControl\[3\] " "Latch control:CNTRL\|ALUControl\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_COMP\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_COMP\|s_Q\[11\]" {  } { { "../../proj/src/mainProj/PC.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478928 ""}  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:CNTRL\|ALUControl\[4\] " "Latch control:CNTRL\|ALUControl\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_COMP\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_COMP\|s_Q\[11\]" {  } { { "../../proj/src/mainProj/PC.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478928 ""}  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:CNTRL\|ALUControl\[5\] " "Latch control:CNTRL\|ALUControl\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_COMP\|s_Q\[10\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_COMP\|s_Q\[10\]" {  } { { "../../proj/src/mainProj/PC.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478928 ""}  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:CNTRL\|ALUControl\[0\] " "Latch control:CNTRL\|ALUControl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_COMP\|s_Q\[10\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_COMP\|s_Q\[10\]" {  } { { "../../proj/src/mainProj/PC.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478928 ""}  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:CNTRL\|ALUControl\[1\] " "Latch control:CNTRL\|ALUControl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:PC_COMP\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal PC:PC_COMP\|s_Q\[11\]" {  } { { "../../proj/src/mainProj/PC.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698125478929 ""}  } { { "../../proj/src/mainProj/control.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698125478929 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../proj/src/mainProj/PC.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd" 34 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1698125479218 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1698125479218 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698125505589 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698125544220 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698125544220 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698125547562 "|MIPS_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698125547562 "|MIPS_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698125547562 "|MIPS_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698125547562 "|MIPS_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698125547562 "|MIPS_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698125547562 "|MIPS_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698125547562 "|MIPS_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698125547562 "|MIPS_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698125547562 "|MIPS_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698125547562 "|MIPS_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698125547562 "|MIPS_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698125547562 "|MIPS_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698125547562 "|MIPS_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698125547562 "|MIPS_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698125547562 "|MIPS_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698125547562 "|MIPS_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698125547562 "|MIPS_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698125547562 "|MIPS_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698125547562 "|MIPS_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698125547562 "|MIPS_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698125547562 "|MIPS_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698125547562 "|MIPS_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698125547562 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115310 " "Implemented 115310 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698125547564 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698125547564 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115211 " "Implemented 115211 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698125547564 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698125547564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 171 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 171 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1298 " "Peak virtual memory: 1298 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698125547647 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 24 00:32:27 2023 " "Processing ended: Tue Oct 24 00:32:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698125547647 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:44 " "Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698125547647 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698125547647 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698125547647 ""}
