Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jun 13 14:08:15 2023
| Host         : LAPTOP-LQL7TVT1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file NanoProcessor_control_sets_placed.rpt
| Design       : NanoProcessor
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    32 |
| Unused register locations in slices containing registers |   136 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            5 |
|      2 |            1 |
|      3 |            4 |
|      4 |            8 |
|      5 |            2 |
|      6 |            1 |
|     12 |            8 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              66 |           20 |
| Yes          | No                    | No                     |             101 |           41 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              62 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+----------------------------------------------+---------------------------------+------------------+----------------+
|             Clock Signal            |                 Enable Signal                |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-------------------------------------+----------------------------------------------+---------------------------------+------------------+----------------+
|  Clk_IBUF_BUFG                      | AnodeSelect[3]_i_2_n_0                       | AnodeSelect[1]_i_1_n_0          |                1 |              1 |
|  Clk_IBUF_BUFG                      | p_1_in[2]                                    | AnodeSelect[2]_i_1_n_0          |                1 |              1 |
|  ProgramCounter0/Q_reg[2]_1         |                                              | ProgramCounter0/Q_reg[2]_0      |                1 |              1 |
|  ProgramCounter0/E[0]               |                                              | ProgramCounter0/Q_reg[2]_2[0]   |                1 |              1 |
|  ProgramCounter0/output_reg[2]_1    |                                              | ProgramCounter0/output_reg[2]_0 |                1 |              1 |
|  Clk_IBUF_BUFG                      | AnodeSelect[3]_i_2_n_0                       | AnodeSelect[3]_i_1_n_0          |                1 |              2 |
|  ProgramCounter0/Q_reg[2]_2[0]      |                                              |                                 |                1 |              3 |
|  ProgramCounter0/Q_reg[3]_2[0]      |                                              |                                 |                1 |              3 |
|  ProgramCounter0/Q_reg[3]_3[0]      |                                              |                                 |                1 |              3 |
|  ProgramCounter0/output_reg[2]_2[0] |                                              |                                 |                1 |              3 |
|  Q_reg[3]_i_3_n_0                   | RegisterBank0/Decoder/Decoder_2_to_4_0/Y0[2] | Reset_IBUF                      |                2 |              4 |
|  Q_reg[3]_i_3_n_0                   | RegisterBank0/Decoder/Decoder_2_to_4_0/Y0[0] | Reset_IBUF                      |                1 |              4 |
|  Q_reg[3]_i_3_n_0                   | RegisterBank0/Decoder/Decoder_2_to_4_0/Y0[1] | Reset_IBUF                      |                2 |              4 |
|  Q_reg[3]_i_3_n_0                   | RegisterBank0/Decoder/Decoder_2_to_4_1/Y0[0] | Reset_IBUF                      |                1 |              4 |
|  Q_reg[3]_i_3_n_0                   | RegisterBank0/Decoder/Decoder_2_to_4_1/Y0[3] | Reset_IBUF                      |                2 |              4 |
|  Q_reg[3]_i_3_n_0                   | RegisterBank0/Decoder/Decoder_2_to_4_1/Y0[1] | Reset_IBUF                      |                1 |              4 |
|  Q_reg[3]_i_3_n_0                   | RegisterBank0/Decoder/Decoder_2_to_4_1/Y0[2] | Reset_IBUF                      |                1 |              4 |
|  ProgramCounter0/E[0]               |                                              |                                 |                1 |              4 |
|  Clk_IBUF_BUFG                      | S_temp[4]_i_1_n_0                            |                                 |                2 |              5 |
|  Q_reg[3]_i_3_n_0                   |                                              |                                 |                2 |              5 |
|  Clk_IBUF_BUFG                      |                                              |                                 |                3 |              6 |
|  Q_reg[3]_i_3_n_0                   | RAM0/En                                      |                                 |                4 |             12 |
|  Q_reg[3]_i_3_n_0                   | RAM0/Y0_reg_n_0_[3]                          |                                 |                6 |             12 |
|  Q_reg[3]_i_3_n_0                   | RAM0/Y0_reg_n_0_[5]                          |                                 |                6 |             12 |
|  Q_reg[3]_i_3_n_0                   | RAM0/Y0_reg_n_0_[6]                          |                                 |                6 |             12 |
|  Q_reg[3]_i_3_n_0                   | RAM0/Y0_reg_n_0_[0]                          |                                 |                4 |             12 |
|  Q_reg[3]_i_3_n_0                   | RAM0/Y0_reg_n_0_[2]                          |                                 |                4 |             12 |
|  Q_reg[3]_i_3_n_0                   | RAM0/Y0_reg_n_0_[4]                          |                                 |                6 |             12 |
|  Q_reg[3]_i_3_n_0                   | RAM0/Y0_reg_n_0_[7]                          |                                 |                3 |             12 |
|  Q_reg[3]_i_3_n_0                   | RAM0/Y0[7]_i_2_n_0                           | RAM0/Y0[7]_i_1_n_0              |                6 |             30 |
|  Clk_IBUF_BUFG                      |                                              | Slow_Clk0/count[31]_i_1_n_0     |                8 |             31 |
|  Clk_IBUF_BUFG                      |                                              | count2[31]_i_1_n_0              |                9 |             32 |
+-------------------------------------+----------------------------------------------+---------------------------------+------------------+----------------+


