  `define BUS_ECC_ALL_ZERO_ALL_ONE    0
  `define ALB_MSS_FAB_CDC_FIFO_EN    0
  `define SEC_MODES_OPTION    1
`define DMI_BURST_OPTION 0
`define AHB_WSTRB_OPTION 1
`define ALB_MSS_FAB_LATL2 0
`define ALB_MSS_FAB_SYS_ADDR_WIDTH 32
`define ALB_MSS_FAB_MST_NUM 4
`define ALB_MSS_FAB_SLV_NUM    6
`define ALB_MSS_FAB_AHB_B2B  1
`define ALB_MSS_FAB_BYP_DEPTH  16
`define ALB_MSS_FAB_MST0_PREF     ahb_h
`define ALB_MSS_FAB_MST0_CLK_NAME clk
`define ALB_MSS_FAB_MST0_CLK_EN   
`define ALB_MSS_FAB_MST0_SUPPORT_RATIO 0
`define ALB_MSS_FAB_MST0_PROT     ahb5
`define ALB_MSS_FAB_MST0_AW       32
`define ALB_MSS_FAB_MST0_DW       32
`define ALB_MSS_FAB_MST0_RW       rw
`define ALB_MSS_FAB_MST0_BW       4
`define ALB_MSS_FAB_MST0_EXCL     1
`define ALB_MSS_FAB_MST0_LOCK     0
`define ALB_MSS_FAB_MST0_ENDIAN   little
`define ALB_MSS_FAB_MST0_ID_WIDTH 4
`define ALB_MSS_FAB_MST0_BUS_ECC     0
`define ALB_MSS_FAB_MST0_BUS_ECC_PROT   32
`define ALB_MSS_FAB_MST0_BUS_PARITY       3
`define ALB_MSS_FAB_MST0_BUS_ECC_W          0
`define ALB_MSS_FAB_MST0_BUS_ADDR_PTY_W      0
`define ALB_MSS_FAB_MST1_PREF     dbu_per_ahb_h
`define ALB_MSS_FAB_MST1_CLK_NAME clk
`define ALB_MSS_FAB_MST1_CLK_EN   
`define ALB_MSS_FAB_MST1_SUPPORT_RATIO 0
`define ALB_MSS_FAB_MST1_PROT     ahb5
`define ALB_MSS_FAB_MST1_AW       32
`define ALB_MSS_FAB_MST1_DW       32
`define ALB_MSS_FAB_MST1_RW       rw
`define ALB_MSS_FAB_MST1_BW       4
`define ALB_MSS_FAB_MST1_EXCL     1
`define ALB_MSS_FAB_MST1_LOCK     0
`define ALB_MSS_FAB_MST1_ENDIAN   little
`define ALB_MSS_FAB_MST1_ID_WIDTH 4
`define ALB_MSS_FAB_MST1_BUS_ECC     0
`define ALB_MSS_FAB_MST1_BUS_ECC_PROT   32
`define ALB_MSS_FAB_MST1_BUS_PARITY       3
`define ALB_MSS_FAB_MST1_BUS_ECC_W          0
`define ALB_MSS_FAB_MST1_BUS_ADDR_PTY_W      0
`define ALB_MSS_FAB_MST2_PREF     bri_
`define ALB_MSS_FAB_MST2_CLK_NAME clk
`define ALB_MSS_FAB_MST2_CLK_EN   
`define ALB_MSS_FAB_MST2_SUPPORT_RATIO 1
`define ALB_MSS_FAB_MST2_PROT     axi
`define ALB_MSS_FAB_MST2_AW       32
`define ALB_MSS_FAB_MST2_DW       32
`define ALB_MSS_FAB_MST2_RW       rw
`define ALB_MSS_FAB_MST2_BW       4
`define ALB_MSS_FAB_MST2_EXCL     0
`define ALB_MSS_FAB_MST2_LOCK     0
`define ALB_MSS_FAB_MST2_ENDIAN   little
`define ALB_MSS_FAB_MST2_ID_WIDTH 4
`define ALB_MSS_FAB_MST2_BUS_ECC     0
`define ALB_MSS_FAB_MST2_BUS_ECC_PROT   32
`define ALB_MSS_FAB_MST2_BUS_PARITY       0
`define ALB_MSS_FAB_MST2_BUS_ECC_W          0
`define ALB_MSS_FAB_MST2_BUS_ADDR_PTY_W      0
`define ALB_MSS_FAB_MST3_PREF     xtor_axi_
`define ALB_MSS_FAB_MST3_CLK_NAME mss_clk
`define ALB_MSS_FAB_MST3_CLK_EN   
`define ALB_MSS_FAB_MST3_SUPPORT_RATIO 1
`define ALB_MSS_FAB_MST3_PROT     axi
`define ALB_MSS_FAB_MST3_AW       32
`define ALB_MSS_FAB_MST3_DW       512
`define ALB_MSS_FAB_MST3_RW       rw
`define ALB_MSS_FAB_MST3_BW       4
`define ALB_MSS_FAB_MST3_EXCL     0
`define ALB_MSS_FAB_MST3_LOCK     0
`define ALB_MSS_FAB_MST3_ENDIAN   little
`define ALB_MSS_FAB_MST3_ID_WIDTH 4
`define ALB_MSS_FAB_MST3_BUS_ECC     0
`define ALB_MSS_FAB_MST3_BUS_ECC_PROT   32
`define ALB_MSS_FAB_MST3_BUS_PARITY       0
`define ALB_MSS_FAB_MST3_BUS_ECC_W          0
`define ALB_MSS_FAB_MST3_BUS_ADDR_PTY_W      0
`define ALB_MSS_FAB_SLV0_PREF     iccm_ahb_h
`define ALB_MSS_FAB_SLV0_CLK_NAME clk
`define ALB_MSS_FAB_SLV0_CLK_EN   iccm_ahb_clk_en
`define ALB_MSS_FAB_SLV0_SUPPORT_RATIO 1
`define ALB_MSS_FAB_SLV0_PROT     ahb
`define ALB_MSS_FAB_SLV0_DW       32
`define ALB_MSS_FAB_SLV0_AW       32
`define ALB_MSS_FAB_SLV0_ENDIAN   little
`define ALB_MSS_FAB_SLV0_RESP     1
`define ALB_MSS_FAB_SLV0_ID_WIDTH 0
`define ALB_MSS_FAB_SLV0_NUM_REG  1
`define ALB_MSS_FAB_SLV0_REG_W    1
`define ALB_MSS_FAB_SLV0_REG0_BASE_ADDR  262144 // 0x40000
`define ALB_MSS_FAB_SLV0_REG0_APER_WIDTH 19
`define ALB_MSS_FAB_SLV0_CONFLICT_FREE        0
`define ALB_MSS_FAB_SLV0_BUS_ECC     0
`define ALB_MSS_FAB_SLV0_BUS_ECC_PROT   32
`define ALB_MSS_FAB_SLV0_BUS_PARITY       3
`define ALB_MSS_FAB_SLV0_BUS_ECC_W          7
`define ALB_MSS_FAB_SLV0_BUS_ADDR_PTY_W      4
`define ALB_MSS_FAB_SLV1_PREF     dccm_ahb_h
`define ALB_MSS_FAB_SLV1_CLK_NAME clk
`define ALB_MSS_FAB_SLV1_CLK_EN   dccm_ahb_clk_en
`define ALB_MSS_FAB_SLV1_SUPPORT_RATIO 1
`define ALB_MSS_FAB_SLV1_PROT     ahb
`define ALB_MSS_FAB_SLV1_DW       32
`define ALB_MSS_FAB_SLV1_AW       32
`define ALB_MSS_FAB_SLV1_ENDIAN   little
`define ALB_MSS_FAB_SLV1_RESP     1
`define ALB_MSS_FAB_SLV1_ID_WIDTH 0
`define ALB_MSS_FAB_SLV1_NUM_REG  1
`define ALB_MSS_FAB_SLV1_REG_W    1
`define ALB_MSS_FAB_SLV1_REG0_BASE_ADDR  262400 // 0x40100
`define ALB_MSS_FAB_SLV1_REG0_APER_WIDTH 20
`define ALB_MSS_FAB_SLV1_CONFLICT_FREE        0
`define ALB_MSS_FAB_SLV1_BUS_ECC     0
`define ALB_MSS_FAB_SLV1_BUS_ECC_PROT   32
`define ALB_MSS_FAB_SLV1_BUS_PARITY       3
`define ALB_MSS_FAB_SLV1_BUS_ECC_W          7
`define ALB_MSS_FAB_SLV1_BUS_ADDR_PTY_W      4
`define ALB_MSS_FAB_SLV2_PREF     mmio_ahb_h
`define ALB_MSS_FAB_SLV2_CLK_NAME clk
`define ALB_MSS_FAB_SLV2_CLK_EN   mmio_ahb_clk_en
`define ALB_MSS_FAB_SLV2_SUPPORT_RATIO 1
`define ALB_MSS_FAB_SLV2_PROT     ahb
`define ALB_MSS_FAB_SLV2_DW       32
`define ALB_MSS_FAB_SLV2_AW       32
`define ALB_MSS_FAB_SLV2_ENDIAN   little
`define ALB_MSS_FAB_SLV2_RESP     1
`define ALB_MSS_FAB_SLV2_ID_WIDTH 0
`define ALB_MSS_FAB_SLV2_NUM_REG  1
`define ALB_MSS_FAB_SLV2_REG_W    1
`define ALB_MSS_FAB_SLV2_REG0_BASE_ADDR  262656 // 0x40200
`define ALB_MSS_FAB_SLV2_REG0_APER_WIDTH 20
`define ALB_MSS_FAB_SLV2_CONFLICT_FREE        0
`define ALB_MSS_FAB_SLV2_BUS_ECC     0
`define ALB_MSS_FAB_SLV2_BUS_ECC_PROT   32
`define ALB_MSS_FAB_SLV2_BUS_PARITY       3
`define ALB_MSS_FAB_SLV2_BUS_ECC_W          7
`define ALB_MSS_FAB_SLV2_BUS_ADDR_PTY_W      4
`define ALB_MSS_FAB_SLV3_PREF     mss_clkctrl_
`define ALB_MSS_FAB_SLV3_CLK_NAME mss_clk
`define ALB_MSS_FAB_SLV3_CLK_EN   
`define ALB_MSS_FAB_SLV3_SUPPORT_RATIO 0
`define ALB_MSS_FAB_SLV3_PROT     apb
`define ALB_MSS_FAB_SLV3_DW       32
`define ALB_MSS_FAB_SLV3_AW       12
`define ALB_MSS_FAB_SLV3_ENDIAN   little
`define ALB_MSS_FAB_SLV3_RESP     1
`define ALB_MSS_FAB_SLV3_ID_WIDTH 0
`define ALB_MSS_FAB_SLV3_NUM_REG  1
`define ALB_MSS_FAB_SLV3_REG_W    1
`define ALB_MSS_FAB_SLV3_REG0_BASE_ADDR  786432 // 0xc0000
`define ALB_MSS_FAB_SLV3_REG0_APER_WIDTH 12
`define ALB_MSS_FAB_SLV3_CONFLICT_FREE        0
`define ALB_MSS_FAB_SLV3_BUS_ECC     0
`define ALB_MSS_FAB_SLV3_BUS_ECC_PROT   32
`define ALB_MSS_FAB_SLV3_BUS_PARITY       0
`define ALB_MSS_FAB_SLV3_BUS_ECC_W          0
`define ALB_MSS_FAB_SLV3_BUS_ADDR_PTY_W      0
`define ALB_MSS_FAB_SLV4_PREF     mss_perfctrl_
`define ALB_MSS_FAB_SLV4_CLK_NAME mss_clk
`define ALB_MSS_FAB_SLV4_CLK_EN   
`define ALB_MSS_FAB_SLV4_SUPPORT_RATIO 0
`define ALB_MSS_FAB_SLV4_PROT     apb
`define ALB_MSS_FAB_SLV4_DW       32
`define ALB_MSS_FAB_SLV4_AW       13
`define ALB_MSS_FAB_SLV4_ENDIAN   little
`define ALB_MSS_FAB_SLV4_RESP     1
`define ALB_MSS_FAB_SLV4_ID_WIDTH 0
`define ALB_MSS_FAB_SLV4_NUM_REG  1
`define ALB_MSS_FAB_SLV4_REG_W    1
`define ALB_MSS_FAB_SLV4_REG0_BASE_ADDR  786434 // 0xc0002
`define ALB_MSS_FAB_SLV4_REG0_APER_WIDTH 13
`define ALB_MSS_FAB_SLV4_CONFLICT_FREE        0
`define ALB_MSS_FAB_SLV4_BUS_ECC     0
`define ALB_MSS_FAB_SLV4_BUS_ECC_PROT   32
`define ALB_MSS_FAB_SLV4_BUS_PARITY       0
`define ALB_MSS_FAB_SLV4_BUS_ECC_W          0
`define ALB_MSS_FAB_SLV4_BUS_ADDR_PTY_W      0
`define ALB_MSS_FAB_SLV5_PREF     mss_mem_
`define ALB_MSS_FAB_SLV5_CLK_NAME mss_clk
`define ALB_MSS_FAB_SLV5_CLK_EN   
`define ALB_MSS_FAB_SLV5_SUPPORT_RATIO 0
`define ALB_MSS_FAB_SLV5_PROT     ibp
`define ALB_MSS_FAB_SLV5_DW       128
`define ALB_MSS_FAB_SLV5_AW       32
`define ALB_MSS_FAB_SLV5_ENDIAN   little
`define ALB_MSS_FAB_SLV5_RESP     1
`define ALB_MSS_FAB_SLV5_ID_WIDTH 0
`define ALB_MSS_FAB_SLV5_NUM_REG  1
`define ALB_MSS_FAB_SLV5_REG_W    1
`define ALB_MSS_FAB_SLV5_REG0_BASE_ADDR  0 // 0x0
`define ALB_MSS_FAB_SLV5_REG0_APER_WIDTH 32
`define ALB_MSS_FAB_SLV5_CONFLICT_FREE        0
`define ALB_MSS_FAB_SLV5_BUS_ECC     0
`define ALB_MSS_FAB_SLV5_BUS_ECC_PROT   32
`define ALB_MSS_FAB_SLV5_BUS_PARITY       0
`define ALB_MSS_FAB_SLV5_BUS_ECC_W          0
`define ALB_MSS_FAB_SLV5_BUS_ADDR_PTY_W      0
`define ALB_MSS_FAB_UNUSED_REGION_NUM   1
`define ALB_MSS_FAB_UNUSED_REGION0_START_ADDR  262272 // 0x40080
`define ALB_MSS_FAB_UNUSED_REGION0_END_ADDR    262399 // 0x400ff
`define ICCM_AHB_H0_BASE 0x40000000
`define ICCM_AHB_H0_SIZE 0x80000
`define DCCM_AHB_H0_BASE 0x40100000
`define DCCM_AHB_H0_SIZE 0x100000
`define MMIO_AHB_H0_BASE 0x40200000
`define MMIO_AHB_H0_SIZE 0x100000
`define MSS_CLKCTRL_0_BASE 0xc0000000
`define MSS_CLKCTRL_0_SIZE 0x1000
`define MSS_PERFCTRL_0_BASE 0xc0002000
`define MSS_PERFCTRL_0_SIZE 0x2000
`define MSS_MEM_0_BASE 0x0000
`define MSS_MEM_0_SIZE 0x100000000
`define HAS_DEFAULT_SLAVE 1
`define ALB_MSS_CCM_BASE 262144
