Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 28 16:37:29 2022
| Host         : LAPTOP-34ONR0U1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file KittCarPWM_timing_summary_routed.rpt -pb KittCarPWM_timing_summary_routed.pb -rpx KittCarPWM_timing_summary_routed.rpx -warn_on_violation
| Design       : KittCarPWM
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.900        0.000                      0                  163        0.134        0.000                      0                  163        4.500        0.000                       0                   117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.900        0.000                      0                  163        0.134        0.000                      0                  163        4.500        0.000                       0                   117  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 pulsGen_inst/speed_input_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsGen_inst/count_dto_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 1.644ns (32.096%)  route 3.478ns (67.904%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.560     5.081    pulsGen_inst/clk_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  pulsGen_inst/speed_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDCE (Prop_fdce_C_Q)         0.518     5.599 r  pulsGen_inst/speed_input_reg[1]/Q
                         net (fo=4, routed)           1.746     7.345    pulsGen_inst/speed_input[1]
    SLICE_X14Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.469 r  pulsGen_inst/count_dto3_carry_i_4/O
                         net (fo=1, routed)           0.000     7.469    pulsGen_inst/count_dto3_carry_i_4_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.982 r  pulsGen_inst/count_dto3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.982    pulsGen_inst/count_dto3_carry_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.139 f  pulsGen_inst/count_dto3_carry__0/CO[1]
                         net (fo=35, routed)          1.732     9.871    pulsGen_inst/count_dto3
    SLICE_X10Y36         LUT5 (Prop_lut5_I2_O)        0.332    10.203 r  pulsGen_inst/count_dto[3]_i_1/O
                         net (fo=1, routed)           0.000    10.203    pulsGen_inst/p_0_in[3]
    SLICE_X10Y36         FDCE                                         r  pulsGen_inst/count_dto_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.446    14.787    pulsGen_inst/clk_IBUF_BUFG
    SLICE_X10Y36         FDCE                                         r  pulsGen_inst/count_dto_reg[3]/C
                         clock pessimism              0.273    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X10Y36         FDCE (Setup_fdce_C_D)        0.079    15.104    pulsGen_inst/count_dto_reg[3]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  4.900    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 pulsGen_inst/speed_input_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsGen_inst/count_speed_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 1.644ns (33.741%)  route 3.228ns (66.259%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.560     5.081    pulsGen_inst/clk_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  pulsGen_inst/speed_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDCE (Prop_fdce_C_Q)         0.518     5.599 r  pulsGen_inst/speed_input_reg[1]/Q
                         net (fo=4, routed)           1.746     7.345    pulsGen_inst/speed_input[1]
    SLICE_X14Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.469 r  pulsGen_inst/count_dto3_carry_i_4/O
                         net (fo=1, routed)           0.000     7.469    pulsGen_inst/count_dto3_carry_i_4_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.982 r  pulsGen_inst/count_dto3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.982    pulsGen_inst/count_dto3_carry_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.139 r  pulsGen_inst/count_dto3_carry__0/CO[1]
                         net (fo=35, routed)          0.809     8.948    pulsGen_inst/count_dto3
    SLICE_X9Y39          LUT4 (Prop_lut4_I2_O)        0.332     9.280 r  pulsGen_inst/count_speed[15]_i_1/O
                         net (fo=16, routed)          0.673     9.954    pulsGen_inst/count_speed0
    SLICE_X10Y42         FDCE                                         r  pulsGen_inst/count_speed_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.450    14.791    pulsGen_inst/clk_IBUF_BUFG
    SLICE_X10Y42         FDCE                                         r  pulsGen_inst/count_speed_reg[14]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X10Y42         FDCE (Setup_fdce_C_CE)      -0.169    14.860    pulsGen_inst/count_speed_reg[14]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 pulsGen_inst/speed_input_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsGen_inst/count_speed_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 1.644ns (33.741%)  route 3.228ns (66.259%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.560     5.081    pulsGen_inst/clk_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  pulsGen_inst/speed_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDCE (Prop_fdce_C_Q)         0.518     5.599 r  pulsGen_inst/speed_input_reg[1]/Q
                         net (fo=4, routed)           1.746     7.345    pulsGen_inst/speed_input[1]
    SLICE_X14Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.469 r  pulsGen_inst/count_dto3_carry_i_4/O
                         net (fo=1, routed)           0.000     7.469    pulsGen_inst/count_dto3_carry_i_4_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.982 r  pulsGen_inst/count_dto3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.982    pulsGen_inst/count_dto3_carry_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.139 r  pulsGen_inst/count_dto3_carry__0/CO[1]
                         net (fo=35, routed)          0.809     8.948    pulsGen_inst/count_dto3
    SLICE_X9Y39          LUT4 (Prop_lut4_I2_O)        0.332     9.280 r  pulsGen_inst/count_speed[15]_i_1/O
                         net (fo=16, routed)          0.673     9.954    pulsGen_inst/count_speed0
    SLICE_X10Y42         FDCE                                         r  pulsGen_inst/count_speed_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.450    14.791    pulsGen_inst/clk_IBUF_BUFG
    SLICE_X10Y42         FDCE                                         r  pulsGen_inst/count_speed_reg[15]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X10Y42         FDCE (Setup_fdce_C_CE)      -0.169    14.860    pulsGen_inst/count_speed_reg[15]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 pulsGen_inst/speed_input_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsGen_inst/count_speed_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 1.644ns (33.741%)  route 3.228ns (66.259%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.560     5.081    pulsGen_inst/clk_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  pulsGen_inst/speed_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDCE (Prop_fdce_C_Q)         0.518     5.599 r  pulsGen_inst/speed_input_reg[1]/Q
                         net (fo=4, routed)           1.746     7.345    pulsGen_inst/speed_input[1]
    SLICE_X14Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.469 r  pulsGen_inst/count_dto3_carry_i_4/O
                         net (fo=1, routed)           0.000     7.469    pulsGen_inst/count_dto3_carry_i_4_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.982 r  pulsGen_inst/count_dto3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.982    pulsGen_inst/count_dto3_carry_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.139 r  pulsGen_inst/count_dto3_carry__0/CO[1]
                         net (fo=35, routed)          0.809     8.948    pulsGen_inst/count_dto3
    SLICE_X9Y39          LUT4 (Prop_lut4_I2_O)        0.332     9.280 r  pulsGen_inst/count_speed[15]_i_1/O
                         net (fo=16, routed)          0.673     9.954    pulsGen_inst/count_speed0
    SLICE_X10Y42         FDCE                                         r  pulsGen_inst/count_speed_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.450    14.791    pulsGen_inst/clk_IBUF_BUFG
    SLICE_X10Y42         FDCE                                         r  pulsGen_inst/count_speed_reg[9]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X10Y42         FDCE (Setup_fdce_C_CE)      -0.169    14.860    pulsGen_inst/count_speed_reg[9]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 pulsGen_inst/speed_input_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsGen_inst/count_dto_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.644ns (33.191%)  route 3.309ns (66.809%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.560     5.081    pulsGen_inst/clk_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  pulsGen_inst/speed_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDCE (Prop_fdce_C_Q)         0.518     5.599 r  pulsGen_inst/speed_input_reg[1]/Q
                         net (fo=4, routed)           1.746     7.345    pulsGen_inst/speed_input[1]
    SLICE_X14Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.469 r  pulsGen_inst/count_dto3_carry_i_4/O
                         net (fo=1, routed)           0.000     7.469    pulsGen_inst/count_dto3_carry_i_4_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.982 r  pulsGen_inst/count_dto3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.982    pulsGen_inst/count_dto3_carry_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.139 f  pulsGen_inst/count_dto3_carry__0/CO[1]
                         net (fo=35, routed)          1.563     9.702    pulsGen_inst/count_dto3
    SLICE_X9Y38          LUT5 (Prop_lut5_I2_O)        0.332    10.034 r  pulsGen_inst/count_dto[9]_i_1/O
                         net (fo=1, routed)           0.000    10.034    pulsGen_inst/p_0_in[9]
    SLICE_X9Y38          FDCE                                         r  pulsGen_inst/count_dto_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.447    14.788    pulsGen_inst/clk_IBUF_BUFG
    SLICE_X9Y38          FDCE                                         r  pulsGen_inst/count_dto_reg[9]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X9Y38          FDCE (Setup_fdce_C_D)        0.031    15.044    pulsGen_inst/count_dto_reg[9]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.034    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 pulsGen_inst/speed_input_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsGen_inst/count_dto_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 1.644ns (33.225%)  route 3.304ns (66.775%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.560     5.081    pulsGen_inst/clk_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  pulsGen_inst/speed_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDCE (Prop_fdce_C_Q)         0.518     5.599 r  pulsGen_inst/speed_input_reg[1]/Q
                         net (fo=4, routed)           1.746     7.345    pulsGen_inst/speed_input[1]
    SLICE_X14Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.469 r  pulsGen_inst/count_dto3_carry_i_4/O
                         net (fo=1, routed)           0.000     7.469    pulsGen_inst/count_dto3_carry_i_4_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.982 r  pulsGen_inst/count_dto3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.982    pulsGen_inst/count_dto3_carry_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.139 f  pulsGen_inst/count_dto3_carry__0/CO[1]
                         net (fo=35, routed)          1.558     9.697    pulsGen_inst/count_dto3
    SLICE_X9Y38          LUT5 (Prop_lut5_I2_O)        0.332    10.029 r  pulsGen_inst/count_dto[12]_i_1/O
                         net (fo=1, routed)           0.000    10.029    pulsGen_inst/p_0_in[12]
    SLICE_X9Y38          FDCE                                         r  pulsGen_inst/count_dto_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.447    14.788    pulsGen_inst/clk_IBUF_BUFG
    SLICE_X9Y38          FDCE                                         r  pulsGen_inst/count_dto_reg[12]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X9Y38          FDCE (Setup_fdce_C_D)        0.029    15.042    pulsGen_inst/count_dto_reg[12]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 pulsGen_inst/speed_input_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsGen_inst/count_speed_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.644ns (34.947%)  route 3.060ns (65.053%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.560     5.081    pulsGen_inst/clk_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  pulsGen_inst/speed_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDCE (Prop_fdce_C_Q)         0.518     5.599 r  pulsGen_inst/speed_input_reg[1]/Q
                         net (fo=4, routed)           1.746     7.345    pulsGen_inst/speed_input[1]
    SLICE_X14Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.469 r  pulsGen_inst/count_dto3_carry_i_4/O
                         net (fo=1, routed)           0.000     7.469    pulsGen_inst/count_dto3_carry_i_4_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.982 r  pulsGen_inst/count_dto3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.982    pulsGen_inst/count_dto3_carry_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.139 r  pulsGen_inst/count_dto3_carry__0/CO[1]
                         net (fo=35, routed)          0.809     8.948    pulsGen_inst/count_dto3
    SLICE_X9Y39          LUT4 (Prop_lut4_I2_O)        0.332     9.280 r  pulsGen_inst/count_speed[15]_i_1/O
                         net (fo=16, routed)          0.505     9.786    pulsGen_inst/count_speed0
    SLICE_X11Y40         FDCE                                         r  pulsGen_inst/count_speed_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.449    14.790    pulsGen_inst/clk_IBUF_BUFG
    SLICE_X11Y40         FDCE                                         r  pulsGen_inst/count_speed_reg[0]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X11Y40         FDCE (Setup_fdce_C_CE)      -0.205    14.823    pulsGen_inst/count_speed_reg[0]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.786    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 pulsGen_inst/speed_input_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsGen_inst/count_dto_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 1.644ns (33.071%)  route 3.327ns (66.929%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.560     5.081    pulsGen_inst/clk_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  pulsGen_inst/speed_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDCE (Prop_fdce_C_Q)         0.518     5.599 r  pulsGen_inst/speed_input_reg[1]/Q
                         net (fo=4, routed)           1.746     7.345    pulsGen_inst/speed_input[1]
    SLICE_X14Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.469 r  pulsGen_inst/count_dto3_carry_i_4/O
                         net (fo=1, routed)           0.000     7.469    pulsGen_inst/count_dto3_carry_i_4_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.982 r  pulsGen_inst/count_dto3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.982    pulsGen_inst/count_dto3_carry_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.139 f  pulsGen_inst/count_dto3_carry__0/CO[1]
                         net (fo=35, routed)          1.581     9.720    pulsGen_inst/count_dto3
    SLICE_X10Y36         LUT5 (Prop_lut5_I2_O)        0.332    10.052 r  pulsGen_inst/count_dto[2]_i_1/O
                         net (fo=1, routed)           0.000    10.052    pulsGen_inst/p_0_in[2]
    SLICE_X10Y36         FDCE                                         r  pulsGen_inst/count_dto_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.446    14.787    pulsGen_inst/clk_IBUF_BUFG
    SLICE_X10Y36         FDCE                                         r  pulsGen_inst/count_dto_reg[2]/C
                         clock pessimism              0.273    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X10Y36         FDCE (Setup_fdce_C_D)        0.081    15.106    pulsGen_inst/count_dto_reg[2]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 pulsGen_inst/speed_input_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsGen_inst/count_speed_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 1.644ns (34.910%)  route 3.065ns (65.090%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.560     5.081    pulsGen_inst/clk_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  pulsGen_inst/speed_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDCE (Prop_fdce_C_Q)         0.518     5.599 r  pulsGen_inst/speed_input_reg[1]/Q
                         net (fo=4, routed)           1.746     7.345    pulsGen_inst/speed_input[1]
    SLICE_X14Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.469 r  pulsGen_inst/count_dto3_carry_i_4/O
                         net (fo=1, routed)           0.000     7.469    pulsGen_inst/count_dto3_carry_i_4_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.982 r  pulsGen_inst/count_dto3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.982    pulsGen_inst/count_dto3_carry_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.139 r  pulsGen_inst/count_dto3_carry__0/CO[1]
                         net (fo=35, routed)          0.809     8.948    pulsGen_inst/count_dto3
    SLICE_X9Y39          LUT4 (Prop_lut4_I2_O)        0.332     9.280 r  pulsGen_inst/count_speed[15]_i_1/O
                         net (fo=16, routed)          0.510     9.791    pulsGen_inst/count_speed0
    SLICE_X8Y41          FDCE                                         r  pulsGen_inst/count_speed_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.449    14.790    pulsGen_inst/clk_IBUF_BUFG
    SLICE_X8Y41          FDCE                                         r  pulsGen_inst/count_speed_reg[5]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X8Y41          FDCE (Setup_fdce_C_CE)      -0.169    14.846    pulsGen_inst/count_speed_reg[5]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                  5.055    

Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 pulsGen_inst/speed_input_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsGen_inst/count_speed_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 1.644ns (34.910%)  route 3.065ns (65.090%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.560     5.081    pulsGen_inst/clk_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  pulsGen_inst/speed_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDCE (Prop_fdce_C_Q)         0.518     5.599 r  pulsGen_inst/speed_input_reg[1]/Q
                         net (fo=4, routed)           1.746     7.345    pulsGen_inst/speed_input[1]
    SLICE_X14Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.469 r  pulsGen_inst/count_dto3_carry_i_4/O
                         net (fo=1, routed)           0.000     7.469    pulsGen_inst/count_dto3_carry_i_4_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.982 r  pulsGen_inst/count_dto3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.982    pulsGen_inst/count_dto3_carry_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.139 r  pulsGen_inst/count_dto3_carry__0/CO[1]
                         net (fo=35, routed)          0.809     8.948    pulsGen_inst/count_dto3
    SLICE_X9Y39          LUT4 (Prop_lut4_I2_O)        0.332     9.280 r  pulsGen_inst/count_speed[15]_i_1/O
                         net (fo=16, routed)          0.510     9.791    pulsGen_inst/count_speed0
    SLICE_X8Y41          FDCE                                         r  pulsGen_inst/count_speed_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.449    14.790    pulsGen_inst/clk_IBUF_BUFG
    SLICE_X8Y41          FDCE                                         r  pulsGen_inst/count_speed_reg[6]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X8Y41          FDCE (Setup_fdce_C_CE)      -0.169    14.846    pulsGen_inst/count_speed_reg[6]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                  5.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 pulsGen_inst/speed_input_reg1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsGen_inst/speed_input_reg2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.565     1.448    pulsGen_inst/clk_IBUF_BUFG
    SLICE_X15Y40         FDCE                                         r  pulsGen_inst/speed_input_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  pulsGen_inst/speed_input_reg1_reg[2]/Q
                         net (fo=3, routed)           0.068     1.657    pulsGen_inst/speed_input_reg1[2]
    SLICE_X15Y40         FDCE                                         r  pulsGen_inst/speed_input_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.835     1.962    pulsGen_inst/clk_IBUF_BUFG
    SLICE_X15Y40         FDCE                                         r  pulsGen_inst/speed_input_reg2_reg[2]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X15Y40         FDCE (Hold_fdce_C_D)         0.075     1.523    pulsGen_inst/speed_input_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 pulsGen_inst/speed_input_reg1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsGen_inst/speed_input_reg2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.565     1.448    pulsGen_inst/clk_IBUF_BUFG
    SLICE_X13Y41         FDCE                                         r  pulsGen_inst/speed_input_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  pulsGen_inst/speed_input_reg1_reg[10]/Q
                         net (fo=3, routed)           0.111     1.701    pulsGen_inst/speed_input_reg1[10]
    SLICE_X15Y42         FDCE                                         r  pulsGen_inst/speed_input_reg2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.835     1.962    pulsGen_inst/clk_IBUF_BUFG
    SLICE_X15Y42         FDCE                                         r  pulsGen_inst/speed_input_reg2_reg[10]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X15Y42         FDCE (Hold_fdce_C_D)         0.075     1.539    pulsGen_inst/speed_input_reg2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 KittCar_inst/kitt_car_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KittCar_inst/kitt_car_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.816%)  route 0.074ns (26.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.590     1.473    KittCar_inst/clk_IBUF_BUFG
    SLICE_X6Y37          FDRE                                         r  KittCar_inst/kitt_car_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  KittCar_inst/kitt_car_reg_reg[8]/Q
                         net (fo=4, routed)           0.074     1.711    KittCar_inst/Q[8]
    SLICE_X7Y37          LUT5 (Prop_lut5_I4_O)        0.045     1.756 r  KittCar_inst/kitt_car_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.756    KittCar_inst/kitt_car_reg[9]_i_1_n_0
    SLICE_X7Y37          FDRE                                         r  KittCar_inst/kitt_car_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.860     1.987    KittCar_inst/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  KittCar_inst/kitt_car_reg_reg[9]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X7Y37          FDRE (Hold_fdre_C_D)         0.091     1.577    KittCar_inst/kitt_car_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 KittCar_inst/kitt_car_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDcontrollerGEN[9].LEDcontroller_inst/HeadReg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.791%)  route 0.131ns (48.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.590     1.473    KittCar_inst/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  KittCar_inst/kitt_car_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  KittCar_inst/kitt_car_reg_reg[9]/Q
                         net (fo=4, routed)           0.131     1.745    LEDcontrollerGEN[9].LEDcontroller_inst/Q[0]
    SLICE_X5Y36          FDRE                                         r  LEDcontrollerGEN[9].LEDcontroller_inst/HeadReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.859     1.986    LEDcontrollerGEN[9].LEDcontroller_inst/clk_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  LEDcontrollerGEN[9].LEDcontroller_inst/HeadReg_reg/C
                         clock pessimism             -0.499     1.487    
    SLICE_X5Y36          FDRE (Hold_fdre_C_D)         0.072     1.559    LEDcontrollerGEN[9].LEDcontroller_inst/HeadReg_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 pulsGen_inst/speed_input_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsGen_inst/speed_input_reg1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.068%)  route 0.115ns (44.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.566     1.449    pulsGen_inst/clk_IBUF_BUFG
    SLICE_X15Y43         FDCE                                         r  pulsGen_inst/speed_input_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  pulsGen_inst/speed_input_reg[13]/Q
                         net (fo=4, routed)           0.115     1.705    pulsGen_inst/speed_input[13]
    SLICE_X15Y42         FDCE                                         r  pulsGen_inst/speed_input_reg1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.835     1.962    pulsGen_inst/clk_IBUF_BUFG
    SLICE_X15Y42         FDCE                                         r  pulsGen_inst/speed_input_reg1_reg[13]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X15Y42         FDCE (Hold_fdce_C_D)         0.046     1.510    pulsGen_inst/speed_input_reg1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 KittCar_inst/kitt_car_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KittCar_inst/kitt_car_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.385%)  route 0.131ns (38.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.590     1.473    KittCar_inst/clk_IBUF_BUFG
    SLICE_X6Y37          FDRE                                         r  KittCar_inst/kitt_car_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  KittCar_inst/kitt_car_reg_reg[6]/Q
                         net (fo=4, routed)           0.131     1.769    KittCar_inst/Q[6]
    SLICE_X6Y36          LUT5 (Prop_lut5_I2_O)        0.045     1.814 r  KittCar_inst/kitt_car_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.814    KittCar_inst/kitt_car_reg[5]_i_1_n_0
    SLICE_X6Y36          FDRE                                         r  KittCar_inst/kitt_car_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.859     1.986    KittCar_inst/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  KittCar_inst/kitt_car_reg_reg[5]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X6Y36          FDRE (Hold_fdre_C_D)         0.121     1.608    KittCar_inst/kitt_car_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 KittCar_inst/kitt_car_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KittCar_inst/kitt_car_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.209ns (61.026%)  route 0.133ns (38.974%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.589     1.472    KittCar_inst/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  KittCar_inst/kitt_car_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  KittCar_inst/kitt_car_reg_reg[5]/Q
                         net (fo=4, routed)           0.133     1.770    KittCar_inst/Q[5]
    SLICE_X6Y37          LUT5 (Prop_lut5_I4_O)        0.045     1.815 r  KittCar_inst/kitt_car_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.815    KittCar_inst/kitt_car_reg[6]_i_1_n_0
    SLICE_X6Y37          FDRE                                         r  KittCar_inst/kitt_car_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.860     1.987    KittCar_inst/clk_IBUF_BUFG
    SLICE_X6Y37          FDRE                                         r  KittCar_inst/kitt_car_reg_reg[6]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X6Y37          FDRE (Hold_fdre_C_D)         0.120     1.608    KittCar_inst/kitt_car_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 pulsGen_inst/speed_input_reg1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsGen_inst/speed_input_reg2_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.177%)  route 0.129ns (47.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.565     1.448    pulsGen_inst/clk_IBUF_BUFG
    SLICE_X15Y42         FDCE                                         r  pulsGen_inst/speed_input_reg1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  pulsGen_inst/speed_input_reg1_reg[14]/Q
                         net (fo=3, routed)           0.129     1.718    pulsGen_inst/speed_input_reg1[14]
    SLICE_X15Y41         FDCE                                         r  pulsGen_inst/speed_input_reg2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.835     1.962    pulsGen_inst/clk_IBUF_BUFG
    SLICE_X15Y41         FDCE                                         r  pulsGen_inst/speed_input_reg2_reg[14]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X15Y41         FDCE (Hold_fdce_C_D)         0.047     1.511    pulsGen_inst/speed_input_reg2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 pulsGen_inst/speed_input_reg1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulsGen_inst/speed_input_reg2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.197%)  route 0.164ns (53.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.565     1.448    pulsGen_inst/clk_IBUF_BUFG
    SLICE_X13Y41         FDCE                                         r  pulsGen_inst/speed_input_reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  pulsGen_inst/speed_input_reg1_reg[12]/Q
                         net (fo=3, routed)           0.164     1.753    pulsGen_inst/speed_input_reg1[12]
    SLICE_X15Y43         FDCE                                         r  pulsGen_inst/speed_input_reg2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.836     1.963    pulsGen_inst/clk_IBUF_BUFG
    SLICE_X15Y43         FDCE                                         r  pulsGen_inst/speed_input_reg2_reg[12]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X15Y43         FDCE (Hold_fdce_C_D)         0.070     1.535    pulsGen_inst/speed_input_reg2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 KittCar_inst/kitt_car_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDcontrollerGEN[13].LEDcontroller_inst/HeadReg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.825%)  route 0.130ns (44.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.564     1.447    KittCar_inst/clk_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  KittCar_inst/kitt_car_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  KittCar_inst/kitt_car_reg_reg[13]/Q
                         net (fo=4, routed)           0.130     1.741    LEDcontrollerGEN[13].LEDcontroller_inst/Q[0]
    SLICE_X8Y39          FDRE                                         r  LEDcontrollerGEN[13].LEDcontroller_inst/HeadReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.834     1.961    LEDcontrollerGEN[13].LEDcontroller_inst/clk_IBUF_BUFG
    SLICE_X8Y39          FDRE                                         r  LEDcontrollerGEN[13].LEDcontroller_inst/HeadReg_reg/C
                         clock pessimism             -0.498     1.463    
    SLICE_X8Y39          FDRE (Hold_fdre_C_D)         0.059     1.522    LEDcontrollerGEN[13].LEDcontroller_inst/HeadReg_reg
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y36    KittCar_inst/direction_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y36    KittCar_inst/kitt_car_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y36    KittCar_inst/kitt_car_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y36    KittCar_inst/kitt_car_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y36    KittCar_inst/kitt_car_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y37    KittCar_inst/kitt_car_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y37    KittCar_inst/kitt_car_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y37    KittCar_inst/kitt_car_reg_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y37    KittCar_inst/kitt_car_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y36    KittCar_inst/direction_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    LEDcontrollerGEN[0].LEDcontroller_inst/HeadReg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    LEDcontrollerGEN[10].LEDcontroller_inst/HeadReg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y38   LEDcontrollerGEN[11].LEDcontroller_inst/HeadReg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y38   LEDcontrollerGEN[12].LEDcontroller_inst/HeadReg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    LEDcontrollerGEN[15].LEDcontroller_inst/HeadReg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   pulsGen_inst/count_dto_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   pulsGen_inst/count_dto_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   pulsGen_inst/count_dto_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   pulsGen_inst/count_dto_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y36    KittCar_inst/kitt_car_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y36    KittCar_inst/kitt_car_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y36    KittCar_inst/kitt_car_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y36    KittCar_inst/kitt_car_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y35    LEDcontrollerGEN[2].LEDcontroller_inst/HeadReg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y35    LEDcontrollerGEN[3].LEDcontroller_inst/HeadReg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    LEDcontrollerGEN[4].LEDcontroller_inst/HeadReg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36    LEDcontrollerGEN[5].LEDcontroller_inst/HeadReg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36    LEDcontrollerGEN[6].LEDcontroller_inst/HeadReg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36    LEDcontrollerGEN[7].LEDcontroller_inst/HeadReg_reg/C



