{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464967818160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464967818161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun  3 17:30:17 2016 " "Processing started: Fri Jun  3 17:30:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464967818161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464967818161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ace-synth -c ace-synth " "Command: quartus_map --read_settings_files=on --write_settings_files=off ace-synth -c ace-synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464967818162 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1464967818356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/wb_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/wb_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_stage " "Found entity 1: wb_stage" {  } { { "../src/wb_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/wb_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967818428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967818428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/tmp.arbiter.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/cabul/Documents/miri/pd/ace/src/tmp.arbiter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967818429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../src/regfile.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967818430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967818430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../src/multiplexer.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967818431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967818431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/example.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/example.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_example " "Found entity 1: my_example" {  } { { "../src/example.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/example.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967818432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967818432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967818434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967818434 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache.v(60) " "Verilog HDL information at cache.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "../src/cache.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cache.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1464967818435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/cache.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "../src/cache.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967818436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967818436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 alucontrol " "Found entity 1: alucontrol" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967818438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967818438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967818440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967818440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/ace.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/ace.v" { { "Info" "ISGN_ENTITY_NAME" "1 ace " "Found entity 1: ace" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967818441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967818441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/clock_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/clock_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_delay " "Found entity 1: clock_delay" {  } { { "../src/clock_delay.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/clock_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967818442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967818442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ace-top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ace-top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ace-top " "Found entity 1: ace-top" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967818444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967818444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../src/timer.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/timer.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967818445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967818445 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "io_ctrl.v(114) " "Verilog HDL information at io_ctrl.v(114): always construct contains both blocking and non-blocking assignments" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1464967818446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_ctrl " "Found entity 1: io_ctrl" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967818446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967818446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967818447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967818447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/7segments_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/7segments_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 segments_converter " "Found entity 1: segments_converter" {  } { { "../src/7segments_converter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/7segments_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967818448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967818448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/reseter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/reseter.v" { { "Info" "ISGN_ENTITY_NAME" "1 reseter " "Found entity 1: reseter" {  } { { "../src/reseter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/reseter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967818449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967818449 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/flipflop.v " "Can't analyze file -- file ../src/flipflop.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1464967818450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967818452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967818452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/if_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/if_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_stage " "Found entity 1: if_stage" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967818453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967818453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/id_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/id_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_stage " "Found entity 1: id_stage" {  } { { "../src/id_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/id_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967818454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967818454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/ex_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/ex_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_stage " "Found entity 1: ex_stage" {  } { { "../src/ex_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ex_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967818455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967818455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/mem_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_stage " "Found entity 1: mem_stage" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967818456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967818456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/hazard_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/hazard_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_ctrl " "Found entity 1: hazard_ctrl" {  } { { "../src/hazard_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/hazard_ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967818457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967818457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/forward_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/forward_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 forward_ctrl " "Found entity 1: forward_ctrl" {  } { { "../src/forward_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/forward_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967818458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967818458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/cabul/Documents/miri/pd/ace/src/defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967818459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cabul/Documents/miri/pd/ace/src/flow_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cabul/Documents/miri/pd/ace/src/flow_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 flow_ctrl " "Found entity 1: flow_ctrl" {  } { { "../src/flow_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/flow_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967818460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967818460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hazard_control_stall cpu.v(41) " "Verilog HDL Implicit Net warning at cpu.v(41): created implicit net for \"hazard_control_stall\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967818460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wb_stage_reg_probe cpu.v(67) " "Verilog HDL Implicit Net warning at cpu.v(67): created implicit net for \"wb_stage_reg_probe\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967818460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wb_stage_write_probe cpu.v(70) " "Verilog HDL Implicit Net warning at cpu.v(70): created implicit net for \"wb_stage_write_probe\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967818461 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_stage_mem_to_reg cpu.v(80) " "Verilog HDL Implicit Net warning at cpu.v(80): created implicit net for \"mem_stage_mem_to_reg\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967818461 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_stage_read_req cpu.v(105) " "Verilog HDL Implicit Net warning at cpu.v(105): created implicit net for \"mem_stage_read_req\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967818461 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_stage_read_addr cpu.v(107) " "Verilog HDL Implicit Net warning at cpu.v(107): created implicit net for \"mem_stage_read_addr\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967818461 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_stage_write_req cpu.v(109) " "Verilog HDL Implicit Net warning at cpu.v(109): created implicit net for \"mem_stage_write_req\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967818461 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_stage_write_addr cpu.v(111) " "Verilog HDL Implicit Net warning at cpu.v(111): created implicit net for \"mem_stage_write_addr\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967818461 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_stage_write_data cpu.v(112) " "Verilog HDL Implicit Net warning at cpu.v(112): created implicit net for \"mem_stage_write_data\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967818461 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "arbiter_mem_data_read cpu.v(118) " "Verilog HDL Implicit Net warning at cpu.v(118): created implicit net for \"arbiter_mem_data_read\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967818461 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ex_stage_is_branch cpu.v(138) " "Verilog HDL Implicit Net warning at cpu.v(138): created implicit net for \"ex_stage_is_branch\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967818461 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id_stage_jump_addr cpu.v(139) " "Verilog HDL Implicit Net warning at cpu.v(139): created implicit net for \"id_stage_jump_addr\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967818461 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ex_stage_branch_addr cpu.v(140) " "Verilog HDL Implicit Net warning at cpu.v(140): created implicit net for \"ex_stage_branch_addr\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967818461 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flow_ctrl_we cpu.v(183) " "Verilog HDL Implicit Net warning at cpu.v(183): created implicit net for \"flow_ctrl_we\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967818461 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wb_stage_data_probe cpu.v(190) " "Verilog HDL Implicit Net warning at cpu.v(190): created implicit net for \"wb_stage_data_probe\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967818461 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wb_stage_reg_addr cpu.v(216) " "Verilog HDL Implicit Net warning at cpu.v(216): created implicit net for \"wb_stage_reg_addr\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 216 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967818461 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wb_stage_reg_data cpu.v(217) " "Verilog HDL Implicit Net warning at cpu.v(217): created implicit net for \"wb_stage_reg_data\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 217 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967818462 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wb_stage_reg_write cpu.v(218) " "Verilog HDL Implicit Net warning at cpu.v(218): created implicit net for \"wb_stage_reg_write\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 218 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967818462 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id_stage_pc_next cpu.v(255) " "Verilog HDL Implicit Net warning at cpu.v(255): created implicit net for \"id_stage_pc_next\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 255 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967818462 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id_stage_funct cpu.v(259) " "Verilog HDL Implicit Net warning at cpu.v(259): created implicit net for \"id_stage_funct\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 259 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967818462 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ex_stage_mem_read cpu.v(321) " "Verilog HDL Implicit Net warning at cpu.v(321): created implicit net for \"ex_stage_mem_read\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 321 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967818462 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ex_stage_mem_write cpu.v(322) " "Verilog HDL Implicit Net warning at cpu.v(322): created implicit net for \"ex_stage_mem_write\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 322 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967818462 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ex_stage_mem_type cpu.v(323) " "Verilog HDL Implicit Net warning at cpu.v(323): created implicit net for \"ex_stage_mem_type\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 323 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967818462 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ex_stage_mem_to_reg cpu.v(324) " "Verilog HDL Implicit Net warning at cpu.v(324): created implicit net for \"ex_stage_mem_to_reg\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 324 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967818462 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ex_stage_data_t cpu.v(326) " "Verilog HDL Implicit Net warning at cpu.v(326): created implicit net for \"ex_stage_data_t\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 326 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967818462 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ex_stage_reg_write cpu.v(328) " "Verilog HDL Implicit Net warning at cpu.v(328): created implicit net for \"ex_stage_reg_write\"" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 328 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967818462 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ace-top " "Elaborating entity \"ace-top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1464967818528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ace ace:inst " "Elaborating entity \"ace\" for hierarchy \"ace:inst\"" {  } { { "ace-top.bdf" "inst" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 224 544 752 560 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967818533 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[8\] ace.v(29) " "Output port \"ledg\[8\]\" at ace.v(29) has no driver" {  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464967818536 "|ace-top|ace:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_delay ace:inst\|clock_delay:clock_delay " "Elaborating entity \"clock_delay\" for hierarchy \"ace:inst\|clock_delay:clock_delay\"" {  } { { "../src/ace.v" "clock_delay" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967818537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reseter ace:inst\|reseter:reseter " "Elaborating entity \"reseter\" for hierarchy \"ace:inst\|reseter:reseter\"" {  } { { "../src/ace.v" "reseter" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967818540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu ace:inst\|cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"ace:inst\|cpu:cpu\"" {  } { { "../src/ace.v" "cpu" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967818542 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem_addr cpu.v(7) " "Output port \"mem_addr\" at cpu.v(7) has no driver" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464967818546 "|ace-top|ace:inst|cpu:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem_write_data cpu.v(9) " "Output port \"mem_write_data\" at cpu.v(9) has no driver" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464967818546 "|ace-top|ace:inst|cpu:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex0 cpu.v(11) " "Output port \"hex0\" at cpu.v(11) has no driver" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464967818546 "|ace-top|ace:inst|cpu:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex1 cpu.v(12) " "Output port \"hex1\" at cpu.v(12) has no driver" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464967818546 "|ace-top|ace:inst|cpu:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex2 cpu.v(13) " "Output port \"hex2\" at cpu.v(13) has no driver" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464967818546 "|ace-top|ace:inst|cpu:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex3 cpu.v(14) " "Output port \"hex3\" at cpu.v(14) has no driver" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464967818547 "|ace-top|ace:inst|cpu:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex4 cpu.v(15) " "Output port \"hex4\" at cpu.v(15) has no driver" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464967818547 "|ace-top|ace:inst|cpu:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex5 cpu.v(16) " "Output port \"hex5\" at cpu.v(16) has no driver" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464967818547 "|ace-top|ace:inst|cpu:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex6 cpu.v(17) " "Output port \"hex6\" at cpu.v(17) has no driver" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464967818547 "|ace-top|ace:inst|cpu:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex7 cpu.v(19) " "Output port \"hex7\" at cpu.v(19) has no driver" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464967818547 "|ace-top|ace:inst|cpu:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem_read cpu.v(4) " "Output port \"mem_read\" at cpu.v(4) has no driver" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464967818547 "|ace-top|ace:inst|cpu:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem_write cpu.v(5) " "Output port \"mem_write\" at cpu.v(5) has no driver" {  } { { "../src/cpu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464967818547 "|ace-top|ace:inst|cpu:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flow_ctrl ace:inst\|cpu:cpu\|flow_ctrl:flow_ctrl " "Elaborating entity \"flow_ctrl\" for hierarchy \"ace:inst\|cpu:cpu\|flow_ctrl:flow_ctrl\"" {  } { { "../src/cpu.v" "flow_ctrl" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967818549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forward_ctrl ace:inst\|cpu:cpu\|forward_ctrl:forward_ctrl " "Elaborating entity \"forward_ctrl\" for hierarchy \"ace:inst\|cpu:cpu\|forward_ctrl:forward_ctrl\"" {  } { { "../src/cpu.v" "forward_ctrl" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967818550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_ctrl ace:inst\|cpu:cpu\|hazard_ctrl:hazard_ctrl " "Elaborating entity \"hazard_ctrl\" for hierarchy \"ace:inst\|cpu:cpu\|hazard_ctrl:hazard_ctrl\"" {  } { { "../src/cpu.v" "hazard_ctrl" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967818552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter ace:inst\|cpu:cpu\|arbiter:arbiter " "Elaborating entity \"arbiter\" for hierarchy \"ace:inst\|cpu:cpu\|arbiter:arbiter\"" {  } { { "../src/cpu.v" "arbiter" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967818553 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_addr_next arbiter.v(75) " "Verilog HDL Always Construct warning at arbiter.v(75): inferring latch(es) for variable \"mem_addr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818557 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_data_write_next arbiter.v(75) " "Verilog HDL Always Construct warning at arbiter.v(75): inferring latch(es) for variable \"mem_data_write_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818557 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ic_read_data_next arbiter.v(75) " "Verilog HDL Always Construct warning at arbiter.v(75): inferring latch(es) for variable \"ic_read_data_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818557 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dc_read_data_next arbiter.v(75) " "Verilog HDL Always Construct warning at arbiter.v(75): inferring latch(es) for variable \"dc_read_data_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818557 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[0\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[0\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818557 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[1\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[1\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818557 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[2\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[2\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818557 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[3\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[3\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818557 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[4\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[4\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818557 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[5\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[5\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818558 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[6\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[6\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818558 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[7\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[7\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818558 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[8\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[8\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818558 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[9\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[9\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818558 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[10\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[10\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818558 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[11\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[11\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818558 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[12\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[12\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818558 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[13\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[13\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818558 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[14\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[14\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818558 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[15\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[15\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818558 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[16\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[16\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818558 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[17\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[17\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818558 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[18\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[18\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818558 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[19\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[19\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818558 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[20\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[20\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818558 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[21\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[21\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818558 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[22\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[22\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818558 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[23\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[23\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818558 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[24\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[24\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818558 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[25\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[25\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818559 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[26\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[26\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818559 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[27\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[27\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818559 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[28\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[28\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818559 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[29\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[29\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818559 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[30\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[30\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818559 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[31\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[31\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818559 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[0\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[0\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818559 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[1\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[1\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818559 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[2\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[2\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818559 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[3\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[3\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818559 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[4\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[4\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818559 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[5\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[5\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818559 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[6\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[6\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818559 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[7\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[7\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818559 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[8\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[8\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818559 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[9\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[9\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818559 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[10\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[10\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818559 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[11\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[11\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818559 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[12\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[12\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818559 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[13\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[13\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818560 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[14\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[14\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818560 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[15\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[15\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818560 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[16\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[16\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818560 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[17\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[17\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818560 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[18\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[18\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818560 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[19\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[19\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818560 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[20\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[20\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818560 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[21\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[21\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818560 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[22\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[22\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818560 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[23\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[23\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818560 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[24\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[24\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818560 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[25\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[25\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818560 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[26\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[26\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818560 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[27\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[27\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818560 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[28\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[28\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818560 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[29\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[29\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818560 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[30\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[30\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818560 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[31\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[31\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818560 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[0\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[0\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818560 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[1\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[1\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818560 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[2\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[2\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818561 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[3\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[3\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818561 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[4\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[4\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818561 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[5\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[5\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818561 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[6\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[6\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818561 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[7\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[7\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818561 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[8\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[8\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818561 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[9\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[9\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818561 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[10\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[10\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818561 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[11\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[11\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818561 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[12\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[12\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818561 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[13\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[13\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818561 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[14\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[14\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818561 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[15\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[15\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818561 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[16\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[16\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818561 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[17\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[17\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818561 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[18\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[18\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818561 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[19\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[19\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818561 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[20\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[20\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818561 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[21\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[21\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818562 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[22\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[22\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818562 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[23\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[23\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818562 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[24\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[24\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818562 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[25\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[25\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818562 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[26\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[26\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818562 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[27\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[27\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818562 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[28\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[28\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818562 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[29\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[29\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818562 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[30\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[30\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818562 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[31\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[31\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818562 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[0\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[0\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818562 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[1\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[1\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818562 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[2\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[2\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818562 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[3\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[3\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818562 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[4\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[4\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818562 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[5\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[5\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818562 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[6\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[6\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818562 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[7\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[7\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818562 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[8\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[8\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818562 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[9\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[9\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818563 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[10\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[10\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818563 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[11\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[11\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818563 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[12\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[12\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818563 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[13\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[13\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818563 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[14\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[14\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818563 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[15\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[15\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818563 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[16\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[16\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818563 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[17\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[17\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818563 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[18\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[18\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818563 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[19\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[19\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818563 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[20\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[20\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818563 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[21\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[21\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818563 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[22\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[22\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818563 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[23\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[23\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818563 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[24\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[24\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818563 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[25\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[25\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818563 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[26\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[26\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818563 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[27\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[27\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818563 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[28\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[28\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818563 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[29\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[29\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818563 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[30\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[30\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818564 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[31\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[31\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818564 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_stage ace:inst\|cpu:cpu\|if_stage:if_stage " "Elaborating entity \"if_stage\" for hierarchy \"ace:inst\|cpu:cpu\|if_stage:if_stage\"" {  } { { "../src/cpu.v" "if_stage" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967818565 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_stage.v(36) " "Verilog HDL assignment warning at if_stage.v(36): truncated value with size 32 to match size of target (1)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464967818567 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_stage.v(63) " "Verilog HDL assignment warning at if_stage.v(63): truncated value with size 32 to match size of target (1)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464967818567 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_stage.v(68) " "Verilog HDL assignment warning at if_stage.v(68): truncated value with size 32 to match size of target (1)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464967818567 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_stage.v(78) " "Verilog HDL assignment warning at if_stage.v(78): truncated value with size 32 to match size of target (1)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464967818567 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_stage.v(82) " "Verilog HDL assignment warning at if_stage.v(82): truncated value with size 32 to match size of target (1)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464967818568 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instruction_next if_stage.v(63) " "Verilog HDL Always Construct warning at if_stage.v(63): inferring latch(es) for variable \"instruction_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818568 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_next_next if_stage.v(63) " "Verilog HDL Always Construct warning at if_stage.v(63): inferring latch(es) for variable \"pc_next_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818568 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_interm if_stage.v(63) " "Verilog HDL Always Construct warning at if_stage.v(63): inferring latch(es) for variable \"pc_interm\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818568 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[0\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[0\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818568 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[1\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[1\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818568 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[2\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[2\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818568 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[3\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[3\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818568 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[4\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[4\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818568 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[5\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[5\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818568 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[6\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[6\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818568 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[7\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[7\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818568 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[8\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[8\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818568 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[9\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[9\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818568 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[10\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[10\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818568 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[11\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[11\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818568 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[12\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[12\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818568 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[13\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[13\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818568 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[14\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[14\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818568 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[15\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[15\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818569 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[16\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[16\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818569 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[17\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[17\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818569 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[18\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[18\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818569 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[19\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[19\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818569 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[20\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[20\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818569 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[21\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[21\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818569 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[22\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[22\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818569 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[23\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[23\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818569 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[24\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[24\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818569 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[25\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[25\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818569 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[26\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[26\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818569 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[27\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[27\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818569 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[28\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[28\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818569 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[29\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[29\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818569 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[30\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[30\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818569 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_next_next\[31\] if_stage.v(63) " "Inferred latch for \"pc_next_next\[31\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818569 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[0\] if_stage.v(63) " "Inferred latch for \"instruction_next\[0\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818569 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[1\] if_stage.v(63) " "Inferred latch for \"instruction_next\[1\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818569 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[2\] if_stage.v(63) " "Inferred latch for \"instruction_next\[2\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818570 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[3\] if_stage.v(63) " "Inferred latch for \"instruction_next\[3\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818570 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[4\] if_stage.v(63) " "Inferred latch for \"instruction_next\[4\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818570 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[5\] if_stage.v(63) " "Inferred latch for \"instruction_next\[5\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818570 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[6\] if_stage.v(63) " "Inferred latch for \"instruction_next\[6\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818570 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[7\] if_stage.v(63) " "Inferred latch for \"instruction_next\[7\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818570 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[8\] if_stage.v(63) " "Inferred latch for \"instruction_next\[8\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818570 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[9\] if_stage.v(63) " "Inferred latch for \"instruction_next\[9\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818570 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[10\] if_stage.v(63) " "Inferred latch for \"instruction_next\[10\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818570 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[11\] if_stage.v(63) " "Inferred latch for \"instruction_next\[11\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818570 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[12\] if_stage.v(63) " "Inferred latch for \"instruction_next\[12\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818570 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[13\] if_stage.v(63) " "Inferred latch for \"instruction_next\[13\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818570 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[14\] if_stage.v(63) " "Inferred latch for \"instruction_next\[14\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818570 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[15\] if_stage.v(63) " "Inferred latch for \"instruction_next\[15\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818570 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[16\] if_stage.v(63) " "Inferred latch for \"instruction_next\[16\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818570 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[17\] if_stage.v(63) " "Inferred latch for \"instruction_next\[17\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818570 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[18\] if_stage.v(63) " "Inferred latch for \"instruction_next\[18\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818570 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[19\] if_stage.v(63) " "Inferred latch for \"instruction_next\[19\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818570 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[20\] if_stage.v(63) " "Inferred latch for \"instruction_next\[20\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818570 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[21\] if_stage.v(63) " "Inferred latch for \"instruction_next\[21\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818570 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[22\] if_stage.v(63) " "Inferred latch for \"instruction_next\[22\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818570 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[23\] if_stage.v(63) " "Inferred latch for \"instruction_next\[23\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818571 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[24\] if_stage.v(63) " "Inferred latch for \"instruction_next\[24\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818571 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[25\] if_stage.v(63) " "Inferred latch for \"instruction_next\[25\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818571 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[26\] if_stage.v(63) " "Inferred latch for \"instruction_next\[26\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818571 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[27\] if_stage.v(63) " "Inferred latch for \"instruction_next\[27\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818571 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[28\] if_stage.v(63) " "Inferred latch for \"instruction_next\[28\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818571 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[29\] if_stage.v(63) " "Inferred latch for \"instruction_next\[29\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818571 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[30\] if_stage.v(63) " "Inferred latch for \"instruction_next\[30\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818571 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_next\[31\] if_stage.v(63) " "Inferred latch for \"instruction_next\[31\]\" at if_stage.v(63)" {  } { { "../src/if_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/if_stage.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818571 "|ace-top|ace:inst|cpu:cpu|if_stage:if_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_stage ace:inst\|cpu:cpu\|id_stage:id_stage " "Elaborating entity \"id_stage\" for hierarchy \"ace:inst\|cpu:cpu\|id_stage:id_stage\"" {  } { { "../src/cpu.v" "id_stage" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967818572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control " "Elaborating entity \"control\" for hierarchy \"ace:inst\|cpu:cpu\|id_stage:id_stage\|control:control\"" {  } { { "../src/id_stage.v" "control" { Text "/home/cabul/Documents/miri/pd/ace/src/id_stage.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967818577 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(27) " "Verilog HDL Case Statement warning at control.v(27): incomplete case statement has no default case item" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1464967818578 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regwrite control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"regwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818578 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memtoreg control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"memtoreg\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818578 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memread control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"memread\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818578 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memwrite control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"memwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818578 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "membyte control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"membyte\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818578 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "isbranch control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"isbranch\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818578 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regdst control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"regdst\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818578 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_s control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"alu_s\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818579 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_t control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"alu_t\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818579 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluop control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"aluop\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818579 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "isjump control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"isjump\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818579 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jumpdst control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"jumpdst\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818579 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "islink control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"islink\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818579 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exc_ri control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"exc_ri\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818579 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exc_sys control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"exc_sys\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818579 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cowrite control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"cowrite\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818579 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exc_ret control.v(27) " "Verilog HDL Always Construct warning at control.v(27): inferring latch(es) for variable \"exc_ret\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818579 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exc_ret control.v(27) " "Inferred latch for \"exc_ret\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818579 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cowrite control.v(27) " "Inferred latch for \"cowrite\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818579 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exc_sys control.v(27) " "Inferred latch for \"exc_sys\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818579 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exc_ri control.v(27) " "Inferred latch for \"exc_ri\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818579 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "islink control.v(27) " "Inferred latch for \"islink\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818579 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jumpdst control.v(27) " "Inferred latch for \"jumpdst\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818579 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isjump control.v(27) " "Inferred latch for \"isjump\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818579 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop control.v(27) " "Inferred latch for \"aluop\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818579 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_t control.v(27) " "Inferred latch for \"alu_t\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818579 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_s control.v(27) " "Inferred latch for \"alu_s\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818580 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regdst control.v(27) " "Inferred latch for \"regdst\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818580 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isbranch control.v(27) " "Inferred latch for \"isbranch\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818580 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "membyte control.v(27) " "Inferred latch for \"membyte\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818580 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwrite control.v(27) " "Inferred latch for \"memwrite\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818580 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memread control.v(27) " "Inferred latch for \"memread\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818580 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memtoreg control.v(27) " "Inferred latch for \"memtoreg\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818580 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regwrite control.v(27) " "Inferred latch for \"regwrite\" at control.v(27)" {  } { { "../src/control.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/control.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818580 "|ace-top|ace:inst|cpu:cpu|id_stage:id_stage|control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile ace:inst\|cpu:cpu\|id_stage:id_stage\|regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"ace:inst\|cpu:cpu\|id_stage:id_stage\|regfile:regfile\"" {  } { { "../src/id_stage.v" "regfile" { Text "/home/cabul/Documents/miri/pd/ace/src/id_stage.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967818581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer ace:inst\|cpu:cpu\|id_stage:id_stage\|multiplexer:data_rs_mux " "Elaborating entity \"multiplexer\" for hierarchy \"ace:inst\|cpu:cpu\|id_stage:id_stage\|multiplexer:data_rs_mux\"" {  } { { "../src/id_stage.v" "data_rs_mux" { Text "/home/cabul/Documents/miri/pd/ace/src/id_stage.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967818593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_stage ace:inst\|cpu:cpu\|ex_stage:ex_stage " "Elaborating entity \"ex_stage\" for hierarchy \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\"" {  } { { "../src/cpu.v" "ex_stage" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967818598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alucontrol ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol " "Elaborating entity \"alucontrol\" for hierarchy \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alucontrol:alucontrol\"" {  } { { "../src/ex_stage.v" "alucontrol" { Text "/home/cabul/Documents/miri/pd/ace/src/ex_stage.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967818602 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alucontrol.v(12) " "Verilog HDL Case Statement warning at alucontrol.v(12): incomplete case statement has no default case item" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1464967818603 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alucontrol.v(32) " "Verilog HDL Case Statement warning at alucontrol.v(32): incomplete case statement has no default case item" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 32 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1464967818603 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluop_out alucontrol.v(11) " "Verilog HDL Always Construct warning at alucontrol.v(11): inferring latch(es) for variable \"aluop_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818603 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_out\[0\] alucontrol.v(11) " "Inferred latch for \"aluop_out\[0\]\" at alucontrol.v(11)" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818603 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_out\[1\] alucontrol.v(11) " "Inferred latch for \"aluop_out\[1\]\" at alucontrol.v(11)" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818603 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_out\[2\] alucontrol.v(11) " "Inferred latch for \"aluop_out\[2\]\" at alucontrol.v(11)" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818603 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_out\[3\] alucontrol.v(11) " "Inferred latch for \"aluop_out\[3\]\" at alucontrol.v(11)" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818603 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop_out\[4\] alucontrol.v(11) " "Inferred latch for \"aluop_out\[4\]\" at alucontrol.v(11)" {  } { { "../src/alucontrol.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alucontrol.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818603 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alucontrol:alucontrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"ace:inst\|cpu:cpu\|ex_stage:ex_stage\|alu:alu\"" {  } { { "../src/ex_stage.v" "alu" { Text "/home/cabul/Documents/miri/pd/ace/src/ex_stage.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967818604 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow alu.v(15) " "Verilog HDL Always Construct warning at alu.v(15): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818607 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp alu.v(15) " "Verilog HDL Always Construct warning at alu.v(15): inferring latch(es) for variable \"tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818607 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[0\] alu.v(15) " "Inferred latch for \"tmp\[0\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818607 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[1\] alu.v(15) " "Inferred latch for \"tmp\[1\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818607 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[2\] alu.v(15) " "Inferred latch for \"tmp\[2\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818607 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[3\] alu.v(15) " "Inferred latch for \"tmp\[3\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818607 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[4\] alu.v(15) " "Inferred latch for \"tmp\[4\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818607 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[5\] alu.v(15) " "Inferred latch for \"tmp\[5\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818607 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[6\] alu.v(15) " "Inferred latch for \"tmp\[6\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818607 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[7\] alu.v(15) " "Inferred latch for \"tmp\[7\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818607 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[8\] alu.v(15) " "Inferred latch for \"tmp\[8\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818607 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[9\] alu.v(15) " "Inferred latch for \"tmp\[9\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818607 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[10\] alu.v(15) " "Inferred latch for \"tmp\[10\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818607 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[11\] alu.v(15) " "Inferred latch for \"tmp\[11\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818607 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[12\] alu.v(15) " "Inferred latch for \"tmp\[12\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818608 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[13\] alu.v(15) " "Inferred latch for \"tmp\[13\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818608 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[14\] alu.v(15) " "Inferred latch for \"tmp\[14\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818608 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[15\] alu.v(15) " "Inferred latch for \"tmp\[15\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818608 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[16\] alu.v(15) " "Inferred latch for \"tmp\[16\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818608 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[17\] alu.v(15) " "Inferred latch for \"tmp\[17\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818608 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[18\] alu.v(15) " "Inferred latch for \"tmp\[18\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818608 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[19\] alu.v(15) " "Inferred latch for \"tmp\[19\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818608 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[20\] alu.v(15) " "Inferred latch for \"tmp\[20\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818608 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[21\] alu.v(15) " "Inferred latch for \"tmp\[21\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818608 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[22\] alu.v(15) " "Inferred latch for \"tmp\[22\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818608 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[23\] alu.v(15) " "Inferred latch for \"tmp\[23\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818608 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[24\] alu.v(15) " "Inferred latch for \"tmp\[24\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818608 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[25\] alu.v(15) " "Inferred latch for \"tmp\[25\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818608 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[26\] alu.v(15) " "Inferred latch for \"tmp\[26\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818608 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[27\] alu.v(15) " "Inferred latch for \"tmp\[27\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818608 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[28\] alu.v(15) " "Inferred latch for \"tmp\[28\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818608 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[29\] alu.v(15) " "Inferred latch for \"tmp\[29\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818608 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[30\] alu.v(15) " "Inferred latch for \"tmp\[30\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818608 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[31\] alu.v(15) " "Inferred latch for \"tmp\[31\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818608 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[32\] alu.v(15) " "Inferred latch for \"tmp\[32\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818608 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[33\] alu.v(15) " "Inferred latch for \"tmp\[33\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818609 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[34\] alu.v(15) " "Inferred latch for \"tmp\[34\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818609 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[35\] alu.v(15) " "Inferred latch for \"tmp\[35\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818609 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[36\] alu.v(15) " "Inferred latch for \"tmp\[36\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818609 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[37\] alu.v(15) " "Inferred latch for \"tmp\[37\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818609 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[38\] alu.v(15) " "Inferred latch for \"tmp\[38\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818609 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[39\] alu.v(15) " "Inferred latch for \"tmp\[39\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818609 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[40\] alu.v(15) " "Inferred latch for \"tmp\[40\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818609 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[41\] alu.v(15) " "Inferred latch for \"tmp\[41\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818609 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[42\] alu.v(15) " "Inferred latch for \"tmp\[42\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818609 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[43\] alu.v(15) " "Inferred latch for \"tmp\[43\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818609 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[44\] alu.v(15) " "Inferred latch for \"tmp\[44\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818609 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[45\] alu.v(15) " "Inferred latch for \"tmp\[45\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818609 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[46\] alu.v(15) " "Inferred latch for \"tmp\[46\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818609 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[47\] alu.v(15) " "Inferred latch for \"tmp\[47\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818609 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[48\] alu.v(15) " "Inferred latch for \"tmp\[48\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818609 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[49\] alu.v(15) " "Inferred latch for \"tmp\[49\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818609 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[50\] alu.v(15) " "Inferred latch for \"tmp\[50\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818609 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[51\] alu.v(15) " "Inferred latch for \"tmp\[51\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818609 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[52\] alu.v(15) " "Inferred latch for \"tmp\[52\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818609 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[53\] alu.v(15) " "Inferred latch for \"tmp\[53\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818609 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[54\] alu.v(15) " "Inferred latch for \"tmp\[54\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818610 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[55\] alu.v(15) " "Inferred latch for \"tmp\[55\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818610 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[56\] alu.v(15) " "Inferred latch for \"tmp\[56\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818610 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[57\] alu.v(15) " "Inferred latch for \"tmp\[57\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818610 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[58\] alu.v(15) " "Inferred latch for \"tmp\[58\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818610 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[59\] alu.v(15) " "Inferred latch for \"tmp\[59\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818610 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[60\] alu.v(15) " "Inferred latch for \"tmp\[60\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818610 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[61\] alu.v(15) " "Inferred latch for \"tmp\[61\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818610 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[62\] alu.v(15) " "Inferred latch for \"tmp\[62\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818610 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[63\] alu.v(15) " "Inferred latch for \"tmp\[63\]\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818610 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow alu.v(15) " "Inferred latch for \"overflow\" at alu.v(15)" {  } { { "../src/alu.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/alu.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818610 "|ace-top|ace:inst|cpu:cpu|ex_stage:ex_stage|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_stage ace:inst\|cpu:cpu\|mem_stage:mem_stage " "Elaborating entity \"mem_stage\" for hierarchy \"ace:inst\|cpu:cpu\|mem_stage:mem_stage\"" {  } { { "../src/cpu.v" "mem_stage" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967818611 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_read_req_next mem_stage.v(108) " "Verilog HDL Always Construct warning at mem_stage.v(108): inferring latch(es) for variable \"mem_read_req_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818616 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_read_addr_next mem_stage.v(108) " "Verilog HDL Always Construct warning at mem_stage.v(108): inferring latch(es) for variable \"mem_read_addr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818616 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_write_req_next mem_stage.v(108) " "Verilog HDL Always Construct warning at mem_stage.v(108): inferring latch(es) for variable \"mem_write_req_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818616 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_write_addr_next mem_stage.v(108) " "Verilog HDL Always Construct warning at mem_stage.v(108): inferring latch(es) for variable \"mem_write_addr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818616 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_write_data_next mem_stage.v(108) " "Verilog HDL Always Construct warning at mem_stage.v(108): inferring latch(es) for variable \"mem_write_data_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818616 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[0\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[0\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818616 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[1\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[1\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818616 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[2\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[2\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818616 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[3\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[3\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818616 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[4\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[4\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818617 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[5\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[5\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818617 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[6\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[6\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818617 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[7\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[7\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818617 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[8\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[8\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818617 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[9\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[9\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818617 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[10\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[10\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818617 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[11\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[11\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818617 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[12\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[12\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818617 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[13\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[13\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818617 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[14\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[14\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818617 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[15\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[15\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818617 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[16\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[16\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818617 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[17\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[17\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818617 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[18\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[18\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818617 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[19\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[19\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818617 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[20\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[20\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818617 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[21\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[21\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818617 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[22\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[22\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818618 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[23\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[23\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818618 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[24\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[24\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818618 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[25\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[25\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818618 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[26\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[26\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818618 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[27\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[27\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818618 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[28\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[28\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818618 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[29\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[29\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818618 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[30\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[30\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818618 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data_next\[31\] mem_stage.v(108) " "Inferred latch for \"mem_write_data_next\[31\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818618 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[0\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[0\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818618 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[1\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[1\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818618 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[2\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[2\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818618 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[3\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[3\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818618 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[4\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[4\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818618 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[5\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[5\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818618 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[6\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[6\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818618 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[7\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[7\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818618 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[8\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[8\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818619 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[9\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[9\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818619 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[10\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[10\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818619 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[11\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[11\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818619 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[12\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[12\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818619 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[13\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[13\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818619 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[14\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[14\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818619 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[15\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[15\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818619 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[16\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[16\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818619 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[17\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[17\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818619 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[18\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[18\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818619 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[19\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[19\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818619 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[20\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[20\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818619 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[21\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[21\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818619 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[22\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[22\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818619 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[23\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[23\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818619 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[24\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[24\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818619 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[25\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[25\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818619 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[26\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[26\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818619 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[27\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[27\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818620 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[28\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[28\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818620 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[29\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[29\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818620 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[30\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[30\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818620 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_addr_next\[31\] mem_stage.v(108) " "Inferred latch for \"mem_write_addr_next\[31\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818620 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_req_next mem_stage.v(108) " "Inferred latch for \"mem_write_req_next\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818620 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[0\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[0\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818620 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[1\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[1\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818620 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[2\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[2\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818620 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[3\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[3\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818620 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[4\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[4\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818620 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[5\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[5\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818620 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[6\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[6\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818620 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[7\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[7\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818620 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[8\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[8\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818620 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[9\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[9\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818620 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[10\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[10\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818620 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[11\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[11\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818620 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[12\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[12\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818621 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[13\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[13\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818621 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[14\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[14\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818621 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[15\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[15\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818621 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[16\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[16\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818621 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[17\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[17\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818621 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[18\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[18\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818621 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[19\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[19\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818621 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[20\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[20\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818621 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[21\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[21\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818621 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[22\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[22\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818621 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[23\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[23\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818621 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[24\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[24\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818621 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[25\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[25\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818621 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[26\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[26\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818621 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[27\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[27\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818621 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[28\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[28\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818621 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[29\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[29\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818621 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[30\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[30\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818622 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_addr_next\[31\] mem_stage.v(108) " "Inferred latch for \"mem_read_addr_next\[31\]\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818622 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_req_next mem_stage.v(108) " "Inferred latch for \"mem_read_req_next\" at mem_stage.v(108)" {  } { { "../src/mem_stage.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/mem_stage.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818622 "|ace-top|ace:inst|cpu:cpu|mem_stage:mem_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_stage ace:inst\|cpu:cpu\|wb_stage:wb_stage " "Elaborating entity \"wb_stage\" for hierarchy \"ace:inst\|cpu:cpu\|wb_stage:wb_stage\"" {  } { { "../src/cpu.v" "wb_stage" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967818623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_ctrl ace:inst\|io_ctrl:io_ctrl " "Elaborating entity \"io_ctrl\" for hierarchy \"ace:inst\|io_ctrl:io_ctrl\"" {  } { { "../src/ace.v" "io_ctrl" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967818625 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "io_ctrl.v(129) " "Verilog HDL Case Statement warning at io_ctrl.v(129): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 129 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1464967818630 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "io_ctrl.v(158) " "Verilog HDL Case Statement warning at io_ctrl.v(158): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 158 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1464967818630 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledr_next io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"ledr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818630 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledg_next io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"ledg_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818630 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_next io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"addr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818630 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_next io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"wr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818630 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "word io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"word\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818630 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "real_addr io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"real_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818630 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memwr_buffer io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"memwr_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1464967818630 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex0 io_ctrl.v(36) " "Output port \"hex0\" at io_ctrl.v(36) has no driver" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464967818630 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex1 io_ctrl.v(37) " "Output port \"hex1\" at io_ctrl.v(37) has no driver" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464967818630 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex2 io_ctrl.v(38) " "Output port \"hex2\" at io_ctrl.v(38) has no driver" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464967818630 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex3 io_ctrl.v(39) " "Output port \"hex3\" at io_ctrl.v(39) has no driver" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464967818630 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex4 io_ctrl.v(40) " "Output port \"hex4\" at io_ctrl.v(40) has no driver" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464967818630 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex5 io_ctrl.v(41) " "Output port \"hex5\" at io_ctrl.v(41) has no driver" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464967818631 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex6 io_ctrl.v(42) " "Output port \"hex6\" at io_ctrl.v(42) has no driver" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464967818631 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex7 io_ctrl.v(43) " "Output port \"hex7\" at io_ctrl.v(43) has no driver" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464967818631 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[0\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818631 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[1\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818631 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[2\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818631 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[3\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818631 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[4\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818631 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[5\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818631 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[6\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818631 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[7\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818631 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[8\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818631 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[9\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818631 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[10\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818631 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[11\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818631 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[12\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818631 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[13\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818631 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[14\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818631 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[15\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818631 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[0\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818632 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[1\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818632 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[2\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818632 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[3\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818632 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[4\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818632 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[5\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818632 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[6\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818632 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[7\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818632 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[8\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818632 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[9\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818632 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[10\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818632 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[11\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818632 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[12\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818632 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[13\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818632 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[14\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818632 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[15\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818632 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[16\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[16\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818632 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[17\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[17\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818632 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[18\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[18\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818633 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[19\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[19\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818633 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[0\] io_ctrl.v(114) " "Inferred latch for \"word\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818633 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[1\] io_ctrl.v(114) " "Inferred latch for \"word\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818633 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[2\] io_ctrl.v(114) " "Inferred latch for \"word\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818633 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[3\] io_ctrl.v(114) " "Inferred latch for \"word\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818633 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[4\] io_ctrl.v(114) " "Inferred latch for \"word\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818633 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[5\] io_ctrl.v(114) " "Inferred latch for \"word\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818633 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[6\] io_ctrl.v(114) " "Inferred latch for \"word\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818633 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[7\] io_ctrl.v(114) " "Inferred latch for \"word\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818633 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[8\] io_ctrl.v(114) " "Inferred latch for \"word\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818633 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[9\] io_ctrl.v(114) " "Inferred latch for \"word\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818633 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[10\] io_ctrl.v(114) " "Inferred latch for \"word\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818633 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[11\] io_ctrl.v(114) " "Inferred latch for \"word\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818633 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[12\] io_ctrl.v(114) " "Inferred latch for \"word\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818633 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[13\] io_ctrl.v(114) " "Inferred latch for \"word\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818633 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[14\] io_ctrl.v(114) " "Inferred latch for \"word\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818633 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[15\] io_ctrl.v(114) " "Inferred latch for \"word\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818633 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[16\] io_ctrl.v(114) " "Inferred latch for \"word\[16\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818633 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[17\] io_ctrl.v(114) " "Inferred latch for \"word\[17\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818634 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[18\] io_ctrl.v(114) " "Inferred latch for \"word\[18\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818634 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[19\] io_ctrl.v(114) " "Inferred latch for \"word\[19\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818634 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[20\] io_ctrl.v(114) " "Inferred latch for \"word\[20\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818634 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[21\] io_ctrl.v(114) " "Inferred latch for \"word\[21\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818634 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[22\] io_ctrl.v(114) " "Inferred latch for \"word\[22\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818634 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[23\] io_ctrl.v(114) " "Inferred latch for \"word\[23\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818634 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[24\] io_ctrl.v(114) " "Inferred latch for \"word\[24\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818634 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[25\] io_ctrl.v(114) " "Inferred latch for \"word\[25\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818634 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[26\] io_ctrl.v(114) " "Inferred latch for \"word\[26\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818634 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[27\] io_ctrl.v(114) " "Inferred latch for \"word\[27\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818634 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[28\] io_ctrl.v(114) " "Inferred latch for \"word\[28\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818634 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[29\] io_ctrl.v(114) " "Inferred latch for \"word\[29\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818634 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[30\] io_ctrl.v(114) " "Inferred latch for \"word\[30\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818634 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[31\] io_ctrl.v(114) " "Inferred latch for \"word\[31\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818634 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[0\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818634 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[1\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818634 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[2\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818634 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[3\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818635 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[4\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818635 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[5\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818635 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[6\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818635 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[7\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818635 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[8\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818635 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[9\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818635 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[10\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818635 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[11\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818635 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[12\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818635 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[13\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818635 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[14\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818635 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[15\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818635 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[0\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818635 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[1\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818635 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[2\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818635 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[3\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818635 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[4\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818635 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[5\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818635 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[6\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818636 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[7\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818636 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[8\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818636 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[9\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818636 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[10\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818636 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[11\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818636 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[12\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818636 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[13\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818636 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[14\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818636 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[15\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818636 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[16\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[16\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818636 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[17\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[17\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818636 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[18\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[18\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818636 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[19\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[19\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818636 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[0\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818636 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[1\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818636 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[2\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818636 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[3\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818636 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[4\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818636 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[5\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818637 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[6\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818637 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[7\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818637 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[8\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818637 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[0\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818637 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[1\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818637 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[2\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818637 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[3\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818637 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[4\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818637 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[5\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818637 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[6\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818637 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[7\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818637 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[8\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818637 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[9\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818637 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[10\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818637 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[11\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818637 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[12\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818637 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[13\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818637 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[14\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818638 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[15\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818638 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[16\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[16\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818638 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[17\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[17\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464967818638 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ace:inst\|cpu:cpu\|id_stage_instr_top\[16\] " "Net \"ace:inst\|cpu:cpu\|id_stage_instr_top\[16\]\" is missing source, defaulting to GND" {  } { { "../src/cpu.v" "id_stage_instr_top\[16\]" { Text "/home/cabul/Documents/miri/pd/ace/src/cpu.v" 153 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1464967818895 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1464967818895 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[0\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[0\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1464967819166 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[1\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[1\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1464967819166 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[2\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[2\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1464967819166 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[3\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[3\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1464967819166 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[4\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[4\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1464967819166 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[5\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[5\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1464967819166 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[6\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[6\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1464967819166 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[7\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[7\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1464967819166 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[8\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[8\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1464967819166 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[9\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[9\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1464967819166 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[10\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[10\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1464967819166 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[11\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[11\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1464967819166 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[12\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[12\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1464967819166 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[13\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[13\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1464967819166 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[14\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[14\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1464967819166 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[15\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[15\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1464967819166 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1464967819166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[0\]~0 " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[0\]~0\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819217 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[1\]~1 " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[1\]~1\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819217 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[2\]~2 " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[2\]~2\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[3\]~3 " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[3\]~3\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[4\]~4 " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[4\]~4\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[5\]~5 " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[5\]~5\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[6\]~6 " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[6\]~6\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[7\]~7 " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[7\]~7\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[8\]~8 " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[8\]~8\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[9\]~9 " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[9\]~9\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[10\]~10 " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[10\]~10\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[11\]~11 " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[11\]~11\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[12\]~12 " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[12\]~12\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[13\]~13 " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[13\]~13\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[14\]~14 " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[14\]~14\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[15\]~15 " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[15\]~15\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[0\] " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|addr_next\[0\]\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[1\] " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|addr_next\[1\]\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[2\] " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|addr_next\[2\]\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[3\] " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|addr_next\[3\]\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[4\] " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|addr_next\[4\]\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[5\] " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|addr_next\[5\]\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[6\] " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|addr_next\[6\]\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[7\] " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|addr_next\[7\]\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[8\] " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|addr_next\[8\]\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[9\] " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|addr_next\[9\]\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[10\] " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|addr_next\[10\]\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[11\] " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|addr_next\[11\]\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[12\] " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|addr_next\[12\]\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[13\] " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|addr_next\[13\]\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819219 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[14\] " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|addr_next\[14\]\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[15\] " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|addr_next\[15\]\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[16\] " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|addr_next\[16\]\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[17\] " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|addr_next\[17\]\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[18\] " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|addr_next\[18\]\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[19\] " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|addr_next\[19\]\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[1\]~1 " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[1\]~1\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819225 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[2\]~2 " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[2\]~2\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819225 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[3\]~3 " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[3\]~3\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819225 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[4\]~4 " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[4\]~4\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819225 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[5\]~5 " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[5\]~5\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819225 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[6\]~6 " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[6\]~6\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[7\]~7 " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[7\]~7\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[8\]~8 " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[8\]~8\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[9\]~9 " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[9\]~9\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[10\]~10 " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[10\]~10\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[11\]~11 " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[11\]~11\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[12\]~12 " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[12\]~12\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[13\]~13 " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[13\]~13\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[14\]~14 " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[14\]~14\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[15\]~15 " "LATCH primitive \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[15\]~15\" is permanently disabled" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 114 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1464967819226 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1464967819421 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 92 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1464967819436 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1464967819436 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[15\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[15\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819452 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[14\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[14\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819452 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[13\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[13\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819452 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[12\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[12\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819452 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[11\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[11\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819452 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[10\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[10\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819452 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[9\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[9\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819452 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[8\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[8\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819452 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[7\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[7\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819452 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[6\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[6\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819452 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[5\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[5\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819452 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[4\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[4\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819452 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[3\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[3\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819452 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[2\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[2\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819452 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[1\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[1\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819452 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[0\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[0\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819452 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Quartus II" 0 -1 1464967819452 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sram_we_n VCC " "Pin \"sram_we_n\" is stuck at VCC" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 280 752 928 296 "sram_we_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|sram_we_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_oe_n VCC " "Pin \"sram_oe_n\" is stuck at VCC" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 296 752 928 312 "sram_oe_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|sram_oe_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ub_n GND " "Pin \"sram_ub_n\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 312 752 928 328 "sram_ub_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|sram_ub_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_lb_n GND " "Pin \"sram_lb_n\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 328 752 928 344 "sram_lb_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|sram_lb_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ce_n GND " "Pin \"sram_ce_n\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 344 752 928 360 "sram_ce_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|sram_ce_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[6\] GND " "Pin \"hex0\[6\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 360 752 928 376 "hex0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[5\] GND " "Pin \"hex0\[5\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 360 752 928 376 "hex0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[4\] GND " "Pin \"hex0\[4\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 360 752 928 376 "hex0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[3\] GND " "Pin \"hex0\[3\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 360 752 928 376 "hex0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[2\] GND " "Pin \"hex0\[2\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 360 752 928 376 "hex0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[1\] GND " "Pin \"hex0\[1\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 360 752 928 376 "hex0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[0\] GND " "Pin \"hex0\[0\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 360 752 928 376 "hex0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[6\] GND " "Pin \"hex1\[6\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 376 752 928 392 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[5\] GND " "Pin \"hex1\[5\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 376 752 928 392 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[4\] GND " "Pin \"hex1\[4\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 376 752 928 392 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[3\] GND " "Pin \"hex1\[3\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 376 752 928 392 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[2\] GND " "Pin \"hex1\[2\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 376 752 928 392 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[1\] GND " "Pin \"hex1\[1\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 376 752 928 392 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[0\] GND " "Pin \"hex1\[0\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 376 752 928 392 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[6\] GND " "Pin \"hex2\[6\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 392 752 928 408 "hex2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[5\] GND " "Pin \"hex2\[5\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 392 752 928 408 "hex2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[4\] GND " "Pin \"hex2\[4\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 392 752 928 408 "hex2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[3\] GND " "Pin \"hex2\[3\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 392 752 928 408 "hex2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[2\] GND " "Pin \"hex2\[2\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 392 752 928 408 "hex2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[1\] GND " "Pin \"hex2\[1\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 392 752 928 408 "hex2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[0\] GND " "Pin \"hex2\[0\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 392 752 928 408 "hex2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[6\] GND " "Pin \"hex3\[6\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 408 752 928 424 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[5\] GND " "Pin \"hex3\[5\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 408 752 928 424 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] GND " "Pin \"hex3\[4\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 408 752 928 424 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[3\] GND " "Pin \"hex3\[3\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 408 752 928 424 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[2\] GND " "Pin \"hex3\[2\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 408 752 928 424 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] GND " "Pin \"hex3\[1\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 408 752 928 424 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] GND " "Pin \"hex3\[0\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 408 752 928 424 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[6\] GND " "Pin \"hex4\[6\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 424 752 928 440 "hex4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[5\] GND " "Pin \"hex4\[5\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 424 752 928 440 "hex4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[4\] GND " "Pin \"hex4\[4\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 424 752 928 440 "hex4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[3\] GND " "Pin \"hex4\[3\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 424 752 928 440 "hex4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[2\] GND " "Pin \"hex4\[2\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 424 752 928 440 "hex4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[1\] GND " "Pin \"hex4\[1\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 424 752 928 440 "hex4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[0\] GND " "Pin \"hex4\[0\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 424 752 928 440 "hex4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[6\] GND " "Pin \"hex5\[6\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 440 752 928 456 "hex5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[5\] GND " "Pin \"hex5\[5\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 440 752 928 456 "hex5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[4\] GND " "Pin \"hex5\[4\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 440 752 928 456 "hex5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[3\] GND " "Pin \"hex5\[3\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 440 752 928 456 "hex5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[2\] GND " "Pin \"hex5\[2\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 440 752 928 456 "hex5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[1\] GND " "Pin \"hex5\[1\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 440 752 928 456 "hex5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[0\] GND " "Pin \"hex5\[0\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 440 752 928 456 "hex5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[6\] GND " "Pin \"hex6\[6\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 456 752 928 472 "hex6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[5\] GND " "Pin \"hex6\[5\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 456 752 928 472 "hex6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[4\] GND " "Pin \"hex6\[4\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 456 752 928 472 "hex6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[3\] GND " "Pin \"hex6\[3\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 456 752 928 472 "hex6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[2\] GND " "Pin \"hex6\[2\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 456 752 928 472 "hex6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[1\] GND " "Pin \"hex6\[1\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 456 752 928 472 "hex6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex6\[0\] GND " "Pin \"hex6\[0\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 456 752 928 472 "hex6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[6\] GND " "Pin \"hex7\[6\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 472 752 928 488 "hex7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[5\] GND " "Pin \"hex7\[5\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 472 752 928 488 "hex7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[4\] GND " "Pin \"hex7\[4\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 472 752 928 488 "hex7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[3\] GND " "Pin \"hex7\[3\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 472 752 928 488 "hex7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[2\] GND " "Pin \"hex7\[2\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 472 752 928 488 "hex7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[1\] GND " "Pin \"hex7\[1\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 472 752 928 488 "hex7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex7\[0\] GND " "Pin \"hex7\[0\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 472 752 928 488 "hex7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|hex7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[8\] GND " "Pin \"ledg\[8\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 504 752 928 520 "ledg\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|ledg[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[7\] GND " "Pin \"ledg\[7\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 504 752 928 520 "ledg\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|ledg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[6\] GND " "Pin \"ledg\[6\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 504 752 928 520 "ledg\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|ledg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[5\] GND " "Pin \"ledg\[5\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 504 752 928 520 "ledg\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|ledg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[4\] GND " "Pin \"ledg\[4\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 504 752 928 520 "ledg\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|ledg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[3\] GND " "Pin \"ledg\[3\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 504 752 928 520 "ledg\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|ledg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[2\] GND " "Pin \"ledg\[2\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 504 752 928 520 "ledg\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|ledg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[17\] GND " "Pin \"ledr\[17\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|ledr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[16\] GND " "Pin \"ledr\[16\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|ledr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[15\] GND " "Pin \"ledr\[15\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|ledr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[14\] GND " "Pin \"ledr\[14\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|ledr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[13\] GND " "Pin \"ledr\[13\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|ledr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[12\] GND " "Pin \"ledr\[12\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|ledr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[11\] GND " "Pin \"ledr\[11\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|ledr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[10\] GND " "Pin \"ledr\[10\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|ledr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[9\] GND " "Pin \"ledr\[9\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|ledr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[8\] GND " "Pin \"ledr\[8\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|ledr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[7\] GND " "Pin \"ledr\[7\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|ledr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[6\] GND " "Pin \"ledr\[6\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|ledr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[5\] GND " "Pin \"ledr\[5\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|ledr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[4\] GND " "Pin \"ledr\[4\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|ledr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[3\] GND " "Pin \"ledr\[3\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|ledr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[2\] GND " "Pin \"ledr\[2\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|ledr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[1\] GND " "Pin \"ledr\[1\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|ledr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[0\] GND " "Pin \"ledr\[0\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|ledr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[19\] GND " "Pin \"sram_addr\[19\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 248 752 931 264 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|sram_addr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[18\] GND " "Pin \"sram_addr\[18\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 248 752 931 264 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|sram_addr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[17\] GND " "Pin \"sram_addr\[17\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 248 752 931 264 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|sram_addr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[16\] GND " "Pin \"sram_addr\[16\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 248 752 931 264 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|sram_addr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[15\] GND " "Pin \"sram_addr\[15\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 248 752 931 264 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|sram_addr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[14\] GND " "Pin \"sram_addr\[14\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 248 752 931 264 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|sram_addr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[13\] GND " "Pin \"sram_addr\[13\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 248 752 931 264 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|sram_addr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[12\] GND " "Pin \"sram_addr\[12\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 248 752 931 264 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|sram_addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[11\] GND " "Pin \"sram_addr\[11\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 248 752 931 264 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|sram_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[10\] GND " "Pin \"sram_addr\[10\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 248 752 931 264 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|sram_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[9\] GND " "Pin \"sram_addr\[9\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 248 752 931 264 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|sram_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[8\] GND " "Pin \"sram_addr\[8\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 248 752 931 264 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|sram_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[7\] GND " "Pin \"sram_addr\[7\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 248 752 931 264 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|sram_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[6\] GND " "Pin \"sram_addr\[6\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 248 752 931 264 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|sram_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[5\] GND " "Pin \"sram_addr\[5\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 248 752 931 264 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|sram_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[4\] GND " "Pin \"sram_addr\[4\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 248 752 931 264 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|sram_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[3\] GND " "Pin \"sram_addr\[3\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 248 752 931 264 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|sram_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[2\] GND " "Pin \"sram_addr\[2\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 248 752 931 264 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|sram_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[1\] GND " "Pin \"sram_addr\[1\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 248 752 931 264 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|sram_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[0\] GND " "Pin \"sram_addr\[0\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 248 752 931 264 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967819454 "|ace-top|sram_addr[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1464967819454 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1464967819566 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1160 " "1160 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1464967819690 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/cabul/Documents/miri/pd/ace/project/output_files/ace-synth.map.smsg " "Generated suppressed messages file /home/cabul/Documents/miri/pd/ace/project/output_files/ace-synth.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1464967819770 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1464967819885 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819885 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 280 376 544 296 "key" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819977 "|ace-top|key[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 280 376 544 296 "key" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819977 "|ace-top|key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 280 376 544 296 "key" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819977 "|ace-top|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[17\] " "No output dependent on input pin \"sw\[17\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819977 "|ace-top|sw[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[16\] " "No output dependent on input pin \"sw\[16\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819977 "|ace-top|sw[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[15\] " "No output dependent on input pin \"sw\[15\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819977 "|ace-top|sw[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[14\] " "No output dependent on input pin \"sw\[14\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819977 "|ace-top|sw[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[13\] " "No output dependent on input pin \"sw\[13\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819977 "|ace-top|sw[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[12\] " "No output dependent on input pin \"sw\[12\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819977 "|ace-top|sw[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[11\] " "No output dependent on input pin \"sw\[11\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819977 "|ace-top|sw[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[10\] " "No output dependent on input pin \"sw\[10\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819977 "|ace-top|sw[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819977 "|ace-top|sw[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819977 "|ace-top|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819977 "|ace-top|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819977 "|ace-top|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819977 "|ace-top|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819977 "|ace-top|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819977 "|ace-top|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819977 "|ace-top|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819977 "|ace-top|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967819977 "|ace-top|sw[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1464967819977 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "222 " "Implemented 222 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1464967819978 ""} { "Info" "ICUT_CUT_TM_OPINS" "108 " "Implemented 108 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1464967819978 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1464967819978 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1464967819978 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1464967819978 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 315 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 315 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464967820006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun  3 17:30:20 2016 " "Processing ended: Fri Jun  3 17:30:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464967820006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464967820006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464967820006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464967820006 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464967821680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464967821681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun  3 17:30:21 2016 " "Processing started: Fri Jun  3 17:30:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464967821681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1464967821681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ace-synth -c ace-synth " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ace-synth -c ace-synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1464967821682 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1464967821710 ""}
{ "Info" "0" "" "Project  = ace-synth" {  } {  } 0 0 "Project  = ace-synth" 0 0 "Fitter" 0 0 1464967821712 ""}
{ "Info" "0" "" "Revision = ace-synth" {  } {  } 0 0 "Revision = ace-synth" 0 0 "Fitter" 0 0 1464967821712 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1464967821776 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ace-synth EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"ace-synth\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1464967821780 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1464967821818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1464967821820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1464967821820 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1464967822092 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1464967822103 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1464967822654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1464967822654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1464967822654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1464967822654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1464967822654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1464967822654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1464967822654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1464967822654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1464967822654 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1464967822654 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 509 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464967822663 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 511 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464967822663 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 513 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464967822663 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 515 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464967822663 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 517 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464967822663 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1464967822663 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1464967822668 ""}
{ "Info" "ISTA_SDC_FOUND" "ace-synth.out.sdc " "Reading SDC File: 'ace-synth.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1464967824320 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|clock_delay:clock_delay\|clk_new " "Node: ace:inst\|clock_delay:clock_delay\|clk_new was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1464967824327 "|ace-top|ace:inst|clock_delay:clock_delay|clk_new"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1464967824329 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1464967824329 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1464967824329 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1464967824329 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1464967824329 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          CLK " "  20.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1464967824329 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1464967824329 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464967824341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|clock_delay:clock_delay\|clk_new " "Destination node ace:inst\|clock_delay:clock_delay\|clk_new" {  } { { "../src/clock_delay.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/clock_delay.v" 4 -1 0 } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|clock_delay:clock_delay|clk_new } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464967824341 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1464967824341 ""}  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 248 376 544 264 "clock_50" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 504 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464967824341 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|clock_delay:clock_delay\|clk_new  " "Automatically promoted node ace:inst\|clock_delay:clock_delay\|clk_new " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464967824342 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|clock_delay:clock_delay\|clk_new~0 " "Destination node ace:inst\|clock_delay:clock_delay\|clk_new~0" {  } { { "../src/clock_delay.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/clock_delay.v" 4 -1 0 } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|clock_delay:clock_delay|clk_new~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464967824342 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ledg\[0\]~output " "Destination node ledg\[0\]~output" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 504 752 928 520 "ledg" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ledg[0]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 448 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464967824342 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1464967824342 ""}  } { { "../src/clock_delay.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/clock_delay.v" 4 -1 0 } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|clock_delay:clock_delay|clk_new } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464967824342 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|ledg\[1\]  " "Automatically promoted node ace:inst\|ledg\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464967824342 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ledg\[1\]~output " "Destination node ledg\[1\]~output" {  } { { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 504 752 928 520 "ledg" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ledg[1]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 447 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464967824342 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1464967824342 ""}  } { { "../src/ace.v" "" { Text "/home/cabul/Documents/miri/pd/ace/src/ace.v" 29 -1 0 } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|ledg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464967824342 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1464967824768 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1464967824769 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1464967824769 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1464967824770 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1464967824772 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1464967824772 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1464967824772 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1464967824773 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1464967825177 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1464967825178 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1464967825178 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464967825266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1464967830241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464967830520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1464967830534 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1464967831430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464967831430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1464967831966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y37 X10_Y48 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y37 to location X10_Y48" {  } { { "loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y37 to location X10_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y37 to location X10_Y48"} 0 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1464967835321 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1464967835321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464967835597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1464967835599 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1464967835599 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1464967835599 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1464967835622 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1464967835686 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1464967836241 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1464967836298 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1464967836844 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464967837309 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "17 Cyclone IV E " "17 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[15\] 3.3-V LVTTL AG3 " "Pin sram_dq\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[15] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[15\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1464967837939 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[14\] 3.3-V LVTTL AF3 " "Pin sram_dq\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[14] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[14\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1464967837939 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[13\] 3.3-V LVTTL AE4 " "Pin sram_dq\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[13] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[13\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1464967837939 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[12\] 3.3-V LVTTL AE3 " "Pin sram_dq\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[12] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[12\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1464967837939 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[11\] 3.3-V LVTTL AE1 " "Pin sram_dq\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[11] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[11\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1464967837939 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[10\] 3.3-V LVTTL AE2 " "Pin sram_dq\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[10] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[10\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1464967837939 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[9\] 3.3-V LVTTL AD2 " "Pin sram_dq\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[9] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[9\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1464967837939 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[8\] 3.3-V LVTTL AD1 " "Pin sram_dq\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[8] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[8\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1464967837939 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[7\] 3.3-V LVTTL AF7 " "Pin sram_dq\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[7] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[7\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1464967837939 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[6\] 3.3-V LVTTL AH6 " "Pin sram_dq\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[6] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[6\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1464967837939 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[5\] 3.3-V LVTTL AG6 " "Pin sram_dq\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[5] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[5\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1464967837939 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[4\] 3.3-V LVTTL AF6 " "Pin sram_dq\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[4] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[4\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1464967837939 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[3\] 3.3-V LVTTL AH4 " "Pin sram_dq\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[3] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[3\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1464967837939 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[2\] 3.3-V LVTTL AG4 " "Pin sram_dq\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[2] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[2\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1464967837939 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[1\] 3.3-V LVTTL AF4 " "Pin sram_dq\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[1] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[1\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1464967837939 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[0\] 3.3-V LVTTL AH3 " "Pin sram_dq\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[0] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[0\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1464967837939 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock_50 3.3-V LVTTL Y2 " "Pin clock_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { clock_50 } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "clock_50" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 248 376 544 264 "clock_50" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1464967837939 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1464967837939 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[15\] a permanently disabled " "Pin sram_dq\[15\] has a permanently disabled output enable" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[15] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[15\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464967837941 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[14\] a permanently disabled " "Pin sram_dq\[14\] has a permanently disabled output enable" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[14] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[14\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464967837941 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[13\] a permanently disabled " "Pin sram_dq\[13\] has a permanently disabled output enable" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[13] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[13\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464967837941 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[12\] a permanently disabled " "Pin sram_dq\[12\] has a permanently disabled output enable" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[12] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[12\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464967837941 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[11\] a permanently disabled " "Pin sram_dq\[11\] has a permanently disabled output enable" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[11] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[11\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464967837941 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[10\] a permanently disabled " "Pin sram_dq\[10\] has a permanently disabled output enable" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[10] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[10\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464967837941 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[9\] a permanently disabled " "Pin sram_dq\[9\] has a permanently disabled output enable" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[9] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[9\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464967837941 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[8\] a permanently disabled " "Pin sram_dq\[8\] has a permanently disabled output enable" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[8] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[8\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464967837941 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[7\] a permanently disabled " "Pin sram_dq\[7\] has a permanently disabled output enable" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[7] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[7\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464967837941 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[6\] a permanently disabled " "Pin sram_dq\[6\] has a permanently disabled output enable" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[6] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[6\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464967837941 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[5\] a permanently disabled " "Pin sram_dq\[5\] has a permanently disabled output enable" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[5] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[5\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464967837941 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[4\] a permanently disabled " "Pin sram_dq\[4\] has a permanently disabled output enable" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[4] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[4\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464967837941 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[3\] a permanently disabled " "Pin sram_dq\[3\] has a permanently disabled output enable" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[3] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[3\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464967837941 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[2\] a permanently disabled " "Pin sram_dq\[2\] has a permanently disabled output enable" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[2] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[2\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464967837941 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[1\] a permanently disabled " "Pin sram_dq\[1\] has a permanently disabled output enable" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[1] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[1\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464967837941 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[0\] a permanently disabled " "Pin sram_dq\[0\] has a permanently disabled output enable" {  } { { "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/cabul/opt/altera/quartus/linux/pin_planner.ppl" { sram_dq[0] } } } { "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/cabul/opt/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[0\]" } } } } { "ace-top.bdf" "" { Schematic "/home/cabul/Documents/miri/pd/ace/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/cabul/opt/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/cabul/Documents/miri/pd/ace/project/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1464967837941 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1464967837941 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/cabul/Documents/miri/pd/ace/project/output_files/ace-synth.fit.smsg " "Generated suppressed messages file /home/cabul/Documents/miri/pd/ace/project/output_files/ace-synth.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1464967838085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "648 " "Peak virtual memory: 648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464967838377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun  3 17:30:38 2016 " "Processing ended: Fri Jun  3 17:30:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464967838377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464967838377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464967838377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1464967838377 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1464967839992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464967839993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun  3 17:30:39 2016 " "Processing started: Fri Jun  3 17:30:39 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464967839993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1464967839993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ace-synth -c ace-synth " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ace-synth -c ace-synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1464967839994 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1464967843944 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1464967844075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464967845508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun  3 17:30:45 2016 " "Processing ended: Fri Jun  3 17:30:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464967845508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464967845508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464967845508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1464967845508 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1464967845583 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1464967846917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464967846917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun  3 17:30:46 2016 " "Processing started: Fri Jun  3 17:30:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464967846917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464967846917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ace-synth -c ace-synth " "Command: quartus_sta ace-synth -c ace-synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464967846918 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1464967846946 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1464967847115 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1464967847116 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1464967847168 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1464967847168 ""}
{ "Info" "ISTA_SDC_FOUND" "ace-synth.out.sdc " "Reading SDC File: 'ace-synth.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1464967847530 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|clock_delay:clock_delay\|clk_new " "Node: ace:inst\|clock_delay:clock_delay\|clk_new was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1464967847534 "|ace-top|ace:inst|clock_delay:clock_delay|clk_new"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1464967848003 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1464967848003 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1464967848004 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1464967848018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.238 " "Worst-case setup slack is 15.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464967848025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464967848025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.238         0.000 CLK  " "   15.238         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464967848025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464967848025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.440 " "Worst-case hold slack is 0.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464967848027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464967848027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440         0.000 CLK  " "    0.440         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464967848027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464967848027 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1464967848027 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1464967848028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.645 " "Worst-case minimum pulse width slack is 9.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464967848029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464967848029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.645         0.000 CLK  " "    9.645         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464967848029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464967848029 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1464967848055 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1464967848085 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1464967848767 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|clock_delay:clock_delay\|clk_new " "Node: ace:inst\|clock_delay:clock_delay\|clk_new was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1464967848800 "|ace-top|ace:inst|clock_delay:clock_delay|clk_new"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1464967848801 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1464967848801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.718 " "Worst-case setup slack is 15.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464967848804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464967848804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.718         0.000 CLK  " "   15.718         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464967848804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464967848804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464967848806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464967848806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387         0.000 CLK  " "    0.387         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464967848806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464967848806 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1464967848808 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1464967848809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.636 " "Worst-case minimum pulse width slack is 9.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464967848810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464967848810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.636         0.000 CLK  " "    9.636         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464967848810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464967848810 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1464967848837 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ace:inst\|clock_delay:clock_delay\|clk_new " "Node: ace:inst\|clock_delay:clock_delay\|clk_new was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1464967849052 "|ace-top|ace:inst|clock_delay:clock_delay|clk_new"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1464967849053 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1464967849053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.596 " "Worst-case setup slack is 17.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464967849056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464967849056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.596         0.000 CLK  " "   17.596         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464967849056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464967849056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.201 " "Worst-case hold slack is 0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464967849058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464967849058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201         0.000 CLK  " "    0.201         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464967849058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464967849058 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1464967849060 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1464967849062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.267 " "Worst-case minimum pulse width slack is 9.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464967849064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464967849064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.267         0.000 CLK  " "    9.267         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464967849064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464967849064 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1464967849582 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1464967849583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 10 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464967849652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun  3 17:30:49 2016 " "Processing ended: Fri Jun  3 17:30:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464967849652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464967849652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464967849652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464967849652 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464967851648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464967851649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun  3 17:30:51 2016 " "Processing started: Fri Jun  3 17:30:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464967851649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464967851649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ace-synth -c ace-synth " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ace-synth -c ace-synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464967851650 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ace-synth.vo /home/cabul/Documents/miri/pd/ace/project/simulation/modelsim/ simulation " "Generated file ace-synth.vo in folder \"/home/cabul/Documents/miri/pd/ace/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1464967851993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "318 " "Peak virtual memory: 318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464967852042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun  3 17:30:52 2016 " "Processing ended: Fri Jun  3 17:30:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464967852042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464967852042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464967852042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464967852042 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 333 s " "Quartus II Full Compilation was successful. 0 errors, 333 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464967852148 ""}
