
**** 01/20/22 23:01:54 ******** PSpice 9.2.3 (Jan 2002) ******* ID# 251265024 

 ** Profile: "SCHEMATIC1-Lab1_1.10"  [ D:\KMITL\year1\term2\Circuit&Electronics\Lab1\lab1_1.9-schematic1-lab1_1.10.sim ] 


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "lab1_1.9-schematic1-lab1_1.10.sim.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Local Libraries :
* From [PSPICE NETLIST] section of C:\Cadence\Orcad_9.2.3\tools\PSpice\PSpice.ini file:
.lib "nom.lib" 

*Analysis directives: 
.TRAN  0 10ms 0 0.1m 
.PROBE V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC ".\lab1_1.9-SCHEMATIC1.net" 



**** INCLUDING lab1_1.9-SCHEMATIC1.net ****
* source LAB1_1.9
U_DSTM1         STIM(1,1)
+ $G_DPWR $G_DGND
+ DATA 
+ IO_STM
+ IO_LEVEL=0
+  LABEL = STARTLOOP  
+ +0US 0  
+ +100US 1  
+ +100US 0 
+ +100US 1  
+ +100US 0  
+ +100US 1  
+ +100US 0  
+ +100US 1  
+ +100US 0  
+ +0US GOTO STARTLOOP 100 TIMES  
X_U2A         DATA NRZ $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
R_R1         NRZ N01454  1k  
V_V1         N01454 0 5Vdc

**** RESUMING lab1_1.9-schematic1-lab1_1.10.sim.cir ****
.END


**** Generated AtoD and DtoA Interfaces ****

*
* Analog/Digital interface for node NRZ
*
* Moving X_U2A.U1:OUT1 from analog node NRZ to new digital node NRZ$DtoA
X$NRZ_DtoA1
+ NRZ$DtoA
+ NRZ
+ $G_DPWR
+ $G_DGND
+ DtoA_STD
+       PARAMS: DRVH=  96.4   DRVL= 104    CAPACITANCE=   0     
*
* Analog/Digital interface power supply subcircuits
*
X$DIGIFPWR 0 DIGIFPWR


**** 01/20/22 23:01:54 ******** PSpice 9.2.3 (Jan 2002) ******* ID# 251265024 

 ** Profile: "SCHEMATIC1-Lab1_1.10"  [ D:\KMITL\year1\term2\Circuit&Electronics\Lab1\lab1_1.9-schematic1-lab1_1.10.sim ] 


 ****     Digital Input MODEL PARAMETERS


******************************************************************************




               DIN74           
      S0NAME 0               
       S0TSW    3.500000E-09 
       S0RLO    7.13         
       S0RHI  389            
      S1NAME 1               
       S1TSW    5.500000E-09 
       S1RLO  467            
       S1RHI  200            
      S2NAME X               
       S2TSW    3.500000E-09 
       S2RLO   42.9          
       S2RHI  116            
      S3NAME R               
       S3TSW    3.500000E-09 
       S3RLO   42.9          
       S3RHI  116            
      S4NAME F               
       S4TSW    3.500000E-09 
       S4RLO   42.9          
       S4RHI  116            
      S5NAME Z               
       S5TSW    3.500000E-09 
       S5RLO  200.000000E+03 
       S5RHI  200.000000E+03 


**** 01/20/22 23:01:54 ******** PSpice 9.2.3 (Jan 2002) ******* ID# 251265024 

 ** Profile: "SCHEMATIC1-Lab1_1.10"  [ D:\KMITL\year1\term2\Circuit&Electronics\Lab1\lab1_1.9-schematic1-lab1_1.10.sim ] 


 ****     Digital Gate MODEL PARAMETERS


******************************************************************************




               D_04            
      TPLHMN    4.800000E-09 
      TPLHTY   12.000000E-09 
      TPLHMX   22.000000E-09 
      TPHLMN    3.200000E-09 
      TPHLTY    8.000000E-09 
      TPHLMX   15.000000E-09 


**** 01/20/22 23:01:54 ******** PSpice 9.2.3 (Jan 2002) ******* ID# 251265024 

 ** Profile: "SCHEMATIC1-Lab1_1.10"  [ D:\KMITL\year1\term2\Circuit&Electronics\Lab1\lab1_1.9-schematic1-lab1_1.10.sim ] 


 ****     Digital IO  MODEL PARAMETERS


******************************************************************************




               IO_STM          IO_STD          
        DRVL    0             104            
        DRVH    0              96.4          
       AtoD1                 AtoD_STD        
       AtoD2                 AtoD_STD_NX     
       AtoD3                 AtoD_STD        
       AtoD4                 AtoD_STD_NX     
       DtoA1 DtoA_STM        DtoA_STD        
       DtoA2 DtoA_STM        DtoA_STD        
       DtoA3 DtoA_STM        DtoA_STD        
       DtoA4 DtoA_STM        DtoA_STD        
      TSWHL1                    1.511000E-09 
      TSWHL2                    1.487000E-09 
      TSWHL3                    1.511000E-09 
      TSWHL4                    1.487000E-09 
      TSWLH1                    3.517000E-09 
      TSWLH2                    3.564000E-09 
      TSWLH3                    3.517000E-09 
      TSWLH4                    3.564000E-09 
       TPWRT  100.000000E+03  100.000000E+03 


**** 01/20/22 23:01:54 ******** PSpice 9.2.3 (Jan 2002) ******* ID# 251265024 

 ** Profile: "SCHEMATIC1-Lab1_1.10"  [ D:\KMITL\year1\term2\Circuit&Electronics\Lab1\lab1_1.9-schematic1-lab1_1.10.sim ] 


 ****     INITIAL TRANSIENT SOLUTION       TEMPERATURE =   27.000 DEG C


******************************************************************************



 NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE


(  NRZ)    3.6849  (N01454)    5.0000 ($G_DGND)    0.0000                       

($G_DPWR)    5.0000                   



 DGTL NODE : STATE  DGTL NODE : STATE  DGTL NODE : STATE  DGTL NODE : STATE


(NRZ$DtoA) : 1     (    DATA) : 0     




    VOLTAGE SOURCE CURRENTS
    NAME         CURRENT

    V_V1        -1.315E-03
    X$DIGIFPWR.VDPWR  -6.580E-03
    X$DIGIFPWR.VDGND   1.310E-03

    TOTAL POWER DISSIPATION   3.95E-02  WATTS



          JOB CONCLUDED

**** 01/20/22 23:01:54 ******** PSpice 9.2.3 (Jan 2002) ******* ID# 251265024 

 ** Profile: "SCHEMATIC1-Lab1_1.10"  [ D:\KMITL\year1\term2\Circuit&Electronics\Lab1\lab1_1.9-schematic1-lab1_1.10.sim ] 


 ****     JOB STATISTICS SUMMARY


******************************************************************************



  Total job time (using Solver 0)   =         .17
