--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml FEB_Fpga_A.twx FEB_Fpga_A.ncd -o FEB_Fpga_A.twr
FEB_Fpga_A.pcf -ucf FEB_Fpga_A.ucf

Design file:              FEB_Fpga_A.ncd
Physical constraint file: FEB_Fpga_A.pcf
Device,package,speed:     xc6slx25,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ClkB_P = PERIOD TIMEGRP "ClkB_P" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ClkB_P = PERIOD TIMEGRP "ClkB_P" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.330ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: Sys_PLL/dcm_sp_inst/CLK2X
  Logical resource: Sys_PLL/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: Sys_PLL/clk2x
--------------------------------------------------------------------------------
Slack: 3.580ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: Sys_PLL/dcm_sp_inst/CLKFX
  Logical resource: Sys_PLL/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: Sys_PLL/clkfx
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Sys_PLL/dcm_sp_inst/CLKIN
  Logical resource: Sys_PLL/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: Sys_PLL/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_VXO_P = PERIOD TIMEGRP "VXO_P" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_VXO_P = PERIOD TIMEGRP "VXO_P" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: LPDDRCtrl/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: LPDDRCtrl/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AFEDCO_P0 = PERIOD TIMEGRP "AFEDCO_P[0]" 2.083 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AFEDCO_P0 = PERIOD TIMEGRP "AFEDCO_P[0]" 2.083 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.158ns (period - min period limit)
  Period: 2.083ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: GenOnePerAFE[0].LVDSInClk/bufio2_2clk_inst/I
  Logical resource: GenOnePerAFE[0].LVDSInClk/bufio2_2clk_inst/I
  Location pin: BUFIO2_X4Y18.I
  Clock network: GenOnePerAFE[0].LVDSInClk/ddly_m
--------------------------------------------------------------------------------
Slack: 1.158ns (period - min period limit)
  Period: 2.083ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: GenOnePerAFE[0].LVDSInClk/bufio2_2clk_inst/IB
  Logical resource: GenOnePerAFE[0].LVDSInClk/bufio2_2clk_inst/IB
  Location pin: BUFIO2_X4Y18.IB
  Clock network: GenOnePerAFE[0].LVDSInClk/ddly_s
--------------------------------------------------------------------------------
Slack: 1.158ns (period - min period limit)
  Period: 2.083ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: GenOnePerAFE[0].LVDSInClk/bufio2_inst/I
  Logical resource: GenOnePerAFE[0].LVDSInClk/bufio2_inst/I
  Location pin: BUFIO2_X4Y19.I
  Clock network: GenOnePerAFE[0].LVDSInClk/ddly_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AFEDCO_P1 = PERIOD TIMEGRP "AFEDCO_P[1]" 2.083 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AFEDCO_P1 = PERIOD TIMEGRP "AFEDCO_P[1]" 2.083 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.158ns (period - min period limit)
  Period: 2.083ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: GenOnePerAFE[1].LVDSInClk/bufio2_2clk_inst/I
  Logical resource: GenOnePerAFE[1].LVDSInClk/bufio2_2clk_inst/I
  Location pin: BUFIO2_X4Y26.I
  Clock network: GenOnePerAFE[1].LVDSInClk/ddly_m
--------------------------------------------------------------------------------
Slack: 1.158ns (period - min period limit)
  Period: 2.083ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: GenOnePerAFE[1].LVDSInClk/bufio2_2clk_inst/IB
  Logical resource: GenOnePerAFE[1].LVDSInClk/bufio2_2clk_inst/IB
  Location pin: BUFIO2_X4Y26.IB
  Clock network: GenOnePerAFE[1].LVDSInClk/ddly_s
--------------------------------------------------------------------------------
Slack: 1.158ns (period - min period limit)
  Period: 2.083ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: GenOnePerAFE[1].LVDSInClk/bufio2_inst/I
  Logical resource: GenOnePerAFE[1].LVDSInClk/bufio2_inst/I
  Location pin: BUFIO2_X4Y27.I
  Clock network: GenOnePerAFE[1].LVDSInClk/ddly_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Sys_PLL_clk2x = PERIOD TIMEGRP "Sys_PLL_clk2x" TS_ClkB_P 
/ 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 373 paths analyzed, 131 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.572ns.
--------------------------------------------------------------------------------

Paths for end point FMRx1/Rx_Done_Req (SLICE_X5Y45.AX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/Rx_Out_Done (FF)
  Destination:          FMRx1/Rx_Done_Req (FF)
  Requirement:          1.250ns
  Data Path Delay:      1.419ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.366ns (1.709 - 2.075)
  Source Clock:         SysClk rising at 18.750ns
  Destination Clock:    Clk200MHz rising at 20.000ns
  Clock Uncertainty:    0.358ns

  Clock Uncertainty:          0.358ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.325ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: FMRx1/Rx_Out_Done to FMRx1/Rx_Done_Req
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y44.BQ       Tcko                  0.391   FMRx1/Rx_Out_Done
                                                       FMRx1/Rx_Out_Done
    SLICE_X5Y44.B5       net (fanout=54)       0.216   FMRx1/Rx_Out_Done
    SLICE_X5Y44.BMUX     Tilo                  0.313   FMRx1/Rx_Out_Done
                                                       FMRx1/Rx_Done_Req_rstpot
    SLICE_X5Y45.AX       net (fanout=1)        0.436   FMRx1/Rx_Done_Req_rstpot
    SLICE_X5Y45.CLK      Tdick                 0.063   FMRx1/Rx_Done_Req
                                                       FMRx1/Rx_Done_Req
    -------------------------------------------------  ---------------------------
    Total                                      1.419ns (0.767ns logic, 0.652ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/RxBitWdth_2 (FF)
  Destination:          FMRx1/Rx_Done_Req (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.321ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.440 - 0.462)
  Source Clock:         Clk200MHz rising at 0.000ns
  Destination Clock:    Clk200MHz rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FMRx1/RxBitWdth_2 to FMRx1/Rx_Done_Req
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y41.BQ       Tcko                  0.391   FMRx1/RxBitWdth<3>
                                                       FMRx1/RxBitWdth_2
    SLICE_X5Y44.A1       net (fanout=13)       1.218   FMRx1/RxBitWdth<2>
    SLICE_X5Y44.A        Tilo                  0.259   FMRx1/Rx_Out_Done
                                                       FMRx1/Rx_State_FSM_FFd2-In31
    SLICE_X5Y44.B3       net (fanout=2)        0.641   FMRx1/Rx_State_FSM_FFd2-In3
    SLICE_X5Y44.BMUX     Tilo                  0.313   FMRx1/Rx_Out_Done
                                                       FMRx1/Rx_Done_Req_rstpot
    SLICE_X5Y45.AX       net (fanout=1)        0.436   FMRx1/Rx_Done_Req_rstpot
    SLICE_X5Y45.CLK      Tdick                 0.063   FMRx1/Rx_Done_Req
                                                       FMRx1/Rx_Done_Req
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (1.026ns logic, 2.295ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/RxBitWdth_3 (FF)
  Destination:          FMRx1/Rx_Done_Req (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.295ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.440 - 0.462)
  Source Clock:         Clk200MHz rising at 0.000ns
  Destination Clock:    Clk200MHz rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FMRx1/RxBitWdth_3 to FMRx1/Rx_Done_Req
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y41.DQ       Tcko                  0.391   FMRx1/RxBitWdth<3>
                                                       FMRx1/RxBitWdth_3
    SLICE_X5Y44.A4       net (fanout=13)       1.192   FMRx1/RxBitWdth<3>
    SLICE_X5Y44.A        Tilo                  0.259   FMRx1/Rx_Out_Done
                                                       FMRx1/Rx_State_FSM_FFd2-In31
    SLICE_X5Y44.B3       net (fanout=2)        0.641   FMRx1/Rx_State_FSM_FFd2-In3
    SLICE_X5Y44.BMUX     Tilo                  0.313   FMRx1/Rx_Out_Done
                                                       FMRx1/Rx_Done_Req_rstpot
    SLICE_X5Y45.AX       net (fanout=1)        0.436   FMRx1/Rx_Done_Req_rstpot
    SLICE_X5Y45.CLK      Tdick                 0.063   FMRx1/Rx_Done_Req
                                                       FMRx1/Rx_Done_Req
    -------------------------------------------------  ---------------------------
    Total                                      3.295ns (1.026ns logic, 2.269ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point FMRx1/Rx_State_FSM_FFd2 (SLICE_X2Y42.D1), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/RxBitWdth_2 (FF)
  Destination:          FMRx1/Rx_State_FSM_FFd2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.617ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         Clk200MHz rising at 0.000ns
  Destination Clock:    Clk200MHz rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FMRx1/RxBitWdth_2 to FMRx1/Rx_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y41.BQ       Tcko                  0.391   FMRx1/RxBitWdth<3>
                                                       FMRx1/RxBitWdth_2
    SLICE_X5Y44.A1       net (fanout=13)       1.218   FMRx1/RxBitWdth<2>
    SLICE_X5Y44.A        Tilo                  0.259   FMRx1/Rx_Out_Done
                                                       FMRx1/Rx_State_FSM_FFd2-In31
    SLICE_X2Y42.B6       net (fanout=2)        0.684   FMRx1/Rx_State_FSM_FFd2-In3
    SLICE_X2Y42.B        Tilo                  0.203   FMRx1/Rx_State_FSM_FFd2
                                                       FMRx1/Rx_State_FSM_FFd2-In2
    SLICE_X2Y42.D1       net (fanout=1)        0.482   FMRx1/Rx_State_FSM_FFd2-In4
    SLICE_X2Y42.CLK      Tas                   0.380   FMRx1/Rx_State_FSM_FFd2
                                                       FMRx1/Rx_State_FSM_FFd2-In4_F
                                                       FMRx1/Rx_State_FSM_FFd2-In4
                                                       FMRx1/Rx_State_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.617ns (1.233ns logic, 2.384ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/RxBitWdth_3 (FF)
  Destination:          FMRx1/Rx_State_FSM_FFd2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.591ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         Clk200MHz rising at 0.000ns
  Destination Clock:    Clk200MHz rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FMRx1/RxBitWdth_3 to FMRx1/Rx_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y41.DQ       Tcko                  0.391   FMRx1/RxBitWdth<3>
                                                       FMRx1/RxBitWdth_3
    SLICE_X5Y44.A4       net (fanout=13)       1.192   FMRx1/RxBitWdth<3>
    SLICE_X5Y44.A        Tilo                  0.259   FMRx1/Rx_Out_Done
                                                       FMRx1/Rx_State_FSM_FFd2-In31
    SLICE_X2Y42.B6       net (fanout=2)        0.684   FMRx1/Rx_State_FSM_FFd2-In3
    SLICE_X2Y42.B        Tilo                  0.203   FMRx1/Rx_State_FSM_FFd2
                                                       FMRx1/Rx_State_FSM_FFd2-In2
    SLICE_X2Y42.D1       net (fanout=1)        0.482   FMRx1/Rx_State_FSM_FFd2-In4
    SLICE_X2Y42.CLK      Tas                   0.380   FMRx1/Rx_State_FSM_FFd2
                                                       FMRx1/Rx_State_FSM_FFd2-In4_F
                                                       FMRx1/Rx_State_FSM_FFd2-In4
                                                       FMRx1/Rx_State_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.591ns (1.233ns logic, 2.358ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/RxBitWdth_0 (FF)
  Destination:          FMRx1/Rx_State_FSM_FFd2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.267ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.154 - 0.160)
  Source Clock:         Clk200MHz rising at 0.000ns
  Destination Clock:    Clk200MHz rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FMRx1/RxBitWdth_0 to FMRx1/Rx_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y41.AQ       Tcko                  0.447   FMRx1/RxBitWdth<1>
                                                       FMRx1/RxBitWdth_0
    SLICE_X5Y44.A3       net (fanout=13)       0.812   FMRx1/RxBitWdth<0>
    SLICE_X5Y44.A        Tilo                  0.259   FMRx1/Rx_Out_Done
                                                       FMRx1/Rx_State_FSM_FFd2-In31
    SLICE_X2Y42.B6       net (fanout=2)        0.684   FMRx1/Rx_State_FSM_FFd2-In3
    SLICE_X2Y42.B        Tilo                  0.203   FMRx1/Rx_State_FSM_FFd2
                                                       FMRx1/Rx_State_FSM_FFd2-In2
    SLICE_X2Y42.D1       net (fanout=1)        0.482   FMRx1/Rx_State_FSM_FFd2-In4
    SLICE_X2Y42.CLK      Tas                   0.380   FMRx1/Rx_State_FSM_FFd2
                                                       FMRx1/Rx_State_FSM_FFd2-In4_F
                                                       FMRx1/Rx_State_FSM_FFd2-In4
                                                       FMRx1/Rx_State_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.267ns (1.289ns logic, 1.978ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point FMRx1/FM_Decode.RxBtCnt_4 (SLICE_X1Y42.CE), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/FM_Decode.RxBtCnt_1 (FF)
  Destination:          FMRx1/FM_Decode.RxBtCnt_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.588ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.153 - 0.159)
  Source Clock:         Clk200MHz rising at 0.000ns
  Destination Clock:    Clk200MHz rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FMRx1/FM_Decode.RxBtCnt_1 to FMRx1/FM_Decode.RxBtCnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y41.AQ       Tcko                  0.391   FMRx1/FM_Decode.RxBtCnt<3>
                                                       FMRx1/FM_Decode.RxBtCnt_1
    SLICE_X1Y42.A2       net (fanout=6)        0.625   FMRx1/FM_Decode.RxBtCnt<1>
    SLICE_X1Y42.AMUX     Tilo                  0.313   FMRx1/FM_Decode.RxBtCnt<4>
                                                       FMRx1/_n0131_inv1
    SLICE_X3Y41.A6       net (fanout=1)        0.464   FMRx1/_n0131_inv1
    SLICE_X3Y41.A        Tilo                  0.259   FMRx1/RxBitWdth<3>
                                                       FMRx1/_n0131_inv2
    SLICE_X3Y41.C2       net (fanout=1)        0.427   FMRx1/_n0131_inv2
    SLICE_X3Y41.CMUX     Tilo                  0.313   FMRx1/RxBitWdth<3>
                                                       FMRx1/_n0131_inv3
    SLICE_X1Y42.CE       net (fanout=2)        0.472   FMRx1/_n0131_inv
    SLICE_X1Y42.CLK      Tceck                 0.324   FMRx1/FM_Decode.RxBtCnt<4>
                                                       FMRx1/FM_Decode.RxBtCnt_4
    -------------------------------------------------  ---------------------------
    Total                                      3.588ns (1.600ns logic, 1.988ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/FM_Decode.RxBtCnt_0 (FF)
  Destination:          FMRx1/FM_Decode.RxBtCnt_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.488ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.153 - 0.159)
  Source Clock:         Clk200MHz rising at 0.000ns
  Destination Clock:    Clk200MHz rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FMRx1/FM_Decode.RxBtCnt_0 to FMRx1/FM_Decode.RxBtCnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y41.AMUX     Tshcko                0.461   FMRx1/FM_Decode.RxBtCnt<3>
                                                       FMRx1/FM_Decode.RxBtCnt_0
    SLICE_X1Y42.A4       net (fanout=5)        0.455   FMRx1/FM_Decode.RxBtCnt<0>
    SLICE_X1Y42.AMUX     Tilo                  0.313   FMRx1/FM_Decode.RxBtCnt<4>
                                                       FMRx1/_n0131_inv1
    SLICE_X3Y41.A6       net (fanout=1)        0.464   FMRx1/_n0131_inv1
    SLICE_X3Y41.A        Tilo                  0.259   FMRx1/RxBitWdth<3>
                                                       FMRx1/_n0131_inv2
    SLICE_X3Y41.C2       net (fanout=1)        0.427   FMRx1/_n0131_inv2
    SLICE_X3Y41.CMUX     Tilo                  0.313   FMRx1/RxBitWdth<3>
                                                       FMRx1/_n0131_inv3
    SLICE_X1Y42.CE       net (fanout=2)        0.472   FMRx1/_n0131_inv
    SLICE_X1Y42.CLK      Tceck                 0.324   FMRx1/FM_Decode.RxBtCnt<4>
                                                       FMRx1/FM_Decode.RxBtCnt_4
    -------------------------------------------------  ---------------------------
    Total                                      3.488ns (1.670ns logic, 1.818ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/FM_Decode.RxBtCnt_3 (FF)
  Destination:          FMRx1/FM_Decode.RxBtCnt_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.430ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.153 - 0.159)
  Source Clock:         Clk200MHz rising at 0.000ns
  Destination Clock:    Clk200MHz rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FMRx1/FM_Decode.RxBtCnt_3 to FMRx1/FM_Decode.RxBtCnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y41.DQ       Tcko                  0.391   FMRx1/FM_Decode.RxBtCnt<3>
                                                       FMRx1/FM_Decode.RxBtCnt_3
    SLICE_X1Y42.A3       net (fanout=3)        0.467   FMRx1/FM_Decode.RxBtCnt<3>
    SLICE_X1Y42.AMUX     Tilo                  0.313   FMRx1/FM_Decode.RxBtCnt<4>
                                                       FMRx1/_n0131_inv1
    SLICE_X3Y41.A6       net (fanout=1)        0.464   FMRx1/_n0131_inv1
    SLICE_X3Y41.A        Tilo                  0.259   FMRx1/RxBitWdth<3>
                                                       FMRx1/_n0131_inv2
    SLICE_X3Y41.C2       net (fanout=1)        0.427   FMRx1/_n0131_inv2
    SLICE_X3Y41.CMUX     Tilo                  0.313   FMRx1/RxBitWdth<3>
                                                       FMRx1/_n0131_inv3
    SLICE_X1Y42.CE       net (fanout=2)        0.472   FMRx1/_n0131_inv
    SLICE_X1Y42.CLK      Tceck                 0.324   FMRx1/FM_Decode.RxBtCnt<4>
                                                       FMRx1/FM_Decode.RxBtCnt_4
    -------------------------------------------------  ---------------------------
    Total                                      3.430ns (1.600ns logic, 1.830ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Sys_PLL_clk2x = PERIOD TIMEGRP "Sys_PLL_clk2x" TS_ClkB_P / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point FMRx1/data_20 (SLICE_X5Y47.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FMRx1/data_19 (FF)
  Destination:          FMRx1/data_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.466ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.345 - 0.315)
  Source Clock:         Clk200MHz rising at 5.000ns
  Destination Clock:    Clk200MHz rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FMRx1/data_19 to FMRx1/data_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.AQ       Tcko                  0.198   FMRx1/data<11>
                                                       FMRx1/data_19
    SLICE_X5Y47.AX       net (fanout=4)        0.209   FMRx1/data<19>
    SLICE_X5Y47.CLK      Tckdi       (-Th)    -0.059   FMRx1/data<8>
                                                       FMRx1/data_20
    -------------------------------------------------  ---------------------------
    Total                                      0.466ns (0.257ns logic, 0.209ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Paths for end point FMRx1/FM_Decode.RxBtCnt_3 (SLICE_X1Y41.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FMRx1/FM_Decode.RxBtCnt_3 (FF)
  Destination:          FMRx1/FM_Decode.RxBtCnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk200MHz rising at 5.000ns
  Destination Clock:    Clk200MHz rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FMRx1/FM_Decode.RxBtCnt_3 to FMRx1/FM_Decode.RxBtCnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y41.DQ       Tcko                  0.198   FMRx1/FM_Decode.RxBtCnt<3>
                                                       FMRx1/FM_Decode.RxBtCnt_3
    SLICE_X1Y41.D6       net (fanout=3)        0.031   FMRx1/FM_Decode.RxBtCnt<3>
    SLICE_X1Y41.CLK      Tah         (-Th)    -0.215   FMRx1/FM_Decode.RxBtCnt<3>
                                                       FMRx1/Mmux_FM_Decode.RxBtCnt[4]_PWR_127_o_mux_35_OUT41
                                                       FMRx1/FM_Decode.RxBtCnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point FMRx1/data_18 (SLICE_X6Y48.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FMRx1/data_17 (FF)
  Destination:          FMRx1/data_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk200MHz rising at 5.000ns
  Destination Clock:    Clk200MHz rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FMRx1/data_17 to FMRx1/data_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.CQ       Tcko                  0.234   FMRx1/data<18>
                                                       FMRx1/data_17
    SLICE_X6Y48.DX       net (fanout=3)        0.172   FMRx1/data<17>
    SLICE_X6Y48.CLK      Tckdi       (-Th)    -0.041   FMRx1/data<18>
                                                       FMRx1/data_18
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.275ns logic, 0.172ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Sys_PLL_clk2x = PERIOD TIMEGRP "Sys_PLL_clk2x" TS_ClkB_P / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Sys_PLL/clkout2_buf/I0
  Logical resource: Sys_PLL/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: Sys_PLL/clk2x
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Sys_PLL/clkf_buf/I0
  Logical resource: Sys_PLL/clkf_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: Sys_PLL/clk2x
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: FMRx1/data<16>/CLK
  Logical resource: FMRx1/data_12/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: Clk200MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Sys_PLL_clkfx = PERIOD TIMEGRP "Sys_PLL_clkfx" TS_ClkB_P 
/ 1.6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 171570 paths analyzed, 8550 endpoints analyzed, 305 failing endpoints
 305 timing errors detected. (305 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.740ns.
--------------------------------------------------------------------------------

Paths for end point uBunch_3 (SLICE_X4Y46.B4), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/data_4 (FF)
  Destination:          uBunch_3 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.035ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.355ns (1.716 - 2.071)
  Source Clock:         Clk200MHz rising at 5.000ns
  Destination Clock:    SysClk rising at 6.250ns
  Clock Uncertainty:    0.358ns

  Clock Uncertainty:          0.358ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.325ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: FMRx1/data_4 to uBunch_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y46.AMUX     Tshcko                0.461   FMRx1/data<10>
                                                       FMRx1/data_4
    SLICE_X5Y47.A2       net (fanout=3)        0.615   FMRx1/data<4>
    SLICE_X5Y47.A        Tilo                  0.259   FMRx1/data<8>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>1
    SLICE_X6Y47.C2       net (fanout=2)        0.611   GND_6_o_Rx1Dat[19]_equal_1963_o<19>
    SLICE_X6Y47.C        Tilo                  0.204   uBunch<2>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>4_1
    SLICE_X4Y46.B4       net (fanout=15)       0.544   GND_6_o_Rx1Dat[19]_equal_1963_o<19>4
    SLICE_X4Y46.CLK      Tas                   0.341   uBunch<29>
                                                       Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT261
                                                       uBunch_3
    -------------------------------------------------  ---------------------------
    Total                                      3.035ns (1.265ns logic, 1.770ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/data_0 (FF)
  Destination:          uBunch_3 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.037ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.334ns (1.716 - 2.050)
  Source Clock:         Clk200MHz rising at 5.000ns
  Destination Clock:    SysClk rising at 6.250ns
  Clock Uncertainty:    0.358ns

  Clock Uncertainty:          0.358ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.325ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: FMRx1/data_0 to uBunch_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.DMUX     Tshcko                0.461   FMRx1/data<11>
                                                       FMRx1/data_0
    SLICE_X5Y47.A1       net (fanout=3)        0.617   FMRx1/data<0>
    SLICE_X5Y47.A        Tilo                  0.259   FMRx1/data<8>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>1
    SLICE_X6Y47.C2       net (fanout=2)        0.611   GND_6_o_Rx1Dat[19]_equal_1963_o<19>
    SLICE_X6Y47.C        Tilo                  0.204   uBunch<2>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>4_1
    SLICE_X4Y46.B4       net (fanout=15)       0.544   GND_6_o_Rx1Dat[19]_equal_1963_o<19>4
    SLICE_X4Y46.CLK      Tas                   0.341   uBunch<29>
                                                       Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT261
                                                       uBunch_3
    -------------------------------------------------  ---------------------------
    Total                                      3.037ns (1.265ns logic, 1.772ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/data_5 (FF)
  Destination:          uBunch_3 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.888ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.355ns (1.716 - 2.071)
  Source Clock:         Clk200MHz rising at 5.000ns
  Destination Clock:    SysClk rising at 6.250ns
  Clock Uncertainty:    0.358ns

  Clock Uncertainty:          0.358ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.325ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: FMRx1/data_5 to uBunch_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y46.BMUX     Tshcko                0.461   FMRx1/data<10>
                                                       FMRx1/data_5
    SLICE_X5Y47.A3       net (fanout=3)        0.468   FMRx1/data<5>
    SLICE_X5Y47.A        Tilo                  0.259   FMRx1/data<8>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>1
    SLICE_X6Y47.C2       net (fanout=2)        0.611   GND_6_o_Rx1Dat[19]_equal_1963_o<19>
    SLICE_X6Y47.C        Tilo                  0.204   uBunch<2>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>4_1
    SLICE_X4Y46.B4       net (fanout=15)       0.544   GND_6_o_Rx1Dat[19]_equal_1963_o<19>4
    SLICE_X4Y46.CLK      Tas                   0.341   uBunch<29>
                                                       Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT261
                                                       uBunch_3
    -------------------------------------------------  ---------------------------
    Total                                      2.888ns (1.265ns logic, 1.623ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point uBunch_12 (SLICE_X7Y49.A4), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/data_4 (FF)
  Destination:          uBunch_12 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.997ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.384ns (1.687 - 2.071)
  Source Clock:         Clk200MHz rising at 5.000ns
  Destination Clock:    SysClk rising at 6.250ns
  Clock Uncertainty:    0.358ns

  Clock Uncertainty:          0.358ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.325ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: FMRx1/data_4 to uBunch_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y46.AMUX     Tshcko                0.461   FMRx1/data<10>
                                                       FMRx1/data_4
    SLICE_X5Y47.A2       net (fanout=3)        0.615   FMRx1/data<4>
    SLICE_X5Y47.A        Tilo                  0.259   FMRx1/data<8>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>1
    SLICE_X6Y47.C2       net (fanout=2)        0.611   GND_6_o_Rx1Dat[19]_equal_1963_o<19>
    SLICE_X6Y47.C        Tilo                  0.204   uBunch<2>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>4_1
    SLICE_X7Y49.A4       net (fanout=15)       0.525   GND_6_o_Rx1Dat[19]_equal_1963_o<19>4
    SLICE_X7Y49.CLK      Tas                   0.322   uBunch<16>
                                                       Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT41
                                                       uBunch_12
    -------------------------------------------------  ---------------------------
    Total                                      2.997ns (1.246ns logic, 1.751ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/data_0 (FF)
  Destination:          uBunch_12 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.999ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.363ns (1.687 - 2.050)
  Source Clock:         Clk200MHz rising at 5.000ns
  Destination Clock:    SysClk rising at 6.250ns
  Clock Uncertainty:    0.358ns

  Clock Uncertainty:          0.358ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.325ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: FMRx1/data_0 to uBunch_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.DMUX     Tshcko                0.461   FMRx1/data<11>
                                                       FMRx1/data_0
    SLICE_X5Y47.A1       net (fanout=3)        0.617   FMRx1/data<0>
    SLICE_X5Y47.A        Tilo                  0.259   FMRx1/data<8>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>1
    SLICE_X6Y47.C2       net (fanout=2)        0.611   GND_6_o_Rx1Dat[19]_equal_1963_o<19>
    SLICE_X6Y47.C        Tilo                  0.204   uBunch<2>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>4_1
    SLICE_X7Y49.A4       net (fanout=15)       0.525   GND_6_o_Rx1Dat[19]_equal_1963_o<19>4
    SLICE_X7Y49.CLK      Tas                   0.322   uBunch<16>
                                                       Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT41
                                                       uBunch_12
    -------------------------------------------------  ---------------------------
    Total                                      2.999ns (1.246ns logic, 1.753ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/data_5 (FF)
  Destination:          uBunch_12 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.850ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.384ns (1.687 - 2.071)
  Source Clock:         Clk200MHz rising at 5.000ns
  Destination Clock:    SysClk rising at 6.250ns
  Clock Uncertainty:    0.358ns

  Clock Uncertainty:          0.358ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.325ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: FMRx1/data_5 to uBunch_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y46.BMUX     Tshcko                0.461   FMRx1/data<10>
                                                       FMRx1/data_5
    SLICE_X5Y47.A3       net (fanout=3)        0.468   FMRx1/data<5>
    SLICE_X5Y47.A        Tilo                  0.259   FMRx1/data<8>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>1
    SLICE_X6Y47.C2       net (fanout=2)        0.611   GND_6_o_Rx1Dat[19]_equal_1963_o<19>
    SLICE_X6Y47.C        Tilo                  0.204   uBunch<2>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>4_1
    SLICE_X7Y49.A4       net (fanout=15)       0.525   GND_6_o_Rx1Dat[19]_equal_1963_o<19>4
    SLICE_X7Y49.CLK      Tas                   0.322   uBunch<16>
                                                       Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT41
                                                       uBunch_12
    -------------------------------------------------  ---------------------------
    Total                                      2.850ns (1.246ns logic, 1.604ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point uBunch_28 (SLICE_X4Y51.D4), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/data_4 (FF)
  Destination:          uBunch_28 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.985ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.382ns (1.689 - 2.071)
  Source Clock:         Clk200MHz rising at 5.000ns
  Destination Clock:    SysClk rising at 6.250ns
  Clock Uncertainty:    0.358ns

  Clock Uncertainty:          0.358ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.325ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: FMRx1/data_4 to uBunch_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y46.AMUX     Tshcko                0.461   FMRx1/data<10>
                                                       FMRx1/data_4
    SLICE_X5Y47.A2       net (fanout=3)        0.615   FMRx1/data<4>
    SLICE_X5Y47.A        Tilo                  0.259   FMRx1/data<8>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>1
    SLICE_X4Y47.B2       net (fanout=2)        0.454   GND_6_o_Rx1Dat[19]_equal_1963_o<19>
    SLICE_X4Y47.B        Tilo                  0.205   uBunch<13>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>4
    SLICE_X4Y51.D4       net (fanout=17)       0.650   GND_6_o_Rx1Dat[19]_equal_1963_o
    SLICE_X4Y51.CLK      Tas                   0.341   uBunch<28>
                                                       Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT211
                                                       uBunch_28
    -------------------------------------------------  ---------------------------
    Total                                      2.985ns (1.266ns logic, 1.719ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/data_0 (FF)
  Destination:          uBunch_28 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.987ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.361ns (1.689 - 2.050)
  Source Clock:         Clk200MHz rising at 5.000ns
  Destination Clock:    SysClk rising at 6.250ns
  Clock Uncertainty:    0.358ns

  Clock Uncertainty:          0.358ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.325ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: FMRx1/data_0 to uBunch_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.DMUX     Tshcko                0.461   FMRx1/data<11>
                                                       FMRx1/data_0
    SLICE_X5Y47.A1       net (fanout=3)        0.617   FMRx1/data<0>
    SLICE_X5Y47.A        Tilo                  0.259   FMRx1/data<8>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>1
    SLICE_X4Y47.B2       net (fanout=2)        0.454   GND_6_o_Rx1Dat[19]_equal_1963_o<19>
    SLICE_X4Y47.B        Tilo                  0.205   uBunch<13>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>4
    SLICE_X4Y51.D4       net (fanout=17)       0.650   GND_6_o_Rx1Dat[19]_equal_1963_o
    SLICE_X4Y51.CLK      Tas                   0.341   uBunch<28>
                                                       Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT211
                                                       uBunch_28
    -------------------------------------------------  ---------------------------
    Total                                      2.987ns (1.266ns logic, 1.721ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FMRx1/data_5 (FF)
  Destination:          uBunch_28 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.838ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.382ns (1.689 - 2.071)
  Source Clock:         Clk200MHz rising at 5.000ns
  Destination Clock:    SysClk rising at 6.250ns
  Clock Uncertainty:    0.358ns

  Clock Uncertainty:          0.358ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.325ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: FMRx1/data_5 to uBunch_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y46.BMUX     Tshcko                0.461   FMRx1/data<10>
                                                       FMRx1/data_5
    SLICE_X5Y47.A3       net (fanout=3)        0.468   FMRx1/data<5>
    SLICE_X5Y47.A        Tilo                  0.259   FMRx1/data<8>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>1
    SLICE_X4Y47.B2       net (fanout=2)        0.454   GND_6_o_Rx1Dat[19]_equal_1963_o<19>
    SLICE_X4Y47.B        Tilo                  0.205   uBunch<13>
                                                       GND_6_o_Rx1Dat[19]_equal_1963_o<19>4
    SLICE_X4Y51.D4       net (fanout=17)       0.650   GND_6_o_Rx1Dat[19]_equal_1963_o
    SLICE_X4Y51.CLK      Tas                   0.341   uBunch<28>
                                                       Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT211
                                                       uBunch_28
    -------------------------------------------------  ---------------------------
    Total                                      2.838ns (1.266ns logic, 1.572ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Sys_PLL_clkfx = PERIOD TIMEGRP "Sys_PLL_clkfx" TS_ClkB_P / 1.6 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X2Y8.DIB1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.259ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Hist_Datb_0_1 (FF)
  Destination:          GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.173 - 0.164)
  Source Clock:         SysClk rising at 6.250ns
  Destination Clock:    SysClk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Hist_Datb_0_1 to GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y17.BQ      Tcko                  0.198   Hist_Datb_0<3>
                                                       Hist_Datb_0_1
    RAMB16_X2Y8.DIB1     net (fanout=1)        0.123   Hist_Datb_0<1>
    RAMB16_X2Y8.CLKB     Trckd_DIB   (-Th)     0.053   GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.145ns logic, 0.123ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[2].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y4.ADDRB4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buff_Rd_Ptr_0_2_0 (FF)
  Destination:          Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[2].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.171 - 0.185)
  Source Clock:         SysClk rising at 6.250ns
  Destination Clock:    SysClk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buff_Rd_Ptr_0_2_0 to Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[2].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y10.DQ      Tcko                  0.200   Buff_Rd_Ptr_0_2<0>
                                                       Buff_Rd_Ptr_0_2_0
    RAMB16_X1Y4.ADDRB4   net (fanout=2)        0.131   Buff_Rd_Ptr_0_2<0>
    RAMB16_X1Y4.CLKB     Trckc_ADDRB (-Th)     0.066   Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[2].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[2].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.134ns logic, 0.131ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y24.ADDRA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.282ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1 (FF)
  Destination:          EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SysClk rising at 6.250ns
  Destination Clock:    SysClk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1 to EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y49.AQ       Tcko                  0.198   EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<4>
                                                       EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1
    RAMB16_X0Y24.ADDRA3  net (fanout=7)        0.150   EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<1>
    RAMB16_X0Y24.CLKA    Trckc_ADDRA (-Th)     0.066   EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.132ns logic, 0.150ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Sys_PLL_clkfx = PERIOD TIMEGRP "Sys_PLL_clkfx" TS_ClkB_P / 1.6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.126ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y6.CLKB
  Clock network: SysClk
--------------------------------------------------------------------------------
Slack: 3.126ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y8.CLKB
  Clock network: SysClk
--------------------------------------------------------------------------------
Slack: 3.126ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y20.CLKB
  Clock network: SysClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Sys_PLL_clk0 = PERIOD TIMEGRP "Sys_PLL_clk0" TS_ClkB_P 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Paths for end point SqWav (SLICE_X23Y38.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FBDiv (FF)
  Destination:          SqWav (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.324ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PhDetClk rising at 0.000ns
  Destination Clock:    PhDetClk rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FBDiv to SqWav
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y38.DQ      Tcko                  0.391   FBDiv
                                                       FBDiv
    SLICE_X23Y38.A2      net (fanout=2)        0.611   FBDiv
    SLICE_X23Y38.CLK     Tas                   0.322   FBDiv
                                                       SqWav_rstpot
                                                       SqWav
    -------------------------------------------------  ---------------------------
    Total                                      1.324ns (0.713ns logic, 0.611ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point SqWav (SLICE_X23Y38.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SqWav (FF)
  Destination:          SqWav (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PhDetClk rising at 0.000ns
  Destination Clock:    PhDetClk rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SqWav to SqWav
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y38.AQ      Tcko                  0.391   FBDiv
                                                       SqWav
    SLICE_X23Y38.A6      net (fanout=2)        0.125   SqWav
    SLICE_X23Y38.CLK     Tas                   0.322   FBDiv
                                                       SqWav_rstpot
                                                       SqWav
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.713ns logic, 0.125ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Paths for end point FBDiv (SLICE_X23Y38.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FBDiv (FF)
  Destination:          FBDiv (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PhDetClk rising at 0.000ns
  Destination Clock:    PhDetClk rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FBDiv to FBDiv
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y38.DQ      Tcko                  0.391   FBDiv
                                                       FBDiv
    SLICE_X23Y38.D6      net (fanout=2)        0.125   FBDiv
    SLICE_X23Y38.CLK     Tas                   0.322   FBDiv
                                                       FBDiv_inv1_INV_0
                                                       FBDiv
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.713ns logic, 0.125ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Sys_PLL_clk0 = PERIOD TIMEGRP "Sys_PLL_clk0" TS_ClkB_P HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SqWav (SLICE_X23Y38.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SqWav (FF)
  Destination:          SqWav (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PhDetClk rising at 10.000ns
  Destination Clock:    PhDetClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SqWav to SqWav
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y38.AQ      Tcko                  0.198   FBDiv
                                                       SqWav
    SLICE_X23Y38.A6      net (fanout=2)        0.023   SqWav
    SLICE_X23Y38.CLK     Tah         (-Th)    -0.215   FBDiv
                                                       SqWav_rstpot
                                                       SqWav
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point FBDiv (SLICE_X23Y38.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FBDiv (FF)
  Destination:          FBDiv (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PhDetClk rising at 10.000ns
  Destination Clock:    PhDetClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FBDiv to FBDiv
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y38.DQ      Tcko                  0.198   FBDiv
                                                       FBDiv
    SLICE_X23Y38.D6      net (fanout=2)        0.023   FBDiv
    SLICE_X23Y38.CLK     Tah         (-Th)    -0.215   FBDiv
                                                       FBDiv_inv1_INV_0
                                                       FBDiv
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point SqWav (SLICE_X23Y38.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.810ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FBDiv (FF)
  Destination:          SqWav (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.810ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PhDetClk rising at 10.000ns
  Destination Clock:    PhDetClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FBDiv to SqWav
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y38.DQ      Tcko                  0.198   FBDiv
                                                       FBDiv
    SLICE_X23Y38.A2      net (fanout=2)        0.397   FBDiv
    SLICE_X23Y38.CLK     Tah         (-Th)    -0.215   FBDiv
                                                       SqWav_rstpot
                                                       SqWav
    -------------------------------------------------  ---------------------------
    Total                                      0.810ns (0.413ns logic, 0.397ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Sys_PLL_clk0 = PERIOD TIMEGRP "Sys_PLL_clk0" TS_ClkB_P HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Sys_PLL/clkout3_buf/I0
  Logical resource: Sys_PLL/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: Sys_PLL/clk0
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: FBDiv/CLK
  Logical resource: SqWav/CK
  Location pin: SLICE_X23Y38.CLK
  Clock network: PhDetClk
--------------------------------------------------------------------------------
Slack: 9.606ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: FBDiv/SR
  Logical resource: SqWav/SR
  Location pin: SLICE_X23Y38.SR
  Clock network: CpldRst_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = 
PERIOD TIMEGRP         
"LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" TS_VXO_P /         
0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11012 paths analyzed, 1099 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.904ns.
--------------------------------------------------------------------------------

Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (SLICE_X1Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      1.811ns (Levels of Logic = 0)
  Clock Path Skew:      -0.703ns (1.668 - 2.371)
  Source Clock:         LPDDRCtrl/c3_sysclk_2x_180 rising at 17.500ns
  Destination Clock:    LPDDRCtrl/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 to LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    MCB_X0Y1.SELFREFRESHMODE Tmcbcko_SELFREFRESHMODE  1.000   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                           LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X1Y62.AX           net (fanout=1)        0.748   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/selfrefresh_mcb_mode
    SLICE_X1Y62.CLK          Tdick                 0.063   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2
                                                           LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1
    -----------------------------------------------------  ---------------------------
    Total                                          1.811ns (1.063ns logic, 0.748ns route)
                                                           (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (SLICE_X4Y62.CE), 155 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.108ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         LPDDRCtrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    LPDDRCtrl/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y61.AQ       Tcko                  0.408   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X6Y57.B5       net (fanout=6)        1.320   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X6Y57.B        Tilo                  0.203   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X6Y57.C4       net (fanout=1)        0.267   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X6Y57.C        Tilo                  0.204   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X7Y56.A4       net (fanout=1)        0.434   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X7Y56.A        Tilo                  0.259   DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X1Y56.A3       net (fanout=3)        1.033   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X1Y56.A        Tilo                  0.259   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n08281
    SLICE_X7Y56.D3       net (fanout=2)        1.232   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0828
    SLICE_X7Y56.D        Tilo                  0.259   DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1
    SLICE_X7Y61.D1       net (fanout=1)        1.166   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1
    SLICE_X7Y61.D        Tilo                  0.259   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg<7>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv2
    SLICE_X4Y62.CE       net (fanout=2)        0.470   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv
    SLICE_X4Y62.CLK      Tceck                 0.335   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.108ns (2.186ns logic, 5.922ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.844ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         LPDDRCtrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    LPDDRCtrl/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y61.AQ       Tcko                  0.408   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X7Y57.D2       net (fanout=6)        1.560   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X7Y57.D        Tilo                  0.259   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X5Y57.B4       net (fanout=1)        0.513   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X5Y57.B        Tilo                  0.259   CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X1Y56.A4       net (fanout=4)        0.865   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X1Y56.A        Tilo                  0.259   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n08281
    SLICE_X7Y56.D3       net (fanout=2)        1.232   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0828
    SLICE_X7Y56.D        Tilo                  0.259   DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1
    SLICE_X7Y61.D1       net (fanout=1)        1.166   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1
    SLICE_X7Y61.D        Tilo                  0.259   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg<7>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv2
    SLICE_X4Y62.CE       net (fanout=2)        0.470   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv
    SLICE_X4Y62.CLK      Tceck                 0.335   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.844ns (2.038ns logic, 5.806ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.771ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         LPDDRCtrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    LPDDRCtrl/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y61.AQ       Tcko                  0.408   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X6Y57.A1       net (fanout=6)        1.608   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X6Y57.A        Tilo                  0.203   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o2
    SLICE_X6Y57.C1       net (fanout=1)        0.456   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o1
    SLICE_X6Y57.CMUX     Tilo                  0.261   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o11
    SLICE_X7Y58.C2       net (fanout=1)        0.616   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o11
    SLICE_X7Y58.C        Tilo                  0.259   CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o12
    SLICE_X7Y58.D5       net (fanout=2)        0.217   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o2
    SLICE_X7Y58.D        Tilo                  0.259   CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_46_o_AND_33_o
    SLICE_X7Y56.D2       net (fanout=2)        0.995   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_46_o_AND_33_o
    SLICE_X7Y56.D        Tilo                  0.259   DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1
    SLICE_X7Y61.D1       net (fanout=1)        1.166   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1
    SLICE_X7Y61.D        Tilo                  0.259   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg<7>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv2
    SLICE_X4Y62.CE       net (fanout=2)        0.470   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv
    SLICE_X4Y62.CLK      Tceck                 0.335   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.771ns (2.243ns logic, 5.528ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (SLICE_X4Y61.CE), 155 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.114ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         LPDDRCtrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    LPDDRCtrl/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y61.AQ       Tcko                  0.408   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X6Y57.B5       net (fanout=6)        1.320   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X6Y57.B        Tilo                  0.203   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X6Y57.C4       net (fanout=1)        0.267   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X6Y57.C        Tilo                  0.204   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X7Y56.A4       net (fanout=1)        0.434   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X7Y56.A        Tilo                  0.259   DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X1Y56.A3       net (fanout=3)        1.033   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X1Y56.A        Tilo                  0.259   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n08281
    SLICE_X7Y56.D3       net (fanout=2)        1.232   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0828
    SLICE_X7Y56.D        Tilo                  0.259   DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1
    SLICE_X7Y61.D1       net (fanout=1)        1.166   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1
    SLICE_X7Y61.D        Tilo                  0.259   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg<7>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv2
    SLICE_X4Y61.CE       net (fanout=2)        0.476   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv
    SLICE_X4Y61.CLK      Tceck                 0.335   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.114ns (2.186ns logic, 5.928ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.850ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         LPDDRCtrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    LPDDRCtrl/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y61.AQ       Tcko                  0.408   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X7Y57.D2       net (fanout=6)        1.560   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X7Y57.D        Tilo                  0.259   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X5Y57.B4       net (fanout=1)        0.513   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X5Y57.B        Tilo                  0.259   CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag24
    SLICE_X1Y56.A4       net (fanout=4)        0.865   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X1Y56.A        Tilo                  0.259   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n08281
    SLICE_X7Y56.D3       net (fanout=2)        1.232   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0828
    SLICE_X7Y56.D        Tilo                  0.259   DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1
    SLICE_X7Y61.D1       net (fanout=1)        1.166   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1
    SLICE_X7Y61.D        Tilo                  0.259   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg<7>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv2
    SLICE_X4Y61.CE       net (fanout=2)        0.476   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv
    SLICE_X4Y61.CLK      Tceck                 0.335   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.850ns (2.038ns logic, 5.812ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.777ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         LPDDRCtrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    LPDDRCtrl/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y61.AQ       Tcko                  0.408   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X6Y57.A1       net (fanout=6)        1.608   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X6Y57.A        Tilo                  0.203   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o2
    SLICE_X6Y57.C1       net (fanout=1)        0.456   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o1
    SLICE_X6Y57.CMUX     Tilo                  0.261   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o11
    SLICE_X7Y58.C2       net (fanout=1)        0.616   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o11
    SLICE_X7Y58.C        Tilo                  0.259   CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o12
    SLICE_X7Y58.D5       net (fanout=2)        0.217   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o2
    SLICE_X7Y58.D        Tilo                  0.259   CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_46_o_AND_33_o
    SLICE_X7Y56.D2       net (fanout=2)        0.995   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_46_o_AND_33_o
    SLICE_X7Y56.D        Tilo                  0.259   DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1
    SLICE_X7Y61.D1       net (fanout=1)        1.166   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1
    SLICE_X7Y61.D        Tilo                  0.259   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg<7>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv2
    SLICE_X4Y61.CE       net (fanout=2)        0.476   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv
    SLICE_X4Y61.CLK      Tceck                 0.335   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.777ns (2.243ns logic, 5.534ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        "LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" TS_VXO_P /
        0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase (SLICE_X0Y55.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase (FF)
  Destination:          LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         LPDDRCtrl/c3_mcb_drp_clk rising at 20.000ns
  Destination Clock:    LPDDRCtrl/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase to LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y55.AQ       Tcko                  0.200   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase
    SLICE_X0Y55.A6       net (fanout=3)        0.026   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase
    SLICE_X0Y55.CLK      Tah         (-Th)    -0.190   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/Mmux_ADDR_PHASE_ST_ALMOST_READY2_ST_MUX_47_o11
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.2% route)

--------------------------------------------------------------------------------

Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0 (SLICE_X3Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.036 - 0.041)
  Source Clock:         LPDDRCtrl/c3_mcb_drp_clk rising at 20.000ns
  Destination Clock:    LPDDRCtrl/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y50.AQ       Tcko                  0.198   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X3Y53.SR       net (fanout=47)       0.357   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X3Y53.CLK      Tcksr       (-Th)     0.131   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.067ns logic, 0.357ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1 (SLICE_X3Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.036 - 0.041)
  Source Clock:         LPDDRCtrl/c3_mcb_drp_clk rising at 20.000ns
  Destination Clock:    LPDDRCtrl/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y50.AQ       Tcko                  0.198   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X3Y53.SR       net (fanout=47)       0.357   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X3Y53.CLK      Tcksr       (-Th)     0.128   LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.070ns logic, 0.357ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        "LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" TS_VXO_P /
        0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: LPDDRCtrl/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: LPDDRCtrl/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: LPDDRCtrl/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: LPDDRCtrl/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0/CK
  Location pin: SLICE_X0Y61.CLK
  Clock network: LPDDRCtrl/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180 = PERIOD 
TIMEGRP         "LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180" TS_VXO_P / 2 
PHASE         2.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180" TS_VXO_P / 2 PHASE
        2.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.501ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: LPDDRCtrl/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0 = PERIOD 
TIMEGRP         "LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0" TS_VXO_P / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0" TS_VXO_P / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.501ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: LPDDRCtrl/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in = PERIOD 
TIMEGRP         "LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in" TS_VXO_P / 
0.25         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 49 paths analyzed, 49 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.944ns.
--------------------------------------------------------------------------------

Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_24 (SLICE_X32Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     36.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked (FF)
  Destination:          LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_24 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.693ns (Levels of Logic = 1)
  Clock Path Skew:      -0.133ns (0.427 - 0.560)
  Source Clock:         LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg rising at 0.000ns
  Destination Clock:    LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg rising at 40.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked to LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.DQ      Tcko                  0.408   LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked
                                                       LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked
    SLICE_X17Y41.A3      net (fanout=1)        0.292   LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked
    SLICE_X17Y41.A       Tilo                  0.259   LPDDRCtrl/memc3_infrastructure_inst/rst_tmp
                                                       LPDDRCtrl/memc3_infrastructure_inst/rst_tmp1
    SLICE_X32Y49.SR      net (fanout=5)        2.460   LPDDRCtrl/memc3_infrastructure_inst/rst_tmp
    SLICE_X32Y49.CLK     Trck                  0.274   LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r<24>
                                                       LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_24
    -------------------------------------------------  ---------------------------
    Total                                      3.693ns (0.941ns logic, 2.752ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_17 (SLICE_X28Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     36.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked (FF)
  Destination:          LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_17 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.971ns (Levels of Logic = 1)
  Clock Path Skew:      -0.111ns (0.260 - 0.371)
  Source Clock:         LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg rising at 0.000ns
  Destination Clock:    LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg rising at 40.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked to LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.DQ      Tcko                  0.408   LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked
                                                       LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked
    SLICE_X17Y41.A3      net (fanout=1)        0.292   LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked
    SLICE_X17Y41.A       Tilo                  0.259   LPDDRCtrl/memc3_infrastructure_inst/rst_tmp
                                                       LPDDRCtrl/memc3_infrastructure_inst/rst_tmp1
    SLICE_X28Y46.SR      net (fanout=5)        1.727   LPDDRCtrl/memc3_infrastructure_inst/rst_tmp
    SLICE_X28Y46.CLK     Trck                  0.285   LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r<19>
                                                       LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_17
    -------------------------------------------------  ---------------------------
    Total                                      2.971ns (0.952ns logic, 2.019ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_16 (SLICE_X28Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     36.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked (FF)
  Destination:          LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_16 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.960ns (Levels of Logic = 1)
  Clock Path Skew:      -0.111ns (0.260 - 0.371)
  Source Clock:         LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg rising at 0.000ns
  Destination Clock:    LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg rising at 40.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked to LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.DQ      Tcko                  0.408   LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked
                                                       LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked
    SLICE_X17Y41.A3      net (fanout=1)        0.292   LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked
    SLICE_X17Y41.A       Tilo                  0.259   LPDDRCtrl/memc3_infrastructure_inst/rst_tmp
                                                       LPDDRCtrl/memc3_infrastructure_inst/rst_tmp1
    SLICE_X28Y46.SR      net (fanout=5)        1.727   LPDDRCtrl/memc3_infrastructure_inst/rst_tmp
    SLICE_X28Y46.CLK     Trck                  0.274   LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r<19>
                                                       LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_16
    -------------------------------------------------  ---------------------------
    Total                                      2.960ns (0.941ns logic, 2.019ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in" TS_VXO_P / 0.25
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_3 (SLICE_X20Y43.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_2 (FF)
  Destination:          LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg rising at 40.000ns
  Destination Clock:    LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_2 to LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.CQ      Tcko                  0.200   LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r<3>
                                                       LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_2
    SLICE_X20Y43.DX      net (fanout=1)        0.131   LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r<2>
    SLICE_X20Y43.CLK     Tckdi       (-Th)    -0.048   LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r<3>
                                                       LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_21 (SLICE_X28Y46.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_20 (FF)
  Destination:          LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.482ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg rising at 40.000ns
  Destination Clock:    LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_20 to LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y46.AMUX    Tshcko                0.238   LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r<19>
                                                       LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_20
    SLICE_X28Y46.B4      net (fanout=1)        0.123   LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r<20>
    SLICE_X28Y46.CLK     Tah         (-Th)    -0.121   LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r<19>
                                                       LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r<20>_rt
                                                       LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_21
    -------------------------------------------------  ---------------------------
    Total                                      0.482ns (0.359ns logic, 0.123ns route)
                                                       (74.5% logic, 25.5% route)

--------------------------------------------------------------------------------

Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_13 (SLICE_X25Y46.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.500ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_12 (FF)
  Destination:          LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.500ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg rising at 40.000ns
  Destination Clock:    LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_12 to LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y46.AMUX    Tshcko                0.244   LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r<11>
                                                       LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_12
    SLICE_X25Y46.B4      net (fanout=1)        0.101   LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r<12>
    SLICE_X25Y46.CLK     Tah         (-Th)    -0.155   LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r<11>
                                                       LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r<12>_rt
                                                       LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_13
    -------------------------------------------------  ---------------------------
    Total                                      0.500ns (0.399ns logic, 0.101ns route)
                                                       (79.8% logic, 20.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in" TS_VXO_P / 0.25
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: LPDDRCtrl/memc3_infrastructure_inst/U_BUFG_CLK0/I0
  Logical resource: LPDDRCtrl/memc3_infrastructure_inst/U_BUFG_CLK0/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg_in
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked/CLK
  Logical resource: LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg
--------------------------------------------------------------------------------
Slack: 39.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked/SR
  Logical resource: LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked/SR
  Location pin: SLICE_X16Y41.SR
  Clock network: DDR_Reset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rxioclkn_0_ = PERIOD TIMEGRP "rxioclkn_0_" TS_AFEDCO_P0 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP   
      "GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1" TS_AFEDCO_P0 * 3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31958 paths analyzed, 7263 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.206ns.
--------------------------------------------------------------------------------

Paths for end point HistAddra_0_2 (SLICE_X52Y36.BX), 224 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m (FF)
  Destination:          HistAddra_0_2 (FF)
  Requirement:          6.249ns
  Data Path Delay:      6.094ns (Levels of Logic = 5)
  Clock Path Skew:      -0.077ns (0.528 - 0.605)
  Source Clock:         RxOutClk<0> rising at 0.000ns
  Destination Clock:    RxOutClk<0> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m to HistAddra_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X23Y43.Q2     Tiscko_Q              0.785   GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m
                                                       GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m
    SLICE_X48Y38.B2      net (fanout=2)        1.534   n3398<51>
    SLICE_X48Y38.B       Tilo                  0.205   ADCSmplGate_0
                                                       n0063<5>1
    SLICE_X51Y37.A6      net (fanout=161)      0.780   n0063
    SLICE_X51Y37.A       Tilo                  0.259   HistAdaReg_0<3>
                                                       HistInit[0]_Triplet[0][1][11]_AND_224_o
    SLICE_X51Y37.B5      net (fanout=13)       0.399   HistInit[0]_Triplet[0][1][11]_AND_224_o
    SLICE_X51Y37.B       Tilo                  0.259   HistAdaReg_0<3>
                                                       Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT20111
    SLICE_X53Y36.A5      net (fanout=8)        0.421   Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT2011
    SLICE_X53Y36.A       Tilo                  0.259   Muxad_1
                                                       Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT62
    SLICE_X53Y36.B5      net (fanout=1)        0.358   Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT61
    SLICE_X53Y36.BMUX    Tilo                  0.313   Muxad_1
                                                       Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT63
    SLICE_X52Y36.BX      net (fanout=1)        0.386   HistAddra[0][9]_GND_6_o_mux_150_OUT<2>
    SLICE_X52Y36.CLK     Tdick                 0.136   HistAddra_0<9>
                                                       HistAddra_0_2
    -------------------------------------------------  ---------------------------
    Total                                      6.094ns (2.216ns logic, 3.878ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s (FF)
  Destination:          HistAddra_0_2 (FF)
  Requirement:          6.249ns
  Data Path Delay:      6.066ns (Levels of Logic = 5)
  Clock Path Skew:      -0.077ns (0.528 - 0.605)
  Source Clock:         RxOutClk<0> rising at 0.000ns
  Destination Clock:    RxOutClk<0> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s to HistAddra_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X23Y42.Q3     Tiscko_Q              0.785   GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s
                                                       GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s
    SLICE_X48Y38.B3      net (fanout=2)        1.506   n3398<48>
    SLICE_X48Y38.B       Tilo                  0.205   ADCSmplGate_0
                                                       n0063<5>1
    SLICE_X51Y37.A6      net (fanout=161)      0.780   n0063
    SLICE_X51Y37.A       Tilo                  0.259   HistAdaReg_0<3>
                                                       HistInit[0]_Triplet[0][1][11]_AND_224_o
    SLICE_X51Y37.B5      net (fanout=13)       0.399   HistInit[0]_Triplet[0][1][11]_AND_224_o
    SLICE_X51Y37.B       Tilo                  0.259   HistAdaReg_0<3>
                                                       Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT20111
    SLICE_X53Y36.A5      net (fanout=8)        0.421   Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT2011
    SLICE_X53Y36.A       Tilo                  0.259   Muxad_1
                                                       Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT62
    SLICE_X53Y36.B5      net (fanout=1)        0.358   Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT61
    SLICE_X53Y36.BMUX    Tilo                  0.313   Muxad_1
                                                       Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT63
    SLICE_X52Y36.BX      net (fanout=1)        0.386   HistAddra[0][9]_GND_6_o_mux_150_OUT<2>
    SLICE_X52Y36.CLK     Tdick                 0.136   HistAddra_0<9>
                                                       HistAddra_0_2
    -------------------------------------------------  ---------------------------
    Total                                      6.066ns (2.216ns logic, 3.850ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m (FF)
  Destination:          HistAddra_0_2 (FF)
  Requirement:          6.249ns
  Data Path Delay:      6.008ns (Levels of Logic = 5)
  Clock Path Skew:      -0.077ns (0.528 - 0.605)
  Source Clock:         RxOutClk<0> rising at 0.000ns
  Destination Clock:    RxOutClk<0> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m to HistAddra_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X23Y43.Q4     Tiscko_Q              0.785   GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m
                                                       GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m
    SLICE_X48Y38.B1      net (fanout=2)        1.448   n3398<53>
    SLICE_X48Y38.B       Tilo                  0.205   ADCSmplGate_0
                                                       n0063<5>1
    SLICE_X51Y37.A6      net (fanout=161)      0.780   n0063
    SLICE_X51Y37.A       Tilo                  0.259   HistAdaReg_0<3>
                                                       HistInit[0]_Triplet[0][1][11]_AND_224_o
    SLICE_X51Y37.B5      net (fanout=13)       0.399   HistInit[0]_Triplet[0][1][11]_AND_224_o
    SLICE_X51Y37.B       Tilo                  0.259   HistAdaReg_0<3>
                                                       Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT20111
    SLICE_X53Y36.A5      net (fanout=8)        0.421   Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT2011
    SLICE_X53Y36.A       Tilo                  0.259   Muxad_1
                                                       Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT62
    SLICE_X53Y36.B5      net (fanout=1)        0.358   Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT61
    SLICE_X53Y36.BMUX    Tilo                  0.313   Muxad_1
                                                       Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT63
    SLICE_X52Y36.BX      net (fanout=1)        0.386   HistAddra[0][9]_GND_6_o_mux_150_OUT<2>
    SLICE_X52Y36.CLK     Tdick                 0.136   HistAddra_0<9>
                                                       HistAddra_0_2
    -------------------------------------------------  ---------------------------
    Total                                      6.008ns (2.216ns logic, 3.792ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point Buff_Wrt_Ptr_0_1_2 (SLICE_X48Y23.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m (FF)
  Destination:          Buff_Wrt_Ptr_0_1_2 (FF)
  Requirement:          6.249ns
  Data Path Delay:      5.910ns (Levels of Logic = 3)
  Clock Path Skew:      -0.105ns (0.500 - 0.605)
  Source Clock:         RxOutClk<0> rising at 0.000ns
  Destination Clock:    RxOutClk<0> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m to Buff_Wrt_Ptr_0_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X23Y43.Q2     Tiscko_Q              0.785   GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m
                                                       GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m
    SLICE_X48Y38.B2      net (fanout=2)        1.534   n3398<51>
    SLICE_X48Y38.B       Tilo                  0.205   ADCSmplGate_0
                                                       n0063<5>1
    SLICE_X45Y26.D3      net (fanout=161)      1.555   n0063
    SLICE_X45Y26.DMUX    Tilo                  0.313   Input_Seqs_0_1_FSM_FFd3
                                                       Input_Seqs_0_1__n6259_inv11
    SLICE_X45Y26.C6      net (fanout=9)        0.317   Input_Seqs_0_1_FSM_FFd3-In
    SLICE_X45Y26.C       Tilo                  0.259   Input_Seqs_0_1_FSM_FFd3
                                                       Input_Seqs_0_1__n6259_inv1
    SLICE_X48Y23.CE      net (fanout=3)        0.627   _n6259_inv
    SLICE_X48Y23.CLK     Tceck                 0.315   Buff_Wrt_Ptr_0_1<2>
                                                       Buff_Wrt_Ptr_0_1_2
    -------------------------------------------------  ---------------------------
    Total                                      5.910ns (1.877ns logic, 4.033ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s (FF)
  Destination:          Buff_Wrt_Ptr_0_1_2 (FF)
  Requirement:          6.249ns
  Data Path Delay:      5.882ns (Levels of Logic = 3)
  Clock Path Skew:      -0.105ns (0.500 - 0.605)
  Source Clock:         RxOutClk<0> rising at 0.000ns
  Destination Clock:    RxOutClk<0> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s to Buff_Wrt_Ptr_0_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X23Y42.Q3     Tiscko_Q              0.785   GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s
                                                       GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s
    SLICE_X48Y38.B3      net (fanout=2)        1.506   n3398<48>
    SLICE_X48Y38.B       Tilo                  0.205   ADCSmplGate_0
                                                       n0063<5>1
    SLICE_X45Y26.D3      net (fanout=161)      1.555   n0063
    SLICE_X45Y26.DMUX    Tilo                  0.313   Input_Seqs_0_1_FSM_FFd3
                                                       Input_Seqs_0_1__n6259_inv11
    SLICE_X45Y26.C6      net (fanout=9)        0.317   Input_Seqs_0_1_FSM_FFd3-In
    SLICE_X45Y26.C       Tilo                  0.259   Input_Seqs_0_1_FSM_FFd3
                                                       Input_Seqs_0_1__n6259_inv1
    SLICE_X48Y23.CE      net (fanout=3)        0.627   _n6259_inv
    SLICE_X48Y23.CLK     Tceck                 0.315   Buff_Wrt_Ptr_0_1<2>
                                                       Buff_Wrt_Ptr_0_1_2
    -------------------------------------------------  ---------------------------
    Total                                      5.882ns (1.877ns logic, 4.005ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m (FF)
  Destination:          Buff_Wrt_Ptr_0_1_2 (FF)
  Requirement:          6.249ns
  Data Path Delay:      5.824ns (Levels of Logic = 3)
  Clock Path Skew:      -0.105ns (0.500 - 0.605)
  Source Clock:         RxOutClk<0> rising at 0.000ns
  Destination Clock:    RxOutClk<0> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m to Buff_Wrt_Ptr_0_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X23Y43.Q4     Tiscko_Q              0.785   GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m
                                                       GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m
    SLICE_X48Y38.B1      net (fanout=2)        1.448   n3398<53>
    SLICE_X48Y38.B       Tilo                  0.205   ADCSmplGate_0
                                                       n0063<5>1
    SLICE_X45Y26.D3      net (fanout=161)      1.555   n0063
    SLICE_X45Y26.DMUX    Tilo                  0.313   Input_Seqs_0_1_FSM_FFd3
                                                       Input_Seqs_0_1__n6259_inv11
    SLICE_X45Y26.C6      net (fanout=9)        0.317   Input_Seqs_0_1_FSM_FFd3-In
    SLICE_X45Y26.C       Tilo                  0.259   Input_Seqs_0_1_FSM_FFd3
                                                       Input_Seqs_0_1__n6259_inv1
    SLICE_X48Y23.CE      net (fanout=3)        0.627   _n6259_inv
    SLICE_X48Y23.CLK     Tceck                 0.315   Buff_Wrt_Ptr_0_1<2>
                                                       Buff_Wrt_Ptr_0_1_2
    -------------------------------------------------  ---------------------------
    Total                                      5.824ns (1.877ns logic, 3.947ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point Buff_Wrt_Ptr_0_1_1 (SLICE_X48Y23.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m (FF)
  Destination:          Buff_Wrt_Ptr_0_1_1 (FF)
  Requirement:          6.249ns
  Data Path Delay:      5.909ns (Levels of Logic = 3)
  Clock Path Skew:      -0.105ns (0.500 - 0.605)
  Source Clock:         RxOutClk<0> rising at 0.000ns
  Destination Clock:    RxOutClk<0> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m to Buff_Wrt_Ptr_0_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X23Y43.Q2     Tiscko_Q              0.785   GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m
                                                       GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m
    SLICE_X48Y38.B2      net (fanout=2)        1.534   n3398<51>
    SLICE_X48Y38.B       Tilo                  0.205   ADCSmplGate_0
                                                       n0063<5>1
    SLICE_X45Y26.D3      net (fanout=161)      1.555   n0063
    SLICE_X45Y26.DMUX    Tilo                  0.313   Input_Seqs_0_1_FSM_FFd3
                                                       Input_Seqs_0_1__n6259_inv11
    SLICE_X45Y26.C6      net (fanout=9)        0.317   Input_Seqs_0_1_FSM_FFd3-In
    SLICE_X45Y26.C       Tilo                  0.259   Input_Seqs_0_1_FSM_FFd3
                                                       Input_Seqs_0_1__n6259_inv1
    SLICE_X48Y23.CE      net (fanout=3)        0.627   _n6259_inv
    SLICE_X48Y23.CLK     Tceck                 0.314   Buff_Wrt_Ptr_0_1<2>
                                                       Buff_Wrt_Ptr_0_1_1
    -------------------------------------------------  ---------------------------
    Total                                      5.909ns (1.876ns logic, 4.033ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s (FF)
  Destination:          Buff_Wrt_Ptr_0_1_1 (FF)
  Requirement:          6.249ns
  Data Path Delay:      5.881ns (Levels of Logic = 3)
  Clock Path Skew:      -0.105ns (0.500 - 0.605)
  Source Clock:         RxOutClk<0> rising at 0.000ns
  Destination Clock:    RxOutClk<0> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s to Buff_Wrt_Ptr_0_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X23Y42.Q3     Tiscko_Q              0.785   GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s
                                                       GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s
    SLICE_X48Y38.B3      net (fanout=2)        1.506   n3398<48>
    SLICE_X48Y38.B       Tilo                  0.205   ADCSmplGate_0
                                                       n0063<5>1
    SLICE_X45Y26.D3      net (fanout=161)      1.555   n0063
    SLICE_X45Y26.DMUX    Tilo                  0.313   Input_Seqs_0_1_FSM_FFd3
                                                       Input_Seqs_0_1__n6259_inv11
    SLICE_X45Y26.C6      net (fanout=9)        0.317   Input_Seqs_0_1_FSM_FFd3-In
    SLICE_X45Y26.C       Tilo                  0.259   Input_Seqs_0_1_FSM_FFd3
                                                       Input_Seqs_0_1__n6259_inv1
    SLICE_X48Y23.CE      net (fanout=3)        0.627   _n6259_inv
    SLICE_X48Y23.CLK     Tceck                 0.314   Buff_Wrt_Ptr_0_1<2>
                                                       Buff_Wrt_Ptr_0_1_1
    -------------------------------------------------  ---------------------------
    Total                                      5.881ns (1.876ns logic, 4.005ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m (FF)
  Destination:          Buff_Wrt_Ptr_0_1_1 (FF)
  Requirement:          6.249ns
  Data Path Delay:      5.823ns (Levels of Logic = 3)
  Clock Path Skew:      -0.105ns (0.500 - 0.605)
  Source Clock:         RxOutClk<0> rising at 0.000ns
  Destination Clock:    RxOutClk<0> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m to Buff_Wrt_Ptr_0_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X23Y43.Q4     Tiscko_Q              0.785   GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m
                                                       GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m
    SLICE_X48Y38.B1      net (fanout=2)        1.448   n3398<53>
    SLICE_X48Y38.B       Tilo                  0.205   ADCSmplGate_0
                                                       n0063<5>1
    SLICE_X45Y26.D3      net (fanout=161)      1.555   n0063
    SLICE_X45Y26.DMUX    Tilo                  0.313   Input_Seqs_0_1_FSM_FFd3
                                                       Input_Seqs_0_1__n6259_inv11
    SLICE_X45Y26.C6      net (fanout=9)        0.317   Input_Seqs_0_1_FSM_FFd3-In
    SLICE_X45Y26.C       Tilo                  0.259   Input_Seqs_0_1_FSM_FFd3
                                                       Input_Seqs_0_1__n6259_inv1
    SLICE_X48Y23.CE      net (fanout=3)        0.627   _n6259_inv
    SLICE_X48Y23.CLK     Tceck                 0.314   Buff_Wrt_Ptr_0_1<2>
                                                       Buff_Wrt_Ptr_0_1_1
    -------------------------------------------------  ---------------------------
    Total                                      5.823ns (1.876ns logic, 3.947ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP
        "GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1" TS_AFEDCO_P0 * 3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X2Y6.DIA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.259ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Hist_Data_0_15 (FF)
  Destination:          GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.172 - 0.163)
  Source Clock:         RxOutClk<0> rising at 6.249ns
  Destination Clock:    RxOutClk<0> rising at 6.249ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Hist_Data_0_15 to GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y12.CQ      Tcko                  0.198   Hist_Data_0<17>
                                                       Hist_Data_0_15
    RAMB16_X2Y6.DIA6     net (fanout=1)        0.123   Hist_Data_0<15>
    RAMB16_X2Y6.CLKA     Trckd_DIA   (-Th)     0.053   GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.145ns logic, 0.123ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X2Y8.DIA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.261ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Hist_Data_0_20 (FF)
  Destination:          GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.174 - 0.167)
  Source Clock:         RxOutClk<0> rising at 6.249ns
  Destination Clock:    RxOutClk<0> rising at 6.249ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Hist_Data_0_20 to GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y16.BQ      Tcko                  0.198   Hist_Data_0<24>
                                                       Hist_Data_0_20
    RAMB16_X2Y8.DIA12    net (fanout=1)        0.123   Hist_Data_0<20>
    RAMB16_X2Y8.CLKA     Trckd_DIA   (-Th)     0.053   GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.145ns logic, 0.123ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y28.ADDRB13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.283ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DPFrontRdAd_0_9 (FF)
  Destination:          GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.285ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.165 - 0.163)
  Source Clock:         RxOutClk<0> rising at 6.249ns
  Destination Clock:    RxOutClk<0> rising at 6.249ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DPFrontRdAd_0_9 to GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y59.BQ      Tcko                  0.200   DPFrontRdAd_0<9>
                                                       DPFrontRdAd_0_9
    RAMB16_X2Y28.ADDRB13 net (fanout=9)        0.151   DPFrontRdAd_0<9>
    RAMB16_X2Y28.CLKB    Trckc_ADDRB (-Th)     0.066   GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.285ns (0.134ns logic, 0.151ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP
        "GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1" TS_AFEDCO_P0 * 3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.125ns (period - min period limit)
  Period: 6.249ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y24.CLKAWRCLK
  Clock network: RxOutClk<0>
--------------------------------------------------------------------------------
Slack: 3.125ns (period - min period limit)
  Period: 6.249ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y24.CLKBRDCLK
  Clock network: RxOutClk<0>
--------------------------------------------------------------------------------
Slack: 3.125ns (period - min period limit)
  Period: 6.249ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y6.CLKA
  Clock network: RxOutClk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rxioclkp_0_ = PERIOD TIMEGRP "rxioclkp_0_" TS_AFEDCO_P0 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rxioclkn_1_ = PERIOD TIMEGRP "rxioclkn_1_" TS_AFEDCO_P1 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP   
      "GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1" TS_AFEDCO_P1 * 3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31620 paths analyzed, 7216 endpoints analyzed, 23 failing endpoints
 23 timing errors detected. (23 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.530ns.
--------------------------------------------------------------------------------

Paths for end point ADCSmplCntr_1_1_4 (SLICE_X10Y56.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m (FF)
  Destination:          ADCSmplCntr_1_1_4 (FF)
  Requirement:          6.249ns
  Data Path Delay:      6.556ns (Levels of Logic = 2)
  Clock Path Skew:      0.061ns (0.463 - 0.402)
  Source Clock:         RxOutClk<1> rising at 0.000ns
  Destination Clock:    RxOutClk<1> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m to ADCSmplCntr_1_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y71.Q4     Tiscko_Q              0.785   GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m
                                                       GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m
    SLICE_X31Y57.B1      net (fanout=2)        2.005   n3399<53>
    SLICE_X31Y57.B       Tilo                  0.259   ADCSmplGate_1
                                                       n0951<5>1
    SLICE_X27Y47.A5      net (fanout=148)      1.276   n0951
    SLICE_X27Y47.A       Tilo                  0.259   WrtWdCntAdLo_1_3<3>
                                                       _n6384_inv1
    SLICE_X10Y56.CE      net (fanout=3)        1.641   _n6384_inv
    SLICE_X10Y56.CLK     Tceck                 0.331   ADCSmplCntr_1_1<7>
                                                       ADCSmplCntr_1_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.556ns (1.634ns logic, 4.922ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m (FF)
  Destination:          ADCSmplCntr_1_1_4 (FF)
  Requirement:          6.249ns
  Data Path Delay:      6.445ns (Levels of Logic = 2)
  Clock Path Skew:      0.061ns (0.463 - 0.402)
  Source Clock:         RxOutClk<1> rising at 0.000ns
  Destination Clock:    RxOutClk<1> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m to ADCSmplCntr_1_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y71.Q3     Tiscko_Q              0.785   GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m
                                                       GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m
    SLICE_X31Y57.B2      net (fanout=2)        1.894   n3399<52>
    SLICE_X31Y57.B       Tilo                  0.259   ADCSmplGate_1
                                                       n0951<5>1
    SLICE_X27Y47.A5      net (fanout=148)      1.276   n0951
    SLICE_X27Y47.A       Tilo                  0.259   WrtWdCntAdLo_1_3<3>
                                                       _n6384_inv1
    SLICE_X10Y56.CE      net (fanout=3)        1.641   _n6384_inv
    SLICE_X10Y56.CLK     Tceck                 0.331   ADCSmplCntr_1_1<7>
                                                       ADCSmplCntr_1_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.445ns (1.634ns logic, 4.811ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m (FF)
  Destination:          ADCSmplCntr_1_1_4 (FF)
  Requirement:          6.249ns
  Data Path Delay:      6.174ns (Levels of Logic = 2)
  Clock Path Skew:      0.061ns (0.463 - 0.402)
  Source Clock:         RxOutClk<1> rising at 0.000ns
  Destination Clock:    RxOutClk<1> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m to ADCSmplCntr_1_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y71.Q1     Tiscko_Q              0.785   GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m
                                                       GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m
    SLICE_X31Y57.B4      net (fanout=2)        1.623   n3399<50>
    SLICE_X31Y57.B       Tilo                  0.259   ADCSmplGate_1
                                                       n0951<5>1
    SLICE_X27Y47.A5      net (fanout=148)      1.276   n0951
    SLICE_X27Y47.A       Tilo                  0.259   WrtWdCntAdLo_1_3<3>
                                                       _n6384_inv1
    SLICE_X10Y56.CE      net (fanout=3)        1.641   _n6384_inv
    SLICE_X10Y56.CLK     Tceck                 0.331   ADCSmplCntr_1_1<7>
                                                       ADCSmplCntr_1_1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.174ns (1.634ns logic, 4.540ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point ADCSmplCntr_1_1_8 (SLICE_X10Y57.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m (FF)
  Destination:          ADCSmplCntr_1_1_8 (FF)
  Requirement:          6.249ns
  Data Path Delay:      6.541ns (Levels of Logic = 2)
  Clock Path Skew:      0.063ns (0.465 - 0.402)
  Source Clock:         RxOutClk<1> rising at 0.000ns
  Destination Clock:    RxOutClk<1> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m to ADCSmplCntr_1_1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y71.Q4     Tiscko_Q              0.785   GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m
                                                       GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m
    SLICE_X31Y57.B1      net (fanout=2)        2.005   n3399<53>
    SLICE_X31Y57.B       Tilo                  0.259   ADCSmplGate_1
                                                       n0951<5>1
    SLICE_X27Y47.A5      net (fanout=148)      1.276   n0951
    SLICE_X27Y47.A       Tilo                  0.259   WrtWdCntAdLo_1_3<3>
                                                       _n6384_inv1
    SLICE_X10Y57.CE      net (fanout=3)        1.626   _n6384_inv
    SLICE_X10Y57.CLK     Tceck                 0.331   ADCSmplCntr_1_1<9>
                                                       ADCSmplCntr_1_1_8
    -------------------------------------------------  ---------------------------
    Total                                      6.541ns (1.634ns logic, 4.907ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m (FF)
  Destination:          ADCSmplCntr_1_1_8 (FF)
  Requirement:          6.249ns
  Data Path Delay:      6.430ns (Levels of Logic = 2)
  Clock Path Skew:      0.063ns (0.465 - 0.402)
  Source Clock:         RxOutClk<1> rising at 0.000ns
  Destination Clock:    RxOutClk<1> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m to ADCSmplCntr_1_1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y71.Q3     Tiscko_Q              0.785   GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m
                                                       GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m
    SLICE_X31Y57.B2      net (fanout=2)        1.894   n3399<52>
    SLICE_X31Y57.B       Tilo                  0.259   ADCSmplGate_1
                                                       n0951<5>1
    SLICE_X27Y47.A5      net (fanout=148)      1.276   n0951
    SLICE_X27Y47.A       Tilo                  0.259   WrtWdCntAdLo_1_3<3>
                                                       _n6384_inv1
    SLICE_X10Y57.CE      net (fanout=3)        1.626   _n6384_inv
    SLICE_X10Y57.CLK     Tceck                 0.331   ADCSmplCntr_1_1<9>
                                                       ADCSmplCntr_1_1_8
    -------------------------------------------------  ---------------------------
    Total                                      6.430ns (1.634ns logic, 4.796ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m (FF)
  Destination:          ADCSmplCntr_1_1_8 (FF)
  Requirement:          6.249ns
  Data Path Delay:      6.159ns (Levels of Logic = 2)
  Clock Path Skew:      0.063ns (0.465 - 0.402)
  Source Clock:         RxOutClk<1> rising at 0.000ns
  Destination Clock:    RxOutClk<1> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m to ADCSmplCntr_1_1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y71.Q1     Tiscko_Q              0.785   GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m
                                                       GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m
    SLICE_X31Y57.B4      net (fanout=2)        1.623   n3399<50>
    SLICE_X31Y57.B       Tilo                  0.259   ADCSmplGate_1
                                                       n0951<5>1
    SLICE_X27Y47.A5      net (fanout=148)      1.276   n0951
    SLICE_X27Y47.A       Tilo                  0.259   WrtWdCntAdLo_1_3<3>
                                                       _n6384_inv1
    SLICE_X10Y57.CE      net (fanout=3)        1.626   _n6384_inv
    SLICE_X10Y57.CLK     Tceck                 0.331   ADCSmplCntr_1_1<9>
                                                       ADCSmplCntr_1_1_8
    -------------------------------------------------  ---------------------------
    Total                                      6.159ns (1.634ns logic, 4.525ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point ADCSmplCntr_1_2_8 (SLICE_X8Y57.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m (FF)
  Destination:          ADCSmplCntr_1_2_8 (FF)
  Requirement:          6.249ns
  Data Path Delay:      6.535ns (Levels of Logic = 2)
  Clock Path Skew:      0.073ns (0.475 - 0.402)
  Source Clock:         RxOutClk<1> rising at 0.000ns
  Destination Clock:    RxOutClk<1> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m to ADCSmplCntr_1_2_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y71.Q4     Tiscko_Q              0.785   GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m
                                                       GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m
    SLICE_X31Y57.B1      net (fanout=2)        2.005   n3399<53>
    SLICE_X31Y57.B       Tilo                  0.259   ADCSmplGate_1
                                                       n0951<5>1
    SLICE_X27Y47.A5      net (fanout=148)      1.276   n0951
    SLICE_X27Y47.AMUX    Tilo                  0.313   WrtWdCntAdLo_1_3<3>
                                                       _n6397_inv1
    SLICE_X8Y57.CE       net (fanout=3)        1.562   _n6397_inv
    SLICE_X8Y57.CLK      Tceck                 0.335   ADCSmplCntr_1_2<9>
                                                       ADCSmplCntr_1_2_8
    -------------------------------------------------  ---------------------------
    Total                                      6.535ns (1.692ns logic, 4.843ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m (FF)
  Destination:          ADCSmplCntr_1_2_8 (FF)
  Requirement:          6.249ns
  Data Path Delay:      6.424ns (Levels of Logic = 2)
  Clock Path Skew:      0.073ns (0.475 - 0.402)
  Source Clock:         RxOutClk<1> rising at 0.000ns
  Destination Clock:    RxOutClk<1> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m to ADCSmplCntr_1_2_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y71.Q3     Tiscko_Q              0.785   GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m
                                                       GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m
    SLICE_X31Y57.B2      net (fanout=2)        1.894   n3399<52>
    SLICE_X31Y57.B       Tilo                  0.259   ADCSmplGate_1
                                                       n0951<5>1
    SLICE_X27Y47.A5      net (fanout=148)      1.276   n0951
    SLICE_X27Y47.AMUX    Tilo                  0.313   WrtWdCntAdLo_1_3<3>
                                                       _n6397_inv1
    SLICE_X8Y57.CE       net (fanout=3)        1.562   _n6397_inv
    SLICE_X8Y57.CLK      Tceck                 0.335   ADCSmplCntr_1_2<9>
                                                       ADCSmplCntr_1_2_8
    -------------------------------------------------  ---------------------------
    Total                                      6.424ns (1.692ns logic, 4.732ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m (FF)
  Destination:          ADCSmplCntr_1_2_8 (FF)
  Requirement:          6.249ns
  Data Path Delay:      6.153ns (Levels of Logic = 2)
  Clock Path Skew:      0.073ns (0.475 - 0.402)
  Source Clock:         RxOutClk<1> rising at 0.000ns
  Destination Clock:    RxOutClk<1> rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m to ADCSmplCntr_1_2_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y71.Q1     Tiscko_Q              0.785   GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m
                                                       GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m
    SLICE_X31Y57.B4      net (fanout=2)        1.623   n3399<50>
    SLICE_X31Y57.B       Tilo                  0.259   ADCSmplGate_1
                                                       n0951<5>1
    SLICE_X27Y47.A5      net (fanout=148)      1.276   n0951
    SLICE_X27Y47.AMUX    Tilo                  0.313   WrtWdCntAdLo_1_3<3>
                                                       _n6397_inv1
    SLICE_X8Y57.CE       net (fanout=3)        1.562   _n6397_inv
    SLICE_X8Y57.CLK      Tceck                 0.335   ADCSmplCntr_1_2<9>
                                                       ADCSmplCntr_1_2_8
    -------------------------------------------------  ---------------------------
    Total                                      6.153ns (1.692ns logic, 4.461ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP
        "GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1" TS_AFEDCO_P1 * 3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point WrtWdCntAdHi_1_7_8 (SLICE_X30Y57.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Input_Seqs_1_7_FSM_FFd4 (FF)
  Destination:          WrtWdCntAdHi_1_7_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.067 - 0.072)
  Source Clock:         RxOutClk<1> rising at 6.249ns
  Destination Clock:    RxOutClk<1> rising at 6.249ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Input_Seqs_1_7_FSM_FFd4 to WrtWdCntAdHi_1_7_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y57.CQ      Tcko                  0.200   Input_Seqs_1_7_FSM_FFd5
                                                       Input_Seqs_1_7_FSM_FFd4
    SLICE_X30Y57.CE      net (fanout=28)       0.184   Input_Seqs_1_7_FSM_FFd4
    SLICE_X30Y57.CLK     Tckce       (-Th)     0.108   WrtWdCntAdHi_1_7<8>
                                                       WrtWdCntAdHi_1_7_8
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.092ns logic, 0.184ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y18.DIA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.282ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Hist_Data_1_5 (FF)
  Destination:          GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.173 - 0.187)
  Source Clock:         RxOutClk<1> rising at 6.249ns
  Destination Clock:    RxOutClk<1> rising at 6.249ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Hist_Data_1_5 to GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.BQ      Tcko                  0.198   Hist_Data_1<9>
                                                       Hist_Data_1_5
    RAMB16_X1Y18.DIA5    net (fanout=1)        0.123   Hist_Data_1<5>
    RAMB16_X1Y18.CLKA    Trckd_DIA   (-Th)     0.053   GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.145ns logic, 0.123ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y18.DIPA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.282ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Hist_Data_1_8 (FF)
  Destination:          GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.173 - 0.187)
  Source Clock:         RxOutClk<1> rising at 6.249ns
  Destination Clock:    RxOutClk<1> rising at 6.249ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Hist_Data_1_8 to GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.CQ      Tcko                  0.198   Hist_Data_1<9>
                                                       Hist_Data_1_8
    RAMB16_X1Y18.DIPA0   net (fanout=1)        0.123   Hist_Data_1<8>
    RAMB16_X1Y18.CLKA    Trckd_DIPA  (-Th)     0.053   GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.145ns logic, 0.123ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP
        "GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1" TS_AFEDCO_P1 * 3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.125ns (period - min period limit)
  Period: 6.249ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y25.CLKAWRCLK
  Clock network: RxOutClk<1>
--------------------------------------------------------------------------------
Slack: 3.125ns (period - min period limit)
  Period: 6.249ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y25.CLKBRDCLK
  Clock network: RxOutClk<1>
--------------------------------------------------------------------------------
Slack: 3.125ns (period - min period limit)
  Period: 6.249ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: RxOutClk<1>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rxioclkp_1_ = PERIOD TIMEGRP "rxioclkp_1_" TS_AFEDCO_P1 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_ClkB_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ClkB_P                      |     10.000ns|      5.340ns|     29.984ns|            0|          306|            0|       171946|
| TS_Sys_PLL_clk2x              |      5.000ns|      8.572ns|          N/A|            1|            0|          373|            0|
| TS_Sys_PLL_clkfx              |      6.250ns|     18.740ns|          N/A|          305|            0|       171570|            0|
| TS_Sys_PLL_clk0               |     10.000ns|      1.730ns|          N/A|            0|            0|            3|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_VXO_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_VXO_P                       |     10.000ns|      3.334ns|     10.952ns|            0|            1|            0|        11061|
| TS_LPDDRCtrl_memc3_infrastruct|     20.000ns|     21.904ns|          N/A|            1|            0|        11012|            0|
| ure_inst_mcb_drp_clk_bufg_in  |             |             |             |             |             |             |             |
| TS_LPDDRCtrl_memc3_infrastruct|      5.000ns|      1.499ns|          N/A|            0|            0|            0|            0|
| ure_inst_clk_2x_180           |             |             |             |             |             |             |             |
| TS_LPDDRCtrl_memc3_infrastruct|      5.000ns|      1.499ns|          N/A|            0|            0|            0|            0|
| ure_inst_clk_2x_0             |             |             |             |             |             |             |             |
| TS_LPDDRCtrl_memc3_infrastruct|     40.000ns|      3.944ns|          N/A|            0|            0|           49|            0|
| ure_inst_clk0_bufg_in         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_AFEDCO_P0
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_AFEDCO_P0                   |      2.083ns|      0.925ns|      2.069ns|            0|            0|            0|        31958|
| TS_rxioclkn_0_                |      2.083ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_GenOnePerAFE_0__LVDSInClk_r|      6.249ns|      6.206ns|          N/A|            0|            0|        31958|            0|
| x_bufio2_x1                   |             |             |             |             |             |             |             |
| TS_rxioclkp_0_                |      2.083ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_AFEDCO_P1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_AFEDCO_P1                   |      2.083ns|      0.925ns|      2.177ns|            0|           23|            0|        31620|
| TS_rxioclkn_1_                |      2.083ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_GenOnePerAFE_1__LVDSInClk_r|      6.249ns|      6.530ns|          N/A|           23|            0|        31620|            0|
| x_bufio2_x1                   |             |             |             |             |             |             |             |
| TS_rxioclkp_1_                |      2.083ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

4 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock AFEDCO_N<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AFEDCO_N<0>    |    6.206|         |         |         |
AFEDCO_P<0>    |    6.206|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock AFEDCO_N<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AFEDCO_N<1>    |    6.530|         |         |         |
AFEDCO_P<1>    |    6.530|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock AFEDCO_P<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AFEDCO_N<0>    |    6.206|         |         |         |
AFEDCO_P<0>    |    6.206|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock AFEDCO_P<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AFEDCO_N<1>    |    6.530|         |         |         |
AFEDCO_P<1>    |    6.530|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ClkB_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkB_N         |    8.129|         |         |         |
ClkB_P         |    8.129|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ClkB_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkB_N         |    8.129|         |         |         |
ClkB_P         |    8.129|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VXO_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
VXO_N          |    8.220|         |         |         |
VXO_P          |    8.220|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VXO_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
VXO_N          |    8.220|         |         |         |
VXO_P          |    8.220|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 330  Score: 363619  (Setup/Max: 363619, Hold: 0)

Constraints cover 246585 paths, 0 nets, and 25597 connections

Design statistics:
   Minimum period:  21.904ns{1}   (Maximum frequency:  45.654MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug  1 22:14:11 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 543 MB



