{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Web Edition " "Info: Version 7.1 Build 156 04/30/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 18:52:15 2016 " "Info: Processing started: Mon May 02 18:52:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off jtd -c jtd --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jtd -c jtd --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { { 320 -16 152 336 "CLK" "" } } } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "fdivision:inst1\|Fout " "Info: Detected ripple clock \"fdivision:inst1\|Fout\" as buffer" {  } { { "fdivision.v" "" { Text "D:/jtd/fdivision.v" 4 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdivision:inst1\|Fout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register traffic_lights:inst2\|T1\[1\] register traffic_lights:inst2\|T2\[4\] 131.94 MHz 7.579 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 131.94 MHz between source register \"traffic_lights:inst2\|T1\[1\]\" and destination register \"traffic_lights:inst2\|T2\[4\]\" (period= 7.579 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.309 ns + Longest register register " "Info: + Longest register to register delay is 7.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns traffic_lights:inst2\|T1\[1\] 1 REG LC_X20_Y8_N4 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y8_N4; Fanout = 24; REG Node = 'traffic_lights:inst2\|T1\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { traffic_lights:inst2|T1[1] } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.292 ns) 1.802 ns traffic_lights:inst2\|Equal0~102 2 COMB LC_X21_Y7_N1 5 " "Info: 2: + IC(1.510 ns) + CELL(0.292 ns) = 1.802 ns; Loc. = LC_X21_Y7_N1; Fanout = 5; COMB Node = 'traffic_lights:inst2\|Equal0~102'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { traffic_lights:inst2|T1[1] traffic_lights:inst2|Equal0~102 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.292 ns) 2.809 ns traffic_lights:inst2\|Equal0~103 3 COMB LC_X21_Y7_N8 6 " "Info: 3: + IC(0.715 ns) + CELL(0.292 ns) = 2.809 ns; Loc. = LC_X21_Y7_N8; Fanout = 6; COMB Node = 'traffic_lights:inst2\|Equal0~103'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { traffic_lights:inst2|Equal0~102 traffic_lights:inst2|Equal0~103 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.590 ns) 4.703 ns traffic_lights:inst2\|T1\[0\]~926 4 COMB LC_X20_Y6_N3 2 " "Info: 4: + IC(1.304 ns) + CELL(0.590 ns) = 4.703 ns; Loc. = LC_X20_Y6_N3; Fanout = 2; COMB Node = 'traffic_lights:inst2\|T1\[0\]~926'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.894 ns" { traffic_lights:inst2|Equal0~103 traffic_lights:inst2|T1[0]~926 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.442 ns) 5.568 ns traffic_lights:inst2\|T2\[1\]~785 5 COMB LC_X20_Y6_N9 3 " "Info: 5: + IC(0.423 ns) + CELL(0.442 ns) = 5.568 ns; Loc. = LC_X20_Y6_N9; Fanout = 3; COMB Node = 'traffic_lights:inst2\|T2\[1\]~785'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { traffic_lights:inst2|T1[0]~926 traffic_lights:inst2|T2[1]~785 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.263 ns) + CELL(0.478 ns) 7.309 ns traffic_lights:inst2\|T2\[4\] 6 REG LC_X16_Y6_N5 23 " "Info: 6: + IC(1.263 ns) + CELL(0.478 ns) = 7.309 ns; Loc. = LC_X16_Y6_N5; Fanout = 23; REG Node = 'traffic_lights:inst2\|T2\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.741 ns" { traffic_lights:inst2|T2[1]~785 traffic_lights:inst2|T2[4] } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.094 ns ( 28.65 % ) " "Info: Total cell delay = 2.094 ns ( 28.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.215 ns ( 71.35 % ) " "Info: Total interconnect delay = 5.215 ns ( 71.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.309 ns" { traffic_lights:inst2|T1[1] traffic_lights:inst2|Equal0~102 traffic_lights:inst2|Equal0~103 traffic_lights:inst2|T1[0]~926 traffic_lights:inst2|T2[1]~785 traffic_lights:inst2|T2[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.309 ns" { traffic_lights:inst2|T1[1] traffic_lights:inst2|Equal0~102 traffic_lights:inst2|Equal0~103 traffic_lights:inst2|T1[0]~926 traffic_lights:inst2|T2[1]~785 traffic_lights:inst2|T2[4] } { 0.000ns 1.510ns 0.715ns 1.304ns 0.423ns 1.263ns } { 0.000ns 0.292ns 0.292ns 0.590ns 0.442ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.348 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 7.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 33; CLK Node = 'CLK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { { 320 -16 152 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns fdivision:inst1\|Fout 2 REG LC_X8_Y10_N2 48 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N2; Fanout = 48; REG Node = 'fdivision:inst1\|Fout'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { CLK fdivision:inst1|Fout } "NODE_NAME" } } { "fdivision.v" "" { Text "D:/jtd/fdivision.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.488 ns) + CELL(0.711 ns) 7.348 ns traffic_lights:inst2\|T2\[4\] 3 REG LC_X16_Y6_N5 23 " "Info: 3: + IC(3.488 ns) + CELL(0.711 ns) = 7.348 ns; Loc. = LC_X16_Y6_N5; Fanout = 23; REG Node = 'traffic_lights:inst2\|T2\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.199 ns" { fdivision:inst1|Fout traffic_lights:inst2|T2[4] } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.39 % ) " "Info: Total cell delay = 3.115 ns ( 42.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.233 ns ( 57.61 % ) " "Info: Total interconnect delay = 4.233 ns ( 57.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.348 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|T2[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.348 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|T2[4] } { 0.000ns 0.000ns 0.745ns 3.488ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.357 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 33; CLK Node = 'CLK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { { 320 -16 152 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns fdivision:inst1\|Fout 2 REG LC_X8_Y10_N2 48 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N2; Fanout = 48; REG Node = 'fdivision:inst1\|Fout'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { CLK fdivision:inst1|Fout } "NODE_NAME" } } { "fdivision.v" "" { Text "D:/jtd/fdivision.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.497 ns) + CELL(0.711 ns) 7.357 ns traffic_lights:inst2\|T1\[1\] 3 REG LC_X20_Y8_N4 24 " "Info: 3: + IC(3.497 ns) + CELL(0.711 ns) = 7.357 ns; Loc. = LC_X20_Y8_N4; Fanout = 24; REG Node = 'traffic_lights:inst2\|T1\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.208 ns" { fdivision:inst1|Fout traffic_lights:inst2|T1[1] } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.34 % ) " "Info: Total cell delay = 3.115 ns ( 42.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.242 ns ( 57.66 % ) " "Info: Total interconnect delay = 4.242 ns ( 57.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.357 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|T1[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.357 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|T1[1] } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.348 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|T2[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.348 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|T2[4] } { 0.000ns 0.000ns 0.745ns 3.488ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.357 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|T1[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.357 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|T1[1] } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.309 ns" { traffic_lights:inst2|T1[1] traffic_lights:inst2|Equal0~102 traffic_lights:inst2|Equal0~103 traffic_lights:inst2|T1[0]~926 traffic_lights:inst2|T2[1]~785 traffic_lights:inst2|T2[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.309 ns" { traffic_lights:inst2|T1[1] traffic_lights:inst2|Equal0~102 traffic_lights:inst2|Equal0~103 traffic_lights:inst2|T1[0]~926 traffic_lights:inst2|T2[1]~785 traffic_lights:inst2|T2[4] } { 0.000ns 1.510ns 0.715ns 1.304ns 0.423ns 1.263ns } { 0.000ns 0.292ns 0.292ns 0.590ns 0.442ns 0.478ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.348 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|T2[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.348 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|T2[4] } { 0.000ns 0.000ns 0.745ns 3.488ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.357 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|T1[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.357 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|T1[1] } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "traffic_lights:inst2\|CY C CLK 6.851 ns register " "Info: tsu for register \"traffic_lights:inst2\|CY\" (data pin = \"C\", clock pin = \"CLK\") is 6.851 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.171 ns + Longest pin register " "Info: + Longest pin to register delay is 14.171 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns C 1 PIN PIN_139 44 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_139; Fanout = 44; PIN Node = 'C'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { { 184 104 272 200 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.671 ns) + CELL(0.442 ns) 9.582 ns traffic_lights:inst2\|T2\[1\]~783 2 COMB LC_X20_Y9_N3 3 " "Info: 2: + IC(7.671 ns) + CELL(0.442 ns) = 9.582 ns; Loc. = LC_X20_Y9_N3; Fanout = 3; COMB Node = 'traffic_lights:inst2\|T2\[1\]~783'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.113 ns" { C traffic_lights:inst2|T2[1]~783 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.442 ns) 11.283 ns traffic_lights:inst2\|CY~309 3 COMB LC_X20_Y6_N8 3 " "Info: 3: + IC(1.259 ns) + CELL(0.442 ns) = 11.283 ns; Loc. = LC_X20_Y6_N8; Fanout = 3; COMB Node = 'traffic_lights:inst2\|CY~309'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { traffic_lights:inst2|T2[1]~783 traffic_lights:inst2|CY~309 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.292 ns) 12.013 ns traffic_lights:inst2\|CY~310 4 COMB LC_X20_Y6_N2 2 " "Info: 4: + IC(0.438 ns) + CELL(0.292 ns) = 12.013 ns; Loc. = LC_X20_Y6_N2; Fanout = 2; COMB Node = 'traffic_lights:inst2\|CY~310'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { traffic_lights:inst2|CY~309 traffic_lights:inst2|CY~310 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.291 ns) + CELL(0.867 ns) 14.171 ns traffic_lights:inst2\|CY 5 REG LC_X21_Y8_N7 1 " "Info: 5: + IC(1.291 ns) + CELL(0.867 ns) = 14.171 ns; Loc. = LC_X21_Y8_N7; Fanout = 1; REG Node = 'traffic_lights:inst2\|CY'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.158 ns" { traffic_lights:inst2|CY~310 traffic_lights:inst2|CY } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.512 ns ( 24.78 % ) " "Info: Total cell delay = 3.512 ns ( 24.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.659 ns ( 75.22 % ) " "Info: Total interconnect delay = 10.659 ns ( 75.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "14.171 ns" { C traffic_lights:inst2|T2[1]~783 traffic_lights:inst2|CY~309 traffic_lights:inst2|CY~310 traffic_lights:inst2|CY } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "14.171 ns" { C C~out0 traffic_lights:inst2|T2[1]~783 traffic_lights:inst2|CY~309 traffic_lights:inst2|CY~310 traffic_lights:inst2|CY } { 0.000ns 0.000ns 7.671ns 1.259ns 0.438ns 1.291ns } { 0.000ns 1.469ns 0.442ns 0.442ns 0.292ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.357 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 7.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 33; CLK Node = 'CLK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { { 320 -16 152 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns fdivision:inst1\|Fout 2 REG LC_X8_Y10_N2 48 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N2; Fanout = 48; REG Node = 'fdivision:inst1\|Fout'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { CLK fdivision:inst1|Fout } "NODE_NAME" } } { "fdivision.v" "" { Text "D:/jtd/fdivision.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.497 ns) + CELL(0.711 ns) 7.357 ns traffic_lights:inst2\|CY 3 REG LC_X21_Y8_N7 1 " "Info: 3: + IC(3.497 ns) + CELL(0.711 ns) = 7.357 ns; Loc. = LC_X21_Y8_N7; Fanout = 1; REG Node = 'traffic_lights:inst2\|CY'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.208 ns" { fdivision:inst1|Fout traffic_lights:inst2|CY } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.34 % ) " "Info: Total cell delay = 3.115 ns ( 42.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.242 ns ( 57.66 % ) " "Info: Total interconnect delay = 4.242 ns ( 57.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.357 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|CY } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.357 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|CY } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "14.171 ns" { C traffic_lights:inst2|T2[1]~783 traffic_lights:inst2|CY~309 traffic_lights:inst2|CY~310 traffic_lights:inst2|CY } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "14.171 ns" { C C~out0 traffic_lights:inst2|T2[1]~783 traffic_lights:inst2|CY~309 traffic_lights:inst2|CY~310 traffic_lights:inst2|CY } { 0.000ns 0.000ns 7.671ns 1.259ns 0.438ns 1.291ns } { 0.000ns 1.469ns 0.442ns 0.442ns 0.292ns 0.867ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.357 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|CY } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.357 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|CY } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK MR traffic_lights:inst2\|MR 13.859 ns register " "Info: tco from clock \"CLK\" to destination pin \"MR\" through register \"traffic_lights:inst2\|MR\" is 13.859 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.357 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 7.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 33; CLK Node = 'CLK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { { 320 -16 152 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns fdivision:inst1\|Fout 2 REG LC_X8_Y10_N2 48 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N2; Fanout = 48; REG Node = 'fdivision:inst1\|Fout'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { CLK fdivision:inst1|Fout } "NODE_NAME" } } { "fdivision.v" "" { Text "D:/jtd/fdivision.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.497 ns) + CELL(0.711 ns) 7.357 ns traffic_lights:inst2\|MR 3 REG LC_X20_Y6_N6 1 " "Info: 3: + IC(3.497 ns) + CELL(0.711 ns) = 7.357 ns; Loc. = LC_X20_Y6_N6; Fanout = 1; REG Node = 'traffic_lights:inst2\|MR'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.208 ns" { fdivision:inst1|Fout traffic_lights:inst2|MR } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.34 % ) " "Info: Total cell delay = 3.115 ns ( 42.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.242 ns ( 57.66 % ) " "Info: Total interconnect delay = 4.242 ns ( 57.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.357 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|MR } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.357 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|MR } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.278 ns + Longest register pin " "Info: + Longest register to pin delay is 6.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns traffic_lights:inst2\|MR 1 REG LC_X20_Y6_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y6_N6; Fanout = 1; REG Node = 'traffic_lights:inst2\|MR'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { traffic_lights:inst2|MR } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.170 ns) + CELL(2.108 ns) 6.278 ns MR 2 PIN PIN_233 0 " "Info: 2: + IC(4.170 ns) + CELL(2.108 ns) = 6.278 ns; Loc. = PIN_233; Fanout = 0; PIN Node = 'MR'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.278 ns" { traffic_lights:inst2|MR MR } "NODE_NAME" } } { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { { 88 800 976 104 "MR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 33.58 % ) " "Info: Total cell delay = 2.108 ns ( 33.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.170 ns ( 66.42 % ) " "Info: Total interconnect delay = 4.170 ns ( 66.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.278 ns" { traffic_lights:inst2|MR MR } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.278 ns" { traffic_lights:inst2|MR MR } { 0.000ns 4.170ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.357 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|MR } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.357 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|MR } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.278 ns" { traffic_lights:inst2|MR MR } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.278 ns" { traffic_lights:inst2|MR MR } { 0.000ns 4.170ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "traffic_lights:inst2\|state.s1 RET CLK -0.787 ns register " "Info: th for register \"traffic_lights:inst2\|state.s1\" (data pin = \"RET\", clock pin = \"CLK\") is -0.787 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.357 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 33; CLK Node = 'CLK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { { 320 -16 152 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns fdivision:inst1\|Fout 2 REG LC_X8_Y10_N2 48 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N2; Fanout = 48; REG Node = 'fdivision:inst1\|Fout'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { CLK fdivision:inst1|Fout } "NODE_NAME" } } { "fdivision.v" "" { Text "D:/jtd/fdivision.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.497 ns) + CELL(0.711 ns) 7.357 ns traffic_lights:inst2\|state.s1 3 REG LC_X20_Y7_N7 10 " "Info: 3: + IC(3.497 ns) + CELL(0.711 ns) = 7.357 ns; Loc. = LC_X20_Y7_N7; Fanout = 10; REG Node = 'traffic_lights:inst2\|state.s1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.208 ns" { fdivision:inst1|Fout traffic_lights:inst2|state.s1 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.34 % ) " "Info: Total cell delay = 3.115 ns ( 42.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.242 ns ( 57.66 % ) " "Info: Total interconnect delay = 4.242 ns ( 57.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.357 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|state.s1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.357 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|state.s1 } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.159 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns RET 1 PIN PIN_138 47 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_138; Fanout = 47; PIN Node = 'RET'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RET } "NODE_NAME" } } { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { { 232 104 272 248 "RET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.381 ns) + CELL(0.309 ns) 8.159 ns traffic_lights:inst2\|state.s1 2 REG LC_X20_Y7_N7 10 " "Info: 2: + IC(6.381 ns) + CELL(0.309 ns) = 8.159 ns; Loc. = LC_X20_Y7_N7; Fanout = 10; REG Node = 'traffic_lights:inst2\|state.s1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.690 ns" { RET traffic_lights:inst2|state.s1 } "NODE_NAME" } } { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.778 ns ( 21.79 % ) " "Info: Total cell delay = 1.778 ns ( 21.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.381 ns ( 78.21 % ) " "Info: Total interconnect delay = 6.381 ns ( 78.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.159 ns" { RET traffic_lights:inst2|state.s1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.159 ns" { RET RET~out0 traffic_lights:inst2|state.s1 } { 0.000ns 0.000ns 6.381ns } { 0.000ns 1.469ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.357 ns" { CLK fdivision:inst1|Fout traffic_lights:inst2|state.s1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.357 ns" { CLK CLK~out0 fdivision:inst1|Fout traffic_lights:inst2|state.s1 } { 0.000ns 0.000ns 0.745ns 3.497ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.159 ns" { RET traffic_lights:inst2|state.s1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.159 ns" { RET RET~out0 traffic_lights:inst2|state.s1 } { 0.000ns 0.000ns 6.381ns } { 0.000ns 1.469ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "108 " "Info: Allocated 108 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 18:52:17 2016 " "Info: Processing ended: Mon May 02 18:52:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
