Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Dec  1 20:24:51 2025
| Host         : DESKTOP-9AHCOEV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     20          
TIMING-18  Warning           Missing input or output delay   17          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2876)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (55)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2876)
---------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: DIV/div_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_x_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_x_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_x_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_x_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_y_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_y_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_y_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_y_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mode_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: selected_number_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: selected_number_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: selected_number_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: selected_number_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (55)
-------------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.627        0.000                      0                 1390        0.093        0.000                      0                 1390        4.500        0.000                       0                   512  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.627        0.000                      0                 1390        0.093        0.000                      0                 1390        4.500        0.000                       0                   512  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 ENGINE/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[7][0][0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 1.174ns (21.063%)  route 4.400ns (78.937%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.562     5.083    ENGINE/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  ENGINE/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  ENGINE/FSM_onehot_state_reg[2]/Q
                         net (fo=11, routed)          1.196     6.735    ENGINE/FSM_onehot_state_reg_n_0_[2]
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.859 r  ENGINE/grid[0][0][3]_i_8/O
                         net (fo=6, routed)           0.663     7.522    ENGINE/grid[0][0][3]_i_8_n_0
    SLICE_X36Y36         LUT4 (Prop_lut4_I1_O)        0.118     7.640 r  ENGINE/grid[5][0][3]_i_4/O
                         net (fo=20, routed)          1.129     8.769    ENGINE/grid[5][0][3]_i_4_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I4_O)        0.326     9.095 r  ENGINE/grid[7][0][3]_i_2/O
                         net (fo=5, routed)           0.832     9.927    ENGINE/grid[7][0][3]_i_2_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I1_O)        0.150    10.077 r  ENGINE/grid[7][0][3]_i_1/O
                         net (fo=4, routed)           0.580    10.657    ENGINE/grid[7][0][3]_i_1_n_0
    SLICE_X42Y41         FDSE                                         r  ENGINE/grid_reg[7][0][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.446    14.787    ENGINE/clk_IBUF_BUFG
    SLICE_X42Y41         FDSE                                         r  ENGINE/grid_reg[7][0][0]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X42Y41         FDSE (Setup_fdse_C_S)       -0.728    14.284    ENGINE/grid_reg[7][0][0]
  -------------------------------------------------------------------
                         required time                         14.284    
                         arrival time                         -10.657    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 ENGINE/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[7][0][1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 1.174ns (21.063%)  route 4.400ns (78.937%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.562     5.083    ENGINE/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  ENGINE/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  ENGINE/FSM_onehot_state_reg[2]/Q
                         net (fo=11, routed)          1.196     6.735    ENGINE/FSM_onehot_state_reg_n_0_[2]
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.859 r  ENGINE/grid[0][0][3]_i_8/O
                         net (fo=6, routed)           0.663     7.522    ENGINE/grid[0][0][3]_i_8_n_0
    SLICE_X36Y36         LUT4 (Prop_lut4_I1_O)        0.118     7.640 r  ENGINE/grid[5][0][3]_i_4/O
                         net (fo=20, routed)          1.129     8.769    ENGINE/grid[5][0][3]_i_4_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I4_O)        0.326     9.095 r  ENGINE/grid[7][0][3]_i_2/O
                         net (fo=5, routed)           0.832     9.927    ENGINE/grid[7][0][3]_i_2_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I1_O)        0.150    10.077 r  ENGINE/grid[7][0][3]_i_1/O
                         net (fo=4, routed)           0.580    10.657    ENGINE/grid[7][0][3]_i_1_n_0
    SLICE_X42Y41         FDSE                                         r  ENGINE/grid_reg[7][0][1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.446    14.787    ENGINE/clk_IBUF_BUFG
    SLICE_X42Y41         FDSE                                         r  ENGINE/grid_reg[7][0][1]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X42Y41         FDSE (Setup_fdse_C_S)       -0.728    14.284    ENGINE/grid_reg[7][0][1]
  -------------------------------------------------------------------
                         required time                         14.284    
                         arrival time                         -10.657    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 ENGINE/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[7][0][2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 1.174ns (21.063%)  route 4.400ns (78.937%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.562     5.083    ENGINE/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  ENGINE/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  ENGINE/FSM_onehot_state_reg[2]/Q
                         net (fo=11, routed)          1.196     6.735    ENGINE/FSM_onehot_state_reg_n_0_[2]
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.859 r  ENGINE/grid[0][0][3]_i_8/O
                         net (fo=6, routed)           0.663     7.522    ENGINE/grid[0][0][3]_i_8_n_0
    SLICE_X36Y36         LUT4 (Prop_lut4_I1_O)        0.118     7.640 r  ENGINE/grid[5][0][3]_i_4/O
                         net (fo=20, routed)          1.129     8.769    ENGINE/grid[5][0][3]_i_4_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I4_O)        0.326     9.095 r  ENGINE/grid[7][0][3]_i_2/O
                         net (fo=5, routed)           0.832     9.927    ENGINE/grid[7][0][3]_i_2_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I1_O)        0.150    10.077 r  ENGINE/grid[7][0][3]_i_1/O
                         net (fo=4, routed)           0.580    10.657    ENGINE/grid[7][0][3]_i_1_n_0
    SLICE_X42Y41         FDSE                                         r  ENGINE/grid_reg[7][0][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.446    14.787    ENGINE/clk_IBUF_BUFG
    SLICE_X42Y41         FDSE                                         r  ENGINE/grid_reg[7][0][2]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X42Y41         FDSE (Setup_fdse_C_S)       -0.728    14.284    ENGINE/grid_reg[7][0][2]
  -------------------------------------------------------------------
                         required time                         14.284    
                         arrival time                         -10.657    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 ENGINE/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[7][0][3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 1.174ns (21.063%)  route 4.400ns (78.937%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.562     5.083    ENGINE/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  ENGINE/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  ENGINE/FSM_onehot_state_reg[2]/Q
                         net (fo=11, routed)          1.196     6.735    ENGINE/FSM_onehot_state_reg_n_0_[2]
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.859 r  ENGINE/grid[0][0][3]_i_8/O
                         net (fo=6, routed)           0.663     7.522    ENGINE/grid[0][0][3]_i_8_n_0
    SLICE_X36Y36         LUT4 (Prop_lut4_I1_O)        0.118     7.640 r  ENGINE/grid[5][0][3]_i_4/O
                         net (fo=20, routed)          1.129     8.769    ENGINE/grid[5][0][3]_i_4_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I4_O)        0.326     9.095 r  ENGINE/grid[7][0][3]_i_2/O
                         net (fo=5, routed)           0.832     9.927    ENGINE/grid[7][0][3]_i_2_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I1_O)        0.150    10.077 r  ENGINE/grid[7][0][3]_i_1/O
                         net (fo=4, routed)           0.580    10.657    ENGINE/grid[7][0][3]_i_1_n_0
    SLICE_X42Y41         FDSE                                         r  ENGINE/grid_reg[7][0][3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.446    14.787    ENGINE/clk_IBUF_BUFG
    SLICE_X42Y41         FDSE                                         r  ENGINE/grid_reg[7][0][3]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X42Y41         FDSE (Setup_fdse_C_S)       -0.728    14.284    ENGINE/grid_reg[7][0][3]
  -------------------------------------------------------------------
                         required time                         14.284    
                         arrival time                         -10.657    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 ENGINE/current_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[2][7][0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.406ns  (logic 1.151ns (21.292%)  route 4.255ns (78.708%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.560     5.081    ENGINE/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  ENGINE/current_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  ENGINE/current_x_reg[2]/Q
                         net (fo=24, routed)          1.629     7.228    ENGINE/engine_x[2]
    SLICE_X44Y37         LUT4 (Prop_lut4_I2_O)        0.154     7.382 r  ENGINE/grid[2][7][3]_i_3/O
                         net (fo=4, routed)           0.990     8.373    ENGINE/grid[2][7][3]_i_3_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.327     8.700 r  ENGINE/grid[2][7][3]_i_2/O
                         net (fo=5, routed)           1.010     9.710    ENGINE/grid[2][7][3]_i_2_n_0
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.152     9.862 r  ENGINE/grid[2][7][3]_i_1/O
                         net (fo=4, routed)           0.625    10.487    ENGINE/grid[2][7][3]_i_1_n_0
    SLICE_X45Y43         FDSE                                         r  ENGINE/grid_reg[2][7][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.448    14.789    ENGINE/clk_IBUF_BUFG
    SLICE_X45Y43         FDSE                                         r  ENGINE/grid_reg[2][7][0]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X45Y43         FDSE (Setup_fdse_C_S)       -0.631    14.311    ENGINE/grid_reg[2][7][0]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 ENGINE/current_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[2][7][1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.406ns  (logic 1.151ns (21.292%)  route 4.255ns (78.708%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.560     5.081    ENGINE/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  ENGINE/current_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  ENGINE/current_x_reg[2]/Q
                         net (fo=24, routed)          1.629     7.228    ENGINE/engine_x[2]
    SLICE_X44Y37         LUT4 (Prop_lut4_I2_O)        0.154     7.382 r  ENGINE/grid[2][7][3]_i_3/O
                         net (fo=4, routed)           0.990     8.373    ENGINE/grid[2][7][3]_i_3_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.327     8.700 r  ENGINE/grid[2][7][3]_i_2/O
                         net (fo=5, routed)           1.010     9.710    ENGINE/grid[2][7][3]_i_2_n_0
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.152     9.862 r  ENGINE/grid[2][7][3]_i_1/O
                         net (fo=4, routed)           0.625    10.487    ENGINE/grid[2][7][3]_i_1_n_0
    SLICE_X45Y43         FDSE                                         r  ENGINE/grid_reg[2][7][1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.448    14.789    ENGINE/clk_IBUF_BUFG
    SLICE_X45Y43         FDSE                                         r  ENGINE/grid_reg[2][7][1]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X45Y43         FDSE (Setup_fdse_C_S)       -0.631    14.311    ENGINE/grid_reg[2][7][1]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 ENGINE/current_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[2][7][2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.406ns  (logic 1.151ns (21.292%)  route 4.255ns (78.708%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.560     5.081    ENGINE/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  ENGINE/current_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  ENGINE/current_x_reg[2]/Q
                         net (fo=24, routed)          1.629     7.228    ENGINE/engine_x[2]
    SLICE_X44Y37         LUT4 (Prop_lut4_I2_O)        0.154     7.382 r  ENGINE/grid[2][7][3]_i_3/O
                         net (fo=4, routed)           0.990     8.373    ENGINE/grid[2][7][3]_i_3_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.327     8.700 r  ENGINE/grid[2][7][3]_i_2/O
                         net (fo=5, routed)           1.010     9.710    ENGINE/grid[2][7][3]_i_2_n_0
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.152     9.862 r  ENGINE/grid[2][7][3]_i_1/O
                         net (fo=4, routed)           0.625    10.487    ENGINE/grid[2][7][3]_i_1_n_0
    SLICE_X45Y43         FDSE                                         r  ENGINE/grid_reg[2][7][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.448    14.789    ENGINE/clk_IBUF_BUFG
    SLICE_X45Y43         FDSE                                         r  ENGINE/grid_reg[2][7][2]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X45Y43         FDSE (Setup_fdse_C_S)       -0.631    14.311    ENGINE/grid_reg[2][7][2]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 ENGINE/current_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[2][7][3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.406ns  (logic 1.151ns (21.292%)  route 4.255ns (78.708%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.560     5.081    ENGINE/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  ENGINE/current_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  ENGINE/current_x_reg[2]/Q
                         net (fo=24, routed)          1.629     7.228    ENGINE/engine_x[2]
    SLICE_X44Y37         LUT4 (Prop_lut4_I2_O)        0.154     7.382 r  ENGINE/grid[2][7][3]_i_3/O
                         net (fo=4, routed)           0.990     8.373    ENGINE/grid[2][7][3]_i_3_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.327     8.700 r  ENGINE/grid[2][7][3]_i_2/O
                         net (fo=5, routed)           1.010     9.710    ENGINE/grid[2][7][3]_i_2_n_0
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.152     9.862 r  ENGINE/grid[2][7][3]_i_1/O
                         net (fo=4, routed)           0.625    10.487    ENGINE/grid[2][7][3]_i_1_n_0
    SLICE_X45Y43         FDSE                                         r  ENGINE/grid_reg[2][7][3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.448    14.789    ENGINE/clk_IBUF_BUFG
    SLICE_X45Y43         FDSE                                         r  ENGINE/grid_reg[2][7][3]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X45Y43         FDSE (Setup_fdse_C_S)       -0.631    14.311    ENGINE/grid_reg[2][7][3]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 ENGINE/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[3][6][0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 1.174ns (21.547%)  route 4.275ns (78.453%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.562     5.083    ENGINE/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  ENGINE/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  ENGINE/FSM_onehot_state_reg[2]/Q
                         net (fo=11, routed)          1.196     6.735    ENGINE/FSM_onehot_state_reg_n_0_[2]
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.859 r  ENGINE/grid[0][0][3]_i_8/O
                         net (fo=6, routed)           0.807     7.666    ENGINE/grid[0][0][3]_i_8_n_0
    SLICE_X36Y34         LUT4 (Prop_lut4_I1_O)        0.118     7.784 r  ENGINE/grid[1][0][3]_i_4/O
                         net (fo=17, routed)          0.709     8.493    ENGINE/grid[1][0][3]_i_4_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I2_O)        0.326     8.819 r  ENGINE/grid[3][6][3]_i_2/O
                         net (fo=5, routed)           0.785     9.604    ENGINE/grid[3][6][3]_i_2_n_0
    SLICE_X43Y39         LUT2 (Prop_lut2_I1_O)        0.150     9.754 r  ENGINE/grid[3][6][3]_i_1/O
                         net (fo=4, routed)           0.778    10.532    ENGINE/grid[3][6][3]_i_1_n_0
    SLICE_X43Y39         FDSE                                         r  ENGINE/grid_reg[3][6][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.445    14.786    ENGINE/clk_IBUF_BUFG
    SLICE_X43Y39         FDSE                                         r  ENGINE/grid_reg[3][6][0]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X43Y39         FDSE (Setup_fdse_C_S)       -0.631    14.380    ENGINE/grid_reg[3][6][0]
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 ENGINE/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[3][6][1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 1.174ns (21.547%)  route 4.275ns (78.453%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.562     5.083    ENGINE/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  ENGINE/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  ENGINE/FSM_onehot_state_reg[2]/Q
                         net (fo=11, routed)          1.196     6.735    ENGINE/FSM_onehot_state_reg_n_0_[2]
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.859 r  ENGINE/grid[0][0][3]_i_8/O
                         net (fo=6, routed)           0.807     7.666    ENGINE/grid[0][0][3]_i_8_n_0
    SLICE_X36Y34         LUT4 (Prop_lut4_I1_O)        0.118     7.784 r  ENGINE/grid[1][0][3]_i_4/O
                         net (fo=17, routed)          0.709     8.493    ENGINE/grid[1][0][3]_i_4_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I2_O)        0.326     8.819 r  ENGINE/grid[3][6][3]_i_2/O
                         net (fo=5, routed)           0.785     9.604    ENGINE/grid[3][6][3]_i_2_n_0
    SLICE_X43Y39         LUT2 (Prop_lut2_I1_O)        0.150     9.754 r  ENGINE/grid[3][6][3]_i_1/O
                         net (fo=4, routed)           0.778    10.532    ENGINE/grid[3][6][3]_i_1_n_0
    SLICE_X43Y39         FDSE                                         r  ENGINE/grid_reg[3][6][1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.445    14.786    ENGINE/clk_IBUF_BUFG
    SLICE_X43Y39         FDSE                                         r  ENGINE/grid_reg[3][6][1]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X43Y39         FDSE (Setup_fdse_C_S)       -0.631    14.380    ENGINE/grid_reg[3][6][1]
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                  3.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ENGINE/down_evt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/current_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.214%)  route 0.277ns (59.786%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.560     1.443    ENGINE/clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  ENGINE/down_evt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ENGINE/down_evt_reg/Q
                         net (fo=5, routed)           0.277     1.861    ENGINE/down_evt
    SLICE_X36Y37         LUT5 (Prop_lut5_I2_O)        0.045     1.906 r  ENGINE/current_y[3]_i_2/O
                         net (fo=1, routed)           0.000     1.906    ENGINE/current_y[3]_i_2_n_0
    SLICE_X36Y37         FDRE                                         r  ENGINE/current_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.828     1.955    ENGINE/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  ENGINE/current_y_reg[3]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.107     1.813    ENGINE/current_y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ENGINE/down_evt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/current_y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.187ns (39.556%)  route 0.286ns (60.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.560     1.443    ENGINE/clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  ENGINE/down_evt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ENGINE/down_evt_reg/Q
                         net (fo=5, routed)           0.286     1.870    ENGINE/down_evt
    SLICE_X36Y37         LUT5 (Prop_lut5_I2_O)        0.046     1.916 r  ENGINE/current_y[1]_i_1/O
                         net (fo=1, routed)           0.000     1.916    ENGINE/current_y[1]_i_1_n_0
    SLICE_X36Y37         FDRE                                         r  ENGINE/current_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.828     1.955    ENGINE/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  ENGINE/current_y_reg[1]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.107     1.813    ENGINE/current_y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ENGINE/down_evt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/current_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.214%)  route 0.277ns (59.786%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.560     1.443    ENGINE/clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  ENGINE/down_evt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ENGINE/down_evt_reg/Q
                         net (fo=5, routed)           0.277     1.861    ENGINE/down_evt
    SLICE_X36Y37         LUT5 (Prop_lut5_I1_O)        0.045     1.906 r  ENGINE/current_y[2]_i_1/O
                         net (fo=1, routed)           0.000     1.906    ENGINE/current_y[2]_i_1_n_0
    SLICE_X36Y37         FDRE                                         r  ENGINE/current_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.828     1.955    ENGINE/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  ENGINE/current_y_reg[2]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.092     1.798    ENGINE/current_y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ENGINE/down_evt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/current_y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.428%)  route 0.286ns (60.572%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.560     1.443    ENGINE/clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  ENGINE/down_evt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ENGINE/down_evt_reg/Q
                         net (fo=5, routed)           0.286     1.870    ENGINE/down_evt
    SLICE_X36Y37         LUT5 (Prop_lut5_I0_O)        0.045     1.915 r  ENGINE/current_y[0]_i_1/O
                         net (fo=1, routed)           0.000     1.915    ENGINE/current_y[0]_i_1_n_0
    SLICE_X36Y37         FDRE                                         r  ENGINE/current_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.828     1.955    ENGINE/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  ENGINE/current_y_reg[0]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.091     1.797    ENGINE/current_y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 cC/buttonPressFirstFlipFlop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cC/synchronizedButtonPress_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.561     1.444    cC/CLK
    SLICE_X32Y39         FDRE                                         r  cC/buttonPressFirstFlipFlop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  cC/buttonPressFirstFlipFlop_reg/Q
                         net (fo=1, routed)           0.117     1.702    cC/buttonPressFirstFlipFlop
    SLICE_X32Y39         FDRE                                         r  cC/synchronizedButtonPress_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.830     1.957    cC/CLK
    SLICE_X32Y39         FDRE                                         r  cC/synchronizedButtonPress_reg/C
                         clock pessimism             -0.513     1.444    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.072     1.516    cC/synchronizedButtonPress_reg
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ENGINE/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/load_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.443%)  route 0.132ns (41.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.561     1.444    ENGINE/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  ENGINE/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  ENGINE/FSM_onehot_state_reg[3]/Q
                         net (fo=7, routed)           0.132     1.717    ENGINE/FSM_onehot_state_reg_n_0_[3]
    SLICE_X39Y39         LUT6 (Prop_lut6_I1_O)        0.045     1.762 r  ENGINE/load_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.762    ENGINE/load_counter[0]
    SLICE_X39Y39         FDRE                                         r  ENGINE/load_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.830     1.957    ENGINE/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  ENGINE/load_counter_reg[0]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.092     1.552    ENGINE/load_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ENGINE/number_evt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[4][8][1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.209ns (38.299%)  route 0.337ns (61.701%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.558     1.441    ENGINE/clk_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  ENGINE/number_evt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  ENGINE/number_evt_reg[1]/Q
                         net (fo=3, routed)           0.174     1.779    ENGINE/number_evt[1]
    SLICE_X34Y36         LUT2 (Prop_lut2_I0_O)        0.045     1.824 r  ENGINE/grid[0][0][1]_i_1/O
                         net (fo=81, routed)          0.162     1.987    ENGINE/grid[0][0][1]_i_1_n_0
    SLICE_X36Y36         FDSE                                         r  ENGINE/grid_reg[4][8][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.827     1.954    ENGINE/clk_IBUF_BUFG
    SLICE_X36Y36         FDSE                                         r  ENGINE/grid_reg[4][8][1]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y36         FDSE (Hold_fdse_C_D)         0.066     1.771    ENGINE/grid_reg[4][8][1]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 cU/buttonPressFirstFlipFlop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cU/synchronizedButtonPress_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.563     1.446    cU/CLK
    SLICE_X32Y43         FDRE                                         r  cU/buttonPressFirstFlipFlop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  cU/buttonPressFirstFlipFlop_reg/Q
                         net (fo=1, routed)           0.119     1.694    cU/buttonPressFirstFlipFlop_reg_n_0
    SLICE_X32Y43         FDRE                                         r  cU/synchronizedButtonPress_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.832     1.959    cU/CLK
    SLICE_X32Y43         FDRE                                         r  cU/synchronizedButtonPress_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.012     1.458    cU/synchronizedButtonPress_reg
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 selected_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selected_number_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.942%)  route 0.146ns (44.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  selected_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  selected_number_reg[2]/Q
                         net (fo=6, routed)           0.146     1.731    cU/Q[2]
    SLICE_X33Y37         LUT6 (Prop_lut6_I1_O)        0.045     1.776 r  cU/selected_number[0]_i_1/O
                         net (fo=1, routed)           0.000     1.776    cU_n_6
    SLICE_X33Y37         FDRE                                         r  selected_number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.828     1.955    clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  selected_number_reg[0]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X33Y37         FDRE (Hold_fdre_C_D)         0.092     1.535    selected_number_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 ENGINE/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/load_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.802%)  route 0.166ns (47.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.561     1.444    ENGINE/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  ENGINE/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  ENGINE/FSM_onehot_state_reg[3]/Q
                         net (fo=7, routed)           0.166     1.751    ENGINE/FSM_onehot_state_reg_n_0_[3]
    SLICE_X39Y39         LUT6 (Prop_lut6_I4_O)        0.045     1.796 r  ENGINE/load_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.796    ENGINE/load_counter[5]
    SLICE_X39Y39         FDRE                                         r  ENGINE/load_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.830     1.957    ENGINE/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  ENGINE/load_counter_reg[5]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.092     1.552    ENGINE/load_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y26   flash_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y28   flash_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y28   flash_div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y29   flash_div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y29   flash_div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y29   flash_div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y29   flash_div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y30   flash_div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y30   flash_div_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y26   flash_div_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y26   flash_div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y28   flash_div_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y28   flash_div_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y28   flash_div_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y28   flash_div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y29   flash_div_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y29   flash_div_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y29   flash_div_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y29   flash_div_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y26   flash_div_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y26   flash_div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y28   flash_div_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y28   flash_div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y28   flash_div_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y28   flash_div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y29   flash_div_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y29   flash_div_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y29   flash_div_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y29   flash_div_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            69 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.270ns  (logic 16.510ns (34.927%)  route 30.760ns (65.073%))
  Logic Levels:           48  (CARRY4=26 FDRE=1 LUT2=3 LUT3=4 LUT4=5 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE                         0.000     0.000 r  VGA/h_count_reg[0]/C
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/h_count_reg[0]/Q
                         net (fo=45, routed)          2.258     2.889    VGA/h_count_reg[9]_0[0]
    SLICE_X14Y18         LUT4 (Prop_lut4_I0_O)        0.124     3.013 r  VGA/vgaRed_OBUF[3]_inst_i_222/O
                         net (fo=1, routed)           0.974     3.987    VGA/vgaRed_OBUF[3]_inst_i_222_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.567 r  VGA/vgaRed_OBUF[3]_inst_i_155/CO[3]
                         net (fo=1, routed)           0.000     4.567    VGA/vgaRed_OBUF[3]_inst_i_155_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.901 r  VGA/vgaRed_OBUF[3]_inst_i_236/O[1]
                         net (fo=4, routed)           0.978     5.879    VGA/vgaRed_OBUF[3]_inst_i_236_n_6
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.303     6.182 r  VGA/vgaRed_OBUF[3]_inst_i_238/O
                         net (fo=73, routed)          2.329     8.511    DRAW/digit_value_reg[3]_i_262_0
    SLICE_X13Y17         LUT3 (Prop_lut3_I0_O)        0.152     8.663 r  DRAW/digit_value_reg[3]_i_993/O
                         net (fo=4, routed)           1.168     9.831    DRAW/digit_value_reg[3]_i_993_n_0
    SLICE_X12Y15         LUT4 (Prop_lut4_I0_O)        0.326    10.157 r  DRAW/digit_value_reg[3]_i_1115/O
                         net (fo=1, routed)           0.000    10.157    DRAW/digit_value_reg[3]_i_1115_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.690 r  DRAW/digit_value_reg[3]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    10.690    DRAW/digit_value_reg[3]_i_1077_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.807 r  DRAW/digit_value_reg[3]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    10.807    DRAW/digit_value_reg[3]_i_1034_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.924 r  DRAW/digit_value_reg[3]_i_978/CO[3]
                         net (fo=1, routed)           0.000    10.924    DRAW/digit_value_reg[3]_i_978_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.041 r  DRAW/digit_value_reg[3]_i_879/CO[3]
                         net (fo=1, routed)           0.000    11.041    DRAW/digit_value_reg[3]_i_879_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.158 r  DRAW/digit_value_reg[3]_i_914/CO[3]
                         net (fo=1, routed)           0.000    11.158    DRAW/digit_value_reg[3]_i_914_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.275 r  DRAW/digit_value_reg[3]_i_807/CO[3]
                         net (fo=1, routed)           0.000    11.275    DRAW/digit_value_reg[3]_i_807_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.494 r  DRAW/digit_value_reg[3]_i_805/O[0]
                         net (fo=2, routed)           1.142    12.635    DRAW/digit_value_reg[3]_i_805_n_7
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.288    12.923 r  DRAW/digit_value_reg[3]_i_485/O
                         net (fo=2, routed)           1.042    13.965    DRAW/digit_value_reg[3]_i_485_n_0
    SLICE_X11Y20         LUT4 (Prop_lut4_I3_O)        0.331    14.296 r  DRAW/digit_value_reg[3]_i_489/O
                         net (fo=1, routed)           0.000    14.296    DRAW/digit_value_reg[3]_i_489_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.846 r  DRAW/digit_value_reg[3]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.846    DRAW/digit_value_reg[3]_i_262_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.159 r  DRAW/digit_value_reg[3]_i_271/O[3]
                         net (fo=3, routed)           0.992    16.151    DRAW/digit_value_reg[3]_i_271_n_4
    SLICE_X8Y24          LUT3 (Prop_lut3_I2_O)        0.306    16.457 r  DRAW/digit_value_reg[3]_i_866/O
                         net (fo=2, routed)           1.096    17.553    DRAW/digit_value_reg[3]_i_866_n_0
    SLICE_X8Y24          LUT5 (Prop_lut5_I4_O)        0.153    17.706 r  DRAW/digit_value_reg[3]_i_725/O
                         net (fo=2, routed)           1.237    18.943    DRAW/digit_value_reg[3]_i_725_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I0_O)        0.331    19.274 r  DRAW/digit_value_reg[3]_i_729/O
                         net (fo=1, routed)           0.000    19.274    DRAW/digit_value_reg[3]_i_729_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.654 r  DRAW/digit_value_reg[3]_i_430/CO[3]
                         net (fo=1, routed)           0.000    19.654    DRAW/digit_value_reg[3]_i_430_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.771 r  DRAW/vgaGreen_OBUF[3]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    19.771    DRAW/vgaGreen_OBUF[3]_inst_i_109_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.990 r  DRAW/vgaGreen_OBUF[3]_inst_i_106/O[0]
                         net (fo=7, routed)           1.706    21.696    DRAW/vgaGreen_OBUF[3]_inst_i_163_0[0]
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.295    21.991 r  DRAW/digit_value_reg[3]_i_930/O
                         net (fo=1, routed)           0.000    21.991    DRAW/digit_value_reg[3]_i_930_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.389 r  DRAW/digit_value_reg[3]_i_795/CO[3]
                         net (fo=1, routed)           0.000    22.389    DRAW/digit_value_reg[3]_i_795_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.723 r  DRAW/digit_value_reg[3]_i_462/O[1]
                         net (fo=3, routed)           1.366    24.089    DRAW/digit_value_reg[3]_i_799_0[1]
    SLICE_X6Y23          LUT5 (Prop_lut5_I2_O)        0.303    24.392 r  DRAW/digit_value_reg[3]_i_788/O
                         net (fo=1, routed)           0.000    24.392    DRAW/digit_value_reg[3]_i_788_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.925 r  DRAW/digit_value_reg[3]_i_448/CO[3]
                         net (fo=1, routed)           0.000    24.925    DRAW/digit_value_reg[3]_i_448_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.042 r  DRAW/digit_value_reg[3]_i_244/CO[3]
                         net (fo=1, routed)           0.009    25.051    DRAW/digit_value_reg[3]_i_244_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.168 f  DRAW/digit_value_reg[3]_i_140/CO[3]
                         net (fo=29, routed)          2.796    27.964    VGA/digit_value_reg[3]_i_966_0[0]
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.124    28.088 r  VGA/digit_value_reg[3]_i_61/O
                         net (fo=54, routed)          1.573    29.661    VGA/digit_value_reg[3]_i_61_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    29.785 r  VGA/vgaGreen_OBUF[3]_inst_i_99/O
                         net (fo=3, routed)           1.241    31.025    VGA/vgaGreen_OBUF[3]_inst_i_99_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124    31.149 r  VGA/digit_value_reg[3]_i_832/O
                         net (fo=1, routed)           0.000    31.149    VGA/digit_value_reg[3]_i_832_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.525 r  VGA/digit_value_reg[3]_i_692/CO[3]
                         net (fo=1, routed)           0.000    31.525    VGA/digit_value_reg[3]_i_692_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.642 r  VGA/digit_value_reg[3]_i_687/CO[3]
                         net (fo=1, routed)           0.000    31.642    VGA/digit_value_reg[3]_i_687_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.965 r  VGA/digit_value_reg[3]_i_343/O[1]
                         net (fo=3, routed)           0.932    32.897    VGA/DRAW/digit_value5[17]
    SLICE_X6Y30          LUT2 (Prop_lut2_I1_O)        0.306    33.203 r  VGA/digit_value_reg[3]_i_346/O
                         net (fo=1, routed)           0.000    33.203    VGA/digit_value_reg[3]_i_346_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.736 r  VGA/digit_value_reg[3]_i_195/CO[3]
                         net (fo=1, routed)           0.000    33.736    VGA/digit_value_reg[3]_i_195_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.059 f  VGA/digit_value_reg[3]_i_194/O[1]
                         net (fo=3, routed)           1.136    35.195    VGA/DRAW/digit_value4[21]
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.306    35.501 r  VGA/digit_value_reg[3]_i_102/O
                         net (fo=1, routed)           0.000    35.501    VGA/digit_value_reg[3]_i_102_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.051 r  VGA/digit_value_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.051    VGA/digit_value_reg[3]_i_38_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.279 f  VGA/digit_value_reg[3]_i_10/CO[2]
                         net (fo=2, routed)           1.397    37.676    VGA/DRAW/digit_value3
    SLICE_X30Y30         LUT4 (Prop_lut4_I2_O)        0.313    37.989 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.967    38.956    VGA/digit_value0
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.124    39.080 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.626    39.706    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I1_O)        0.124    39.830 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.997    40.827    VGA/vgaBlue[2]
    SLICE_X28Y32         LUT6 (Prop_lut6_I1_O)        0.124    40.951 r  VGA/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.800    43.751    vgaGreen_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    47.270 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    47.270    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.258ns  (logic 16.516ns (34.948%)  route 30.742ns (65.052%))
  Logic Levels:           48  (CARRY4=26 FDRE=1 LUT2=3 LUT3=4 LUT4=5 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE                         0.000     0.000 r  VGA/h_count_reg[0]/C
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/h_count_reg[0]/Q
                         net (fo=45, routed)          2.258     2.889    VGA/h_count_reg[9]_0[0]
    SLICE_X14Y18         LUT4 (Prop_lut4_I0_O)        0.124     3.013 r  VGA/vgaRed_OBUF[3]_inst_i_222/O
                         net (fo=1, routed)           0.974     3.987    VGA/vgaRed_OBUF[3]_inst_i_222_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.567 r  VGA/vgaRed_OBUF[3]_inst_i_155/CO[3]
                         net (fo=1, routed)           0.000     4.567    VGA/vgaRed_OBUF[3]_inst_i_155_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.901 r  VGA/vgaRed_OBUF[3]_inst_i_236/O[1]
                         net (fo=4, routed)           0.978     5.879    VGA/vgaRed_OBUF[3]_inst_i_236_n_6
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.303     6.182 r  VGA/vgaRed_OBUF[3]_inst_i_238/O
                         net (fo=73, routed)          2.329     8.511    DRAW/digit_value_reg[3]_i_262_0
    SLICE_X13Y17         LUT3 (Prop_lut3_I0_O)        0.152     8.663 r  DRAW/digit_value_reg[3]_i_993/O
                         net (fo=4, routed)           1.168     9.831    DRAW/digit_value_reg[3]_i_993_n_0
    SLICE_X12Y15         LUT4 (Prop_lut4_I0_O)        0.326    10.157 r  DRAW/digit_value_reg[3]_i_1115/O
                         net (fo=1, routed)           0.000    10.157    DRAW/digit_value_reg[3]_i_1115_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.690 r  DRAW/digit_value_reg[3]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    10.690    DRAW/digit_value_reg[3]_i_1077_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.807 r  DRAW/digit_value_reg[3]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    10.807    DRAW/digit_value_reg[3]_i_1034_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.924 r  DRAW/digit_value_reg[3]_i_978/CO[3]
                         net (fo=1, routed)           0.000    10.924    DRAW/digit_value_reg[3]_i_978_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.041 r  DRAW/digit_value_reg[3]_i_879/CO[3]
                         net (fo=1, routed)           0.000    11.041    DRAW/digit_value_reg[3]_i_879_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.158 r  DRAW/digit_value_reg[3]_i_914/CO[3]
                         net (fo=1, routed)           0.000    11.158    DRAW/digit_value_reg[3]_i_914_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.275 r  DRAW/digit_value_reg[3]_i_807/CO[3]
                         net (fo=1, routed)           0.000    11.275    DRAW/digit_value_reg[3]_i_807_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.494 r  DRAW/digit_value_reg[3]_i_805/O[0]
                         net (fo=2, routed)           1.142    12.635    DRAW/digit_value_reg[3]_i_805_n_7
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.288    12.923 r  DRAW/digit_value_reg[3]_i_485/O
                         net (fo=2, routed)           1.042    13.965    DRAW/digit_value_reg[3]_i_485_n_0
    SLICE_X11Y20         LUT4 (Prop_lut4_I3_O)        0.331    14.296 r  DRAW/digit_value_reg[3]_i_489/O
                         net (fo=1, routed)           0.000    14.296    DRAW/digit_value_reg[3]_i_489_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.846 r  DRAW/digit_value_reg[3]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.846    DRAW/digit_value_reg[3]_i_262_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.159 r  DRAW/digit_value_reg[3]_i_271/O[3]
                         net (fo=3, routed)           0.992    16.151    DRAW/digit_value_reg[3]_i_271_n_4
    SLICE_X8Y24          LUT3 (Prop_lut3_I2_O)        0.306    16.457 r  DRAW/digit_value_reg[3]_i_866/O
                         net (fo=2, routed)           1.096    17.553    DRAW/digit_value_reg[3]_i_866_n_0
    SLICE_X8Y24          LUT5 (Prop_lut5_I4_O)        0.153    17.706 r  DRAW/digit_value_reg[3]_i_725/O
                         net (fo=2, routed)           1.237    18.943    DRAW/digit_value_reg[3]_i_725_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I0_O)        0.331    19.274 r  DRAW/digit_value_reg[3]_i_729/O
                         net (fo=1, routed)           0.000    19.274    DRAW/digit_value_reg[3]_i_729_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.654 r  DRAW/digit_value_reg[3]_i_430/CO[3]
                         net (fo=1, routed)           0.000    19.654    DRAW/digit_value_reg[3]_i_430_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.771 r  DRAW/vgaGreen_OBUF[3]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    19.771    DRAW/vgaGreen_OBUF[3]_inst_i_109_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.990 r  DRAW/vgaGreen_OBUF[3]_inst_i_106/O[0]
                         net (fo=7, routed)           1.706    21.696    DRAW/vgaGreen_OBUF[3]_inst_i_163_0[0]
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.295    21.991 r  DRAW/digit_value_reg[3]_i_930/O
                         net (fo=1, routed)           0.000    21.991    DRAW/digit_value_reg[3]_i_930_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.389 r  DRAW/digit_value_reg[3]_i_795/CO[3]
                         net (fo=1, routed)           0.000    22.389    DRAW/digit_value_reg[3]_i_795_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.723 r  DRAW/digit_value_reg[3]_i_462/O[1]
                         net (fo=3, routed)           1.366    24.089    DRAW/digit_value_reg[3]_i_799_0[1]
    SLICE_X6Y23          LUT5 (Prop_lut5_I2_O)        0.303    24.392 r  DRAW/digit_value_reg[3]_i_788/O
                         net (fo=1, routed)           0.000    24.392    DRAW/digit_value_reg[3]_i_788_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.925 r  DRAW/digit_value_reg[3]_i_448/CO[3]
                         net (fo=1, routed)           0.000    24.925    DRAW/digit_value_reg[3]_i_448_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.042 r  DRAW/digit_value_reg[3]_i_244/CO[3]
                         net (fo=1, routed)           0.009    25.051    DRAW/digit_value_reg[3]_i_244_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.168 f  DRAW/digit_value_reg[3]_i_140/CO[3]
                         net (fo=29, routed)          2.796    27.964    VGA/digit_value_reg[3]_i_966_0[0]
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.124    28.088 r  VGA/digit_value_reg[3]_i_61/O
                         net (fo=54, routed)          1.573    29.661    VGA/digit_value_reg[3]_i_61_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    29.785 r  VGA/vgaGreen_OBUF[3]_inst_i_99/O
                         net (fo=3, routed)           1.241    31.025    VGA/vgaGreen_OBUF[3]_inst_i_99_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124    31.149 r  VGA/digit_value_reg[3]_i_832/O
                         net (fo=1, routed)           0.000    31.149    VGA/digit_value_reg[3]_i_832_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.525 r  VGA/digit_value_reg[3]_i_692/CO[3]
                         net (fo=1, routed)           0.000    31.525    VGA/digit_value_reg[3]_i_692_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.642 r  VGA/digit_value_reg[3]_i_687/CO[3]
                         net (fo=1, routed)           0.000    31.642    VGA/digit_value_reg[3]_i_687_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.965 r  VGA/digit_value_reg[3]_i_343/O[1]
                         net (fo=3, routed)           0.932    32.897    VGA/DRAW/digit_value5[17]
    SLICE_X6Y30          LUT2 (Prop_lut2_I1_O)        0.306    33.203 r  VGA/digit_value_reg[3]_i_346/O
                         net (fo=1, routed)           0.000    33.203    VGA/digit_value_reg[3]_i_346_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.736 r  VGA/digit_value_reg[3]_i_195/CO[3]
                         net (fo=1, routed)           0.000    33.736    VGA/digit_value_reg[3]_i_195_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.059 f  VGA/digit_value_reg[3]_i_194/O[1]
                         net (fo=3, routed)           1.136    35.195    VGA/DRAW/digit_value4[21]
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.306    35.501 r  VGA/digit_value_reg[3]_i_102/O
                         net (fo=1, routed)           0.000    35.501    VGA/digit_value_reg[3]_i_102_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.051 r  VGA/digit_value_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.051    VGA/digit_value_reg[3]_i_38_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.279 f  VGA/digit_value_reg[3]_i_10/CO[2]
                         net (fo=2, routed)           1.397    37.676    VGA/DRAW/digit_value3
    SLICE_X30Y30         LUT4 (Prop_lut4_I2_O)        0.313    37.989 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.967    38.956    VGA/digit_value0
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.124    39.080 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.626    39.706    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I1_O)        0.124    39.830 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.817    40.647    VGA/vgaBlue[2]
    SLICE_X28Y31         LUT6 (Prop_lut6_I0_O)        0.124    40.771 r  VGA/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.962    43.733    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    47.258 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    47.258    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.184ns  (logic 16.520ns (35.012%)  route 30.664ns (64.988%))
  Logic Levels:           48  (CARRY4=26 FDRE=1 LUT2=3 LUT3=4 LUT4=5 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE                         0.000     0.000 r  VGA/h_count_reg[0]/C
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/h_count_reg[0]/Q
                         net (fo=45, routed)          2.258     2.889    VGA/h_count_reg[9]_0[0]
    SLICE_X14Y18         LUT4 (Prop_lut4_I0_O)        0.124     3.013 r  VGA/vgaRed_OBUF[3]_inst_i_222/O
                         net (fo=1, routed)           0.974     3.987    VGA/vgaRed_OBUF[3]_inst_i_222_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.567 r  VGA/vgaRed_OBUF[3]_inst_i_155/CO[3]
                         net (fo=1, routed)           0.000     4.567    VGA/vgaRed_OBUF[3]_inst_i_155_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.901 r  VGA/vgaRed_OBUF[3]_inst_i_236/O[1]
                         net (fo=4, routed)           0.978     5.879    VGA/vgaRed_OBUF[3]_inst_i_236_n_6
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.303     6.182 r  VGA/vgaRed_OBUF[3]_inst_i_238/O
                         net (fo=73, routed)          2.329     8.511    DRAW/digit_value_reg[3]_i_262_0
    SLICE_X13Y17         LUT3 (Prop_lut3_I0_O)        0.152     8.663 r  DRAW/digit_value_reg[3]_i_993/O
                         net (fo=4, routed)           1.168     9.831    DRAW/digit_value_reg[3]_i_993_n_0
    SLICE_X12Y15         LUT4 (Prop_lut4_I0_O)        0.326    10.157 r  DRAW/digit_value_reg[3]_i_1115/O
                         net (fo=1, routed)           0.000    10.157    DRAW/digit_value_reg[3]_i_1115_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.690 r  DRAW/digit_value_reg[3]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    10.690    DRAW/digit_value_reg[3]_i_1077_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.807 r  DRAW/digit_value_reg[3]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    10.807    DRAW/digit_value_reg[3]_i_1034_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.924 r  DRAW/digit_value_reg[3]_i_978/CO[3]
                         net (fo=1, routed)           0.000    10.924    DRAW/digit_value_reg[3]_i_978_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.041 r  DRAW/digit_value_reg[3]_i_879/CO[3]
                         net (fo=1, routed)           0.000    11.041    DRAW/digit_value_reg[3]_i_879_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.158 r  DRAW/digit_value_reg[3]_i_914/CO[3]
                         net (fo=1, routed)           0.000    11.158    DRAW/digit_value_reg[3]_i_914_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.275 r  DRAW/digit_value_reg[3]_i_807/CO[3]
                         net (fo=1, routed)           0.000    11.275    DRAW/digit_value_reg[3]_i_807_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.494 r  DRAW/digit_value_reg[3]_i_805/O[0]
                         net (fo=2, routed)           1.142    12.635    DRAW/digit_value_reg[3]_i_805_n_7
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.288    12.923 r  DRAW/digit_value_reg[3]_i_485/O
                         net (fo=2, routed)           1.042    13.965    DRAW/digit_value_reg[3]_i_485_n_0
    SLICE_X11Y20         LUT4 (Prop_lut4_I3_O)        0.331    14.296 r  DRAW/digit_value_reg[3]_i_489/O
                         net (fo=1, routed)           0.000    14.296    DRAW/digit_value_reg[3]_i_489_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.846 r  DRAW/digit_value_reg[3]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.846    DRAW/digit_value_reg[3]_i_262_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.159 r  DRAW/digit_value_reg[3]_i_271/O[3]
                         net (fo=3, routed)           0.992    16.151    DRAW/digit_value_reg[3]_i_271_n_4
    SLICE_X8Y24          LUT3 (Prop_lut3_I2_O)        0.306    16.457 r  DRAW/digit_value_reg[3]_i_866/O
                         net (fo=2, routed)           1.096    17.553    DRAW/digit_value_reg[3]_i_866_n_0
    SLICE_X8Y24          LUT5 (Prop_lut5_I4_O)        0.153    17.706 r  DRAW/digit_value_reg[3]_i_725/O
                         net (fo=2, routed)           1.237    18.943    DRAW/digit_value_reg[3]_i_725_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I0_O)        0.331    19.274 r  DRAW/digit_value_reg[3]_i_729/O
                         net (fo=1, routed)           0.000    19.274    DRAW/digit_value_reg[3]_i_729_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.654 r  DRAW/digit_value_reg[3]_i_430/CO[3]
                         net (fo=1, routed)           0.000    19.654    DRAW/digit_value_reg[3]_i_430_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.771 r  DRAW/vgaGreen_OBUF[3]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    19.771    DRAW/vgaGreen_OBUF[3]_inst_i_109_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.990 r  DRAW/vgaGreen_OBUF[3]_inst_i_106/O[0]
                         net (fo=7, routed)           1.706    21.696    DRAW/vgaGreen_OBUF[3]_inst_i_163_0[0]
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.295    21.991 r  DRAW/digit_value_reg[3]_i_930/O
                         net (fo=1, routed)           0.000    21.991    DRAW/digit_value_reg[3]_i_930_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.389 r  DRAW/digit_value_reg[3]_i_795/CO[3]
                         net (fo=1, routed)           0.000    22.389    DRAW/digit_value_reg[3]_i_795_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.723 r  DRAW/digit_value_reg[3]_i_462/O[1]
                         net (fo=3, routed)           1.366    24.089    DRAW/digit_value_reg[3]_i_799_0[1]
    SLICE_X6Y23          LUT5 (Prop_lut5_I2_O)        0.303    24.392 r  DRAW/digit_value_reg[3]_i_788/O
                         net (fo=1, routed)           0.000    24.392    DRAW/digit_value_reg[3]_i_788_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.925 r  DRAW/digit_value_reg[3]_i_448/CO[3]
                         net (fo=1, routed)           0.000    24.925    DRAW/digit_value_reg[3]_i_448_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.042 r  DRAW/digit_value_reg[3]_i_244/CO[3]
                         net (fo=1, routed)           0.009    25.051    DRAW/digit_value_reg[3]_i_244_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.168 f  DRAW/digit_value_reg[3]_i_140/CO[3]
                         net (fo=29, routed)          2.796    27.964    VGA/digit_value_reg[3]_i_966_0[0]
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.124    28.088 r  VGA/digit_value_reg[3]_i_61/O
                         net (fo=54, routed)          1.573    29.661    VGA/digit_value_reg[3]_i_61_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    29.785 r  VGA/vgaGreen_OBUF[3]_inst_i_99/O
                         net (fo=3, routed)           1.241    31.025    VGA/vgaGreen_OBUF[3]_inst_i_99_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124    31.149 r  VGA/digit_value_reg[3]_i_832/O
                         net (fo=1, routed)           0.000    31.149    VGA/digit_value_reg[3]_i_832_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.525 r  VGA/digit_value_reg[3]_i_692/CO[3]
                         net (fo=1, routed)           0.000    31.525    VGA/digit_value_reg[3]_i_692_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.642 r  VGA/digit_value_reg[3]_i_687/CO[3]
                         net (fo=1, routed)           0.000    31.642    VGA/digit_value_reg[3]_i_687_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.965 r  VGA/digit_value_reg[3]_i_343/O[1]
                         net (fo=3, routed)           0.932    32.897    VGA/DRAW/digit_value5[17]
    SLICE_X6Y30          LUT2 (Prop_lut2_I1_O)        0.306    33.203 r  VGA/digit_value_reg[3]_i_346/O
                         net (fo=1, routed)           0.000    33.203    VGA/digit_value_reg[3]_i_346_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.736 r  VGA/digit_value_reg[3]_i_195/CO[3]
                         net (fo=1, routed)           0.000    33.736    VGA/digit_value_reg[3]_i_195_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.059 f  VGA/digit_value_reg[3]_i_194/O[1]
                         net (fo=3, routed)           1.136    35.195    VGA/DRAW/digit_value4[21]
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.306    35.501 r  VGA/digit_value_reg[3]_i_102/O
                         net (fo=1, routed)           0.000    35.501    VGA/digit_value_reg[3]_i_102_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.051 r  VGA/digit_value_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.051    VGA/digit_value_reg[3]_i_38_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.279 f  VGA/digit_value_reg[3]_i_10/CO[2]
                         net (fo=2, routed)           1.397    37.676    VGA/DRAW/digit_value3
    SLICE_X30Y30         LUT4 (Prop_lut4_I2_O)        0.313    37.989 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.967    38.956    VGA/digit_value0
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.124    39.080 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.626    39.706    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I1_O)        0.124    39.830 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.998    40.828    VGA/vgaBlue[2]
    SLICE_X28Y32         LUT6 (Prop_lut6_I2_O)        0.124    40.952 r  VGA/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.703    43.655    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    47.184 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    47.184    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.134ns  (logic 16.515ns (35.038%)  route 30.619ns (64.962%))
  Logic Levels:           48  (CARRY4=26 FDRE=1 LUT2=3 LUT3=4 LUT4=5 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE                         0.000     0.000 r  VGA/h_count_reg[0]/C
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/h_count_reg[0]/Q
                         net (fo=45, routed)          2.258     2.889    VGA/h_count_reg[9]_0[0]
    SLICE_X14Y18         LUT4 (Prop_lut4_I0_O)        0.124     3.013 r  VGA/vgaRed_OBUF[3]_inst_i_222/O
                         net (fo=1, routed)           0.974     3.987    VGA/vgaRed_OBUF[3]_inst_i_222_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.567 r  VGA/vgaRed_OBUF[3]_inst_i_155/CO[3]
                         net (fo=1, routed)           0.000     4.567    VGA/vgaRed_OBUF[3]_inst_i_155_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.901 r  VGA/vgaRed_OBUF[3]_inst_i_236/O[1]
                         net (fo=4, routed)           0.978     5.879    VGA/vgaRed_OBUF[3]_inst_i_236_n_6
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.303     6.182 r  VGA/vgaRed_OBUF[3]_inst_i_238/O
                         net (fo=73, routed)          2.329     8.511    DRAW/digit_value_reg[3]_i_262_0
    SLICE_X13Y17         LUT3 (Prop_lut3_I0_O)        0.152     8.663 r  DRAW/digit_value_reg[3]_i_993/O
                         net (fo=4, routed)           1.168     9.831    DRAW/digit_value_reg[3]_i_993_n_0
    SLICE_X12Y15         LUT4 (Prop_lut4_I0_O)        0.326    10.157 r  DRAW/digit_value_reg[3]_i_1115/O
                         net (fo=1, routed)           0.000    10.157    DRAW/digit_value_reg[3]_i_1115_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.690 r  DRAW/digit_value_reg[3]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    10.690    DRAW/digit_value_reg[3]_i_1077_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.807 r  DRAW/digit_value_reg[3]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    10.807    DRAW/digit_value_reg[3]_i_1034_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.924 r  DRAW/digit_value_reg[3]_i_978/CO[3]
                         net (fo=1, routed)           0.000    10.924    DRAW/digit_value_reg[3]_i_978_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.041 r  DRAW/digit_value_reg[3]_i_879/CO[3]
                         net (fo=1, routed)           0.000    11.041    DRAW/digit_value_reg[3]_i_879_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.158 r  DRAW/digit_value_reg[3]_i_914/CO[3]
                         net (fo=1, routed)           0.000    11.158    DRAW/digit_value_reg[3]_i_914_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.275 r  DRAW/digit_value_reg[3]_i_807/CO[3]
                         net (fo=1, routed)           0.000    11.275    DRAW/digit_value_reg[3]_i_807_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.494 r  DRAW/digit_value_reg[3]_i_805/O[0]
                         net (fo=2, routed)           1.142    12.635    DRAW/digit_value_reg[3]_i_805_n_7
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.288    12.923 r  DRAW/digit_value_reg[3]_i_485/O
                         net (fo=2, routed)           1.042    13.965    DRAW/digit_value_reg[3]_i_485_n_0
    SLICE_X11Y20         LUT4 (Prop_lut4_I3_O)        0.331    14.296 r  DRAW/digit_value_reg[3]_i_489/O
                         net (fo=1, routed)           0.000    14.296    DRAW/digit_value_reg[3]_i_489_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.846 r  DRAW/digit_value_reg[3]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.846    DRAW/digit_value_reg[3]_i_262_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.159 r  DRAW/digit_value_reg[3]_i_271/O[3]
                         net (fo=3, routed)           0.992    16.151    DRAW/digit_value_reg[3]_i_271_n_4
    SLICE_X8Y24          LUT3 (Prop_lut3_I2_O)        0.306    16.457 r  DRAW/digit_value_reg[3]_i_866/O
                         net (fo=2, routed)           1.096    17.553    DRAW/digit_value_reg[3]_i_866_n_0
    SLICE_X8Y24          LUT5 (Prop_lut5_I4_O)        0.153    17.706 r  DRAW/digit_value_reg[3]_i_725/O
                         net (fo=2, routed)           1.237    18.943    DRAW/digit_value_reg[3]_i_725_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I0_O)        0.331    19.274 r  DRAW/digit_value_reg[3]_i_729/O
                         net (fo=1, routed)           0.000    19.274    DRAW/digit_value_reg[3]_i_729_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.654 r  DRAW/digit_value_reg[3]_i_430/CO[3]
                         net (fo=1, routed)           0.000    19.654    DRAW/digit_value_reg[3]_i_430_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.771 r  DRAW/vgaGreen_OBUF[3]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    19.771    DRAW/vgaGreen_OBUF[3]_inst_i_109_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.990 r  DRAW/vgaGreen_OBUF[3]_inst_i_106/O[0]
                         net (fo=7, routed)           1.706    21.696    DRAW/vgaGreen_OBUF[3]_inst_i_163_0[0]
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.295    21.991 r  DRAW/digit_value_reg[3]_i_930/O
                         net (fo=1, routed)           0.000    21.991    DRAW/digit_value_reg[3]_i_930_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.389 r  DRAW/digit_value_reg[3]_i_795/CO[3]
                         net (fo=1, routed)           0.000    22.389    DRAW/digit_value_reg[3]_i_795_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.723 r  DRAW/digit_value_reg[3]_i_462/O[1]
                         net (fo=3, routed)           1.366    24.089    DRAW/digit_value_reg[3]_i_799_0[1]
    SLICE_X6Y23          LUT5 (Prop_lut5_I2_O)        0.303    24.392 r  DRAW/digit_value_reg[3]_i_788/O
                         net (fo=1, routed)           0.000    24.392    DRAW/digit_value_reg[3]_i_788_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.925 r  DRAW/digit_value_reg[3]_i_448/CO[3]
                         net (fo=1, routed)           0.000    24.925    DRAW/digit_value_reg[3]_i_448_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.042 r  DRAW/digit_value_reg[3]_i_244/CO[3]
                         net (fo=1, routed)           0.009    25.051    DRAW/digit_value_reg[3]_i_244_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.168 f  DRAW/digit_value_reg[3]_i_140/CO[3]
                         net (fo=29, routed)          2.796    27.964    VGA/digit_value_reg[3]_i_966_0[0]
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.124    28.088 r  VGA/digit_value_reg[3]_i_61/O
                         net (fo=54, routed)          1.573    29.661    VGA/digit_value_reg[3]_i_61_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    29.785 r  VGA/vgaGreen_OBUF[3]_inst_i_99/O
                         net (fo=3, routed)           1.241    31.025    VGA/vgaGreen_OBUF[3]_inst_i_99_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124    31.149 r  VGA/digit_value_reg[3]_i_832/O
                         net (fo=1, routed)           0.000    31.149    VGA/digit_value_reg[3]_i_832_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.525 r  VGA/digit_value_reg[3]_i_692/CO[3]
                         net (fo=1, routed)           0.000    31.525    VGA/digit_value_reg[3]_i_692_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.642 r  VGA/digit_value_reg[3]_i_687/CO[3]
                         net (fo=1, routed)           0.000    31.642    VGA/digit_value_reg[3]_i_687_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.965 r  VGA/digit_value_reg[3]_i_343/O[1]
                         net (fo=3, routed)           0.932    32.897    VGA/DRAW/digit_value5[17]
    SLICE_X6Y30          LUT2 (Prop_lut2_I1_O)        0.306    33.203 r  VGA/digit_value_reg[3]_i_346/O
                         net (fo=1, routed)           0.000    33.203    VGA/digit_value_reg[3]_i_346_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.736 r  VGA/digit_value_reg[3]_i_195/CO[3]
                         net (fo=1, routed)           0.000    33.736    VGA/digit_value_reg[3]_i_195_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.059 f  VGA/digit_value_reg[3]_i_194/O[1]
                         net (fo=3, routed)           1.136    35.195    VGA/DRAW/digit_value4[21]
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.306    35.501 r  VGA/digit_value_reg[3]_i_102/O
                         net (fo=1, routed)           0.000    35.501    VGA/digit_value_reg[3]_i_102_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.051 r  VGA/digit_value_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.051    VGA/digit_value_reg[3]_i_38_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.279 f  VGA/digit_value_reg[3]_i_10/CO[2]
                         net (fo=2, routed)           1.397    37.676    VGA/DRAW/digit_value3
    SLICE_X30Y30         LUT4 (Prop_lut4_I2_O)        0.313    37.989 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.967    38.956    VGA/digit_value0
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.124    39.080 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.626    39.706    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I1_O)        0.124    39.830 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.997    40.827    VGA/vgaBlue[2]
    SLICE_X28Y32         LUT6 (Prop_lut6_I1_O)        0.124    40.951 r  VGA/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.659    43.610    vgaGreen_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    47.134 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    47.134    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.037ns  (logic 16.515ns (35.111%)  route 30.522ns (64.889%))
  Logic Levels:           48  (CARRY4=26 FDRE=1 LUT2=3 LUT3=4 LUT4=5 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE                         0.000     0.000 r  VGA/h_count_reg[0]/C
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/h_count_reg[0]/Q
                         net (fo=45, routed)          2.258     2.889    VGA/h_count_reg[9]_0[0]
    SLICE_X14Y18         LUT4 (Prop_lut4_I0_O)        0.124     3.013 r  VGA/vgaRed_OBUF[3]_inst_i_222/O
                         net (fo=1, routed)           0.974     3.987    VGA/vgaRed_OBUF[3]_inst_i_222_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.567 r  VGA/vgaRed_OBUF[3]_inst_i_155/CO[3]
                         net (fo=1, routed)           0.000     4.567    VGA/vgaRed_OBUF[3]_inst_i_155_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.901 r  VGA/vgaRed_OBUF[3]_inst_i_236/O[1]
                         net (fo=4, routed)           0.978     5.879    VGA/vgaRed_OBUF[3]_inst_i_236_n_6
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.303     6.182 r  VGA/vgaRed_OBUF[3]_inst_i_238/O
                         net (fo=73, routed)          2.329     8.511    DRAW/digit_value_reg[3]_i_262_0
    SLICE_X13Y17         LUT3 (Prop_lut3_I0_O)        0.152     8.663 r  DRAW/digit_value_reg[3]_i_993/O
                         net (fo=4, routed)           1.168     9.831    DRAW/digit_value_reg[3]_i_993_n_0
    SLICE_X12Y15         LUT4 (Prop_lut4_I0_O)        0.326    10.157 r  DRAW/digit_value_reg[3]_i_1115/O
                         net (fo=1, routed)           0.000    10.157    DRAW/digit_value_reg[3]_i_1115_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.690 r  DRAW/digit_value_reg[3]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    10.690    DRAW/digit_value_reg[3]_i_1077_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.807 r  DRAW/digit_value_reg[3]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    10.807    DRAW/digit_value_reg[3]_i_1034_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.924 r  DRAW/digit_value_reg[3]_i_978/CO[3]
                         net (fo=1, routed)           0.000    10.924    DRAW/digit_value_reg[3]_i_978_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.041 r  DRAW/digit_value_reg[3]_i_879/CO[3]
                         net (fo=1, routed)           0.000    11.041    DRAW/digit_value_reg[3]_i_879_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.158 r  DRAW/digit_value_reg[3]_i_914/CO[3]
                         net (fo=1, routed)           0.000    11.158    DRAW/digit_value_reg[3]_i_914_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.275 r  DRAW/digit_value_reg[3]_i_807/CO[3]
                         net (fo=1, routed)           0.000    11.275    DRAW/digit_value_reg[3]_i_807_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.494 r  DRAW/digit_value_reg[3]_i_805/O[0]
                         net (fo=2, routed)           1.142    12.635    DRAW/digit_value_reg[3]_i_805_n_7
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.288    12.923 r  DRAW/digit_value_reg[3]_i_485/O
                         net (fo=2, routed)           1.042    13.965    DRAW/digit_value_reg[3]_i_485_n_0
    SLICE_X11Y20         LUT4 (Prop_lut4_I3_O)        0.331    14.296 r  DRAW/digit_value_reg[3]_i_489/O
                         net (fo=1, routed)           0.000    14.296    DRAW/digit_value_reg[3]_i_489_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.846 r  DRAW/digit_value_reg[3]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.846    DRAW/digit_value_reg[3]_i_262_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.159 r  DRAW/digit_value_reg[3]_i_271/O[3]
                         net (fo=3, routed)           0.992    16.151    DRAW/digit_value_reg[3]_i_271_n_4
    SLICE_X8Y24          LUT3 (Prop_lut3_I2_O)        0.306    16.457 r  DRAW/digit_value_reg[3]_i_866/O
                         net (fo=2, routed)           1.096    17.553    DRAW/digit_value_reg[3]_i_866_n_0
    SLICE_X8Y24          LUT5 (Prop_lut5_I4_O)        0.153    17.706 r  DRAW/digit_value_reg[3]_i_725/O
                         net (fo=2, routed)           1.237    18.943    DRAW/digit_value_reg[3]_i_725_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I0_O)        0.331    19.274 r  DRAW/digit_value_reg[3]_i_729/O
                         net (fo=1, routed)           0.000    19.274    DRAW/digit_value_reg[3]_i_729_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.654 r  DRAW/digit_value_reg[3]_i_430/CO[3]
                         net (fo=1, routed)           0.000    19.654    DRAW/digit_value_reg[3]_i_430_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.771 r  DRAW/vgaGreen_OBUF[3]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    19.771    DRAW/vgaGreen_OBUF[3]_inst_i_109_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.990 r  DRAW/vgaGreen_OBUF[3]_inst_i_106/O[0]
                         net (fo=7, routed)           1.706    21.696    DRAW/vgaGreen_OBUF[3]_inst_i_163_0[0]
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.295    21.991 r  DRAW/digit_value_reg[3]_i_930/O
                         net (fo=1, routed)           0.000    21.991    DRAW/digit_value_reg[3]_i_930_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.389 r  DRAW/digit_value_reg[3]_i_795/CO[3]
                         net (fo=1, routed)           0.000    22.389    DRAW/digit_value_reg[3]_i_795_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.723 r  DRAW/digit_value_reg[3]_i_462/O[1]
                         net (fo=3, routed)           1.366    24.089    DRAW/digit_value_reg[3]_i_799_0[1]
    SLICE_X6Y23          LUT5 (Prop_lut5_I2_O)        0.303    24.392 r  DRAW/digit_value_reg[3]_i_788/O
                         net (fo=1, routed)           0.000    24.392    DRAW/digit_value_reg[3]_i_788_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.925 r  DRAW/digit_value_reg[3]_i_448/CO[3]
                         net (fo=1, routed)           0.000    24.925    DRAW/digit_value_reg[3]_i_448_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.042 r  DRAW/digit_value_reg[3]_i_244/CO[3]
                         net (fo=1, routed)           0.009    25.051    DRAW/digit_value_reg[3]_i_244_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.168 f  DRAW/digit_value_reg[3]_i_140/CO[3]
                         net (fo=29, routed)          2.796    27.964    VGA/digit_value_reg[3]_i_966_0[0]
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.124    28.088 r  VGA/digit_value_reg[3]_i_61/O
                         net (fo=54, routed)          1.573    29.661    VGA/digit_value_reg[3]_i_61_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    29.785 r  VGA/vgaGreen_OBUF[3]_inst_i_99/O
                         net (fo=3, routed)           1.241    31.025    VGA/vgaGreen_OBUF[3]_inst_i_99_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124    31.149 r  VGA/digit_value_reg[3]_i_832/O
                         net (fo=1, routed)           0.000    31.149    VGA/digit_value_reg[3]_i_832_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.525 r  VGA/digit_value_reg[3]_i_692/CO[3]
                         net (fo=1, routed)           0.000    31.525    VGA/digit_value_reg[3]_i_692_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.642 r  VGA/digit_value_reg[3]_i_687/CO[3]
                         net (fo=1, routed)           0.000    31.642    VGA/digit_value_reg[3]_i_687_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.965 r  VGA/digit_value_reg[3]_i_343/O[1]
                         net (fo=3, routed)           0.932    32.897    VGA/DRAW/digit_value5[17]
    SLICE_X6Y30          LUT2 (Prop_lut2_I1_O)        0.306    33.203 r  VGA/digit_value_reg[3]_i_346/O
                         net (fo=1, routed)           0.000    33.203    VGA/digit_value_reg[3]_i_346_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.736 r  VGA/digit_value_reg[3]_i_195/CO[3]
                         net (fo=1, routed)           0.000    33.736    VGA/digit_value_reg[3]_i_195_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.059 f  VGA/digit_value_reg[3]_i_194/O[1]
                         net (fo=3, routed)           1.136    35.195    VGA/DRAW/digit_value4[21]
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.306    35.501 r  VGA/digit_value_reg[3]_i_102/O
                         net (fo=1, routed)           0.000    35.501    VGA/digit_value_reg[3]_i_102_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.051 r  VGA/digit_value_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.051    VGA/digit_value_reg[3]_i_38_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.279 f  VGA/digit_value_reg[3]_i_10/CO[2]
                         net (fo=2, routed)           1.397    37.676    VGA/DRAW/digit_value3
    SLICE_X30Y30         LUT4 (Prop_lut4_I2_O)        0.313    37.989 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.967    38.956    VGA/digit_value0
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.124    39.080 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.626    39.706    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I1_O)        0.124    39.830 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.998    40.828    VGA/vgaBlue[2]
    SLICE_X28Y32         LUT6 (Prop_lut6_I2_O)        0.124    40.952 r  VGA/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.561    43.513    vgaGreen_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    47.037 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    47.037    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.956ns  (logic 13.699ns (29.175%)  route 33.256ns (70.825%))
  Logic Levels:           35  (CARRY4=12 FDRE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=6 LUT6=8 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         FDRE                         0.000     0.000 r  VGA/v_count_reg[6]/C
    SLICE_X30Y14         FDRE (Prop_fdre_C_Q)         0.693     0.693 f  VGA/v_count_reg[6]/Q
                         net (fo=82, routed)          2.168     2.861    VGA/v_count[6]
    SLICE_X33Y17         LUT4 (Prop_lut4_I2_O)        0.124     2.985 r  VGA/Vsync_OBUF_inst_i_2/O
                         net (fo=41, routed)          1.921     4.907    VGA/Vsync_OBUF_inst_i_2_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I2_O)        0.124     5.031 r  VGA/vgaRed_OBUF[3]_inst_i_95/O
                         net (fo=56, routed)          1.396     6.427    VGA/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.551 r  VGA/font_row_reg[0]_i_177/O
                         net (fo=1, routed)           0.000     6.551    VGA/font_row_reg[0]_i_177_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.101 r  VGA/font_row_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.000     7.101    VGA/font_row_reg[0]_i_92_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  VGA/font_row_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.215    VGA/font_row_reg[0]_i_48_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.454 r  VGA/font_row_reg[0]_i_22/O[2]
                         net (fo=42, routed)          2.568    10.022    VGA/v_count_reg[6]_1[18]
    SLICE_X50Y22         LUT4 (Prop_lut4_I0_O)        0.302    10.324 r  VGA/digit_value_reg[3]_i_850/O
                         net (fo=2, routed)           1.393    11.716    DRAW/digit_value_reg[3]_i_384_0[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    12.358 r  DRAW/digit_value_reg[3]_i_720/O[3]
                         net (fo=2, routed)           1.474    13.833    DRAW/digit_value_reg[3]_i_720_n_4
    SLICE_X41Y20         LUT4 (Prop_lut4_I3_O)        0.335    14.168 r  DRAW/digit_value_reg[3]_i_425/O
                         net (fo=2, routed)           0.950    15.117    DRAW/digit_value_reg[3]_i_425_n_0
    SLICE_X40Y22         LUT5 (Prop_lut5_I4_O)        0.332    15.449 r  DRAW/digit_value_reg[3]_i_429/O
                         net (fo=1, routed)           0.000    15.449    DRAW/digit_value_reg[3]_i_429_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.981 r  DRAW/digit_value_reg[3]_i_232/CO[3]
                         net (fo=1, routed)           0.000    15.981    DRAW/digit_value_reg[3]_i_232_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.220 r  DRAW/vgaGreen_OBUF[3]_inst_i_279/O[2]
                         net (fo=3, routed)           1.224    17.444    DRAW/vgaGreen_OBUF[3]_inst_i_279_n_5
    SLICE_X34Y23         LUT3 (Prop_lut3_I2_O)        0.302    17.746 r  DRAW/vgaGreen_OBUF[3]_inst_i_282/O
                         net (fo=2, routed)           0.856    18.603    DRAW/vgaGreen_OBUF[3]_inst_i_282_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I4_O)        0.153    18.756 r  DRAW/vgaGreen_OBUF[3]_inst_i_207/O
                         net (fo=2, routed)           1.087    19.843    DRAW/vgaGreen_OBUF[3]_inst_i_207_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I0_O)        0.331    20.174 r  DRAW/vgaGreen_OBUF[3]_inst_i_211/O
                         net (fo=1, routed)           0.000    20.174    DRAW/vgaGreen_OBUF[3]_inst_i_211_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.724 r  DRAW/vgaGreen_OBUF[3]_inst_i_136/CO[3]
                         net (fo=1, routed)           0.000    20.724    DRAW/vgaGreen_OBUF[3]_inst_i_136_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.963 r  DRAW/vgaGreen_OBUF[3]_inst_i_133/O[2]
                         net (fo=7, routed)           1.490    22.453    DRAW/vgaGreen_OBUF[3]_inst_i_200_0[2]
    SLICE_X39Y25         LUT2 (Prop_lut2_I0_O)        0.302    22.755 r  DRAW/font_row_reg[0]_i_101/O
                         net (fo=1, routed)           0.000    22.755    DRAW/font_row_reg[0]_i_101_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.287 r  DRAW/font_row_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.287    DRAW/font_row_reg[0]_i_53_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.600 r  DRAW/font_row_reg[0]_i_26/O[3]
                         net (fo=3, routed)           1.149    24.749    DRAW/font_row_reg[0]_i_58_0[3]
    SLICE_X41Y27         LUT5 (Prop_lut5_I1_O)        0.306    25.055 r  DRAW/font_row_reg[0]_i_21/O
                         net (fo=1, routed)           0.000    25.055    DRAW/font_row_reg[0]_i_21_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.587 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          2.052    27.639    VGA/digit_value_reg[3]_i_132_0[0]
    SLICE_X34Y25         LUT6 (Prop_lut6_I4_O)        0.124    27.763 r  VGA/digit_value_reg[3]_i_122/O
                         net (fo=1, routed)           0.493    28.256    VGA/digit_value_reg[3]_i_122_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    28.804 r  VGA/digit_value_reg[3]_i_52/O[1]
                         net (fo=1, routed)           0.530    29.334    VGA/DRAW/digit_src6[2]
    SLICE_X34Y25         LUT5 (Prop_lut5_I0_O)        0.303    29.637 r  VGA/digit_value_reg[3]_i_56/O
                         net (fo=44, routed)          3.975    33.611    ENGINE/digit_value_reg[1]_i_3_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I2_O)        0.124    33.735 r  ENGINE/digit_value_reg[3]_i_292/O
                         net (fo=1, routed)           1.164    34.899    ENGINE/digit_value_reg[3]_i_292_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124    35.023 r  ENGINE/digit_value_reg[3]_i_161/O
                         net (fo=1, routed)           0.000    35.023    ENGINE/digit_value_reg[3]_i_161_n_0
    SLICE_X42Y37         MUXF7 (Prop_muxf7_I1_O)      0.247    35.270 r  ENGINE/digit_value_reg[3]_i_70/O
                         net (fo=1, routed)           0.000    35.270    ENGINE/digit_value_reg[3]_i_70_n_0
    SLICE_X42Y37         MUXF8 (Prop_muxf8_I0_O)      0.098    35.368 r  ENGINE/digit_value_reg[3]_i_19/O
                         net (fo=2, routed)           1.338    36.706    ENGINE/digit_value_reg[3]_i_19_n_0
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.319    37.025 r  ENGINE/digit_value_reg[1]_i_4/O
                         net (fo=2, routed)           0.810    37.835    ENGINE/DRAW/grid_vals[1]
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.124    37.959 f  ENGINE/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           1.029    38.989    ENGINE/mode_reg_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I2_O)        0.124    39.113 f  ENGINE/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.967    40.080    VGA/draw_digit
    SLICE_X29Y32         LUT6 (Prop_lut6_I2_O)        0.124    40.204 r  VGA/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.221    43.425    vgaBlue_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530    46.956 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    46.956    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.926ns  (logic 16.512ns (35.187%)  route 30.414ns (64.813%))
  Logic Levels:           48  (CARRY4=26 FDRE=1 LUT2=3 LUT3=4 LUT4=5 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE                         0.000     0.000 r  VGA/h_count_reg[0]/C
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/h_count_reg[0]/Q
                         net (fo=45, routed)          2.258     2.889    VGA/h_count_reg[9]_0[0]
    SLICE_X14Y18         LUT4 (Prop_lut4_I0_O)        0.124     3.013 r  VGA/vgaRed_OBUF[3]_inst_i_222/O
                         net (fo=1, routed)           0.974     3.987    VGA/vgaRed_OBUF[3]_inst_i_222_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.567 r  VGA/vgaRed_OBUF[3]_inst_i_155/CO[3]
                         net (fo=1, routed)           0.000     4.567    VGA/vgaRed_OBUF[3]_inst_i_155_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.901 r  VGA/vgaRed_OBUF[3]_inst_i_236/O[1]
                         net (fo=4, routed)           0.978     5.879    VGA/vgaRed_OBUF[3]_inst_i_236_n_6
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.303     6.182 r  VGA/vgaRed_OBUF[3]_inst_i_238/O
                         net (fo=73, routed)          2.329     8.511    DRAW/digit_value_reg[3]_i_262_0
    SLICE_X13Y17         LUT3 (Prop_lut3_I0_O)        0.152     8.663 r  DRAW/digit_value_reg[3]_i_993/O
                         net (fo=4, routed)           1.168     9.831    DRAW/digit_value_reg[3]_i_993_n_0
    SLICE_X12Y15         LUT4 (Prop_lut4_I0_O)        0.326    10.157 r  DRAW/digit_value_reg[3]_i_1115/O
                         net (fo=1, routed)           0.000    10.157    DRAW/digit_value_reg[3]_i_1115_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.690 r  DRAW/digit_value_reg[3]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    10.690    DRAW/digit_value_reg[3]_i_1077_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.807 r  DRAW/digit_value_reg[3]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    10.807    DRAW/digit_value_reg[3]_i_1034_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.924 r  DRAW/digit_value_reg[3]_i_978/CO[3]
                         net (fo=1, routed)           0.000    10.924    DRAW/digit_value_reg[3]_i_978_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.041 r  DRAW/digit_value_reg[3]_i_879/CO[3]
                         net (fo=1, routed)           0.000    11.041    DRAW/digit_value_reg[3]_i_879_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.158 r  DRAW/digit_value_reg[3]_i_914/CO[3]
                         net (fo=1, routed)           0.000    11.158    DRAW/digit_value_reg[3]_i_914_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.275 r  DRAW/digit_value_reg[3]_i_807/CO[3]
                         net (fo=1, routed)           0.000    11.275    DRAW/digit_value_reg[3]_i_807_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.494 r  DRAW/digit_value_reg[3]_i_805/O[0]
                         net (fo=2, routed)           1.142    12.635    DRAW/digit_value_reg[3]_i_805_n_7
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.288    12.923 r  DRAW/digit_value_reg[3]_i_485/O
                         net (fo=2, routed)           1.042    13.965    DRAW/digit_value_reg[3]_i_485_n_0
    SLICE_X11Y20         LUT4 (Prop_lut4_I3_O)        0.331    14.296 r  DRAW/digit_value_reg[3]_i_489/O
                         net (fo=1, routed)           0.000    14.296    DRAW/digit_value_reg[3]_i_489_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.846 r  DRAW/digit_value_reg[3]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.846    DRAW/digit_value_reg[3]_i_262_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.159 r  DRAW/digit_value_reg[3]_i_271/O[3]
                         net (fo=3, routed)           0.992    16.151    DRAW/digit_value_reg[3]_i_271_n_4
    SLICE_X8Y24          LUT3 (Prop_lut3_I2_O)        0.306    16.457 r  DRAW/digit_value_reg[3]_i_866/O
                         net (fo=2, routed)           1.096    17.553    DRAW/digit_value_reg[3]_i_866_n_0
    SLICE_X8Y24          LUT5 (Prop_lut5_I4_O)        0.153    17.706 r  DRAW/digit_value_reg[3]_i_725/O
                         net (fo=2, routed)           1.237    18.943    DRAW/digit_value_reg[3]_i_725_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I0_O)        0.331    19.274 r  DRAW/digit_value_reg[3]_i_729/O
                         net (fo=1, routed)           0.000    19.274    DRAW/digit_value_reg[3]_i_729_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.654 r  DRAW/digit_value_reg[3]_i_430/CO[3]
                         net (fo=1, routed)           0.000    19.654    DRAW/digit_value_reg[3]_i_430_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.771 r  DRAW/vgaGreen_OBUF[3]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    19.771    DRAW/vgaGreen_OBUF[3]_inst_i_109_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.990 r  DRAW/vgaGreen_OBUF[3]_inst_i_106/O[0]
                         net (fo=7, routed)           1.706    21.696    DRAW/vgaGreen_OBUF[3]_inst_i_163_0[0]
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.295    21.991 r  DRAW/digit_value_reg[3]_i_930/O
                         net (fo=1, routed)           0.000    21.991    DRAW/digit_value_reg[3]_i_930_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.389 r  DRAW/digit_value_reg[3]_i_795/CO[3]
                         net (fo=1, routed)           0.000    22.389    DRAW/digit_value_reg[3]_i_795_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.723 r  DRAW/digit_value_reg[3]_i_462/O[1]
                         net (fo=3, routed)           1.366    24.089    DRAW/digit_value_reg[3]_i_799_0[1]
    SLICE_X6Y23          LUT5 (Prop_lut5_I2_O)        0.303    24.392 r  DRAW/digit_value_reg[3]_i_788/O
                         net (fo=1, routed)           0.000    24.392    DRAW/digit_value_reg[3]_i_788_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.925 r  DRAW/digit_value_reg[3]_i_448/CO[3]
                         net (fo=1, routed)           0.000    24.925    DRAW/digit_value_reg[3]_i_448_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.042 r  DRAW/digit_value_reg[3]_i_244/CO[3]
                         net (fo=1, routed)           0.009    25.051    DRAW/digit_value_reg[3]_i_244_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.168 f  DRAW/digit_value_reg[3]_i_140/CO[3]
                         net (fo=29, routed)          2.796    27.964    VGA/digit_value_reg[3]_i_966_0[0]
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.124    28.088 r  VGA/digit_value_reg[3]_i_61/O
                         net (fo=54, routed)          1.573    29.661    VGA/digit_value_reg[3]_i_61_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    29.785 r  VGA/vgaGreen_OBUF[3]_inst_i_99/O
                         net (fo=3, routed)           1.241    31.025    VGA/vgaGreen_OBUF[3]_inst_i_99_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124    31.149 r  VGA/digit_value_reg[3]_i_832/O
                         net (fo=1, routed)           0.000    31.149    VGA/digit_value_reg[3]_i_832_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.525 r  VGA/digit_value_reg[3]_i_692/CO[3]
                         net (fo=1, routed)           0.000    31.525    VGA/digit_value_reg[3]_i_692_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.642 r  VGA/digit_value_reg[3]_i_687/CO[3]
                         net (fo=1, routed)           0.000    31.642    VGA/digit_value_reg[3]_i_687_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.965 r  VGA/digit_value_reg[3]_i_343/O[1]
                         net (fo=3, routed)           0.932    32.897    VGA/DRAW/digit_value5[17]
    SLICE_X6Y30          LUT2 (Prop_lut2_I1_O)        0.306    33.203 r  VGA/digit_value_reg[3]_i_346/O
                         net (fo=1, routed)           0.000    33.203    VGA/digit_value_reg[3]_i_346_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.736 r  VGA/digit_value_reg[3]_i_195/CO[3]
                         net (fo=1, routed)           0.000    33.736    VGA/digit_value_reg[3]_i_195_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.059 f  VGA/digit_value_reg[3]_i_194/O[1]
                         net (fo=3, routed)           1.136    35.195    VGA/DRAW/digit_value4[21]
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.306    35.501 r  VGA/digit_value_reg[3]_i_102/O
                         net (fo=1, routed)           0.000    35.501    VGA/digit_value_reg[3]_i_102_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.051 r  VGA/digit_value_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.051    VGA/digit_value_reg[3]_i_38_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.279 f  VGA/digit_value_reg[3]_i_10/CO[2]
                         net (fo=2, routed)           1.397    37.676    VGA/DRAW/digit_value3
    SLICE_X30Y30         LUT4 (Prop_lut4_I2_O)        0.313    37.989 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.967    38.956    VGA/digit_value0
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.124    39.080 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.626    39.706    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I1_O)        0.124    39.830 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.997    40.827    VGA/vgaBlue[2]
    SLICE_X28Y32         LUT6 (Prop_lut6_I1_O)        0.124    40.951 r  VGA/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.454    43.405    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    46.926 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    46.926    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.811ns  (logic 16.493ns (35.234%)  route 30.318ns (64.766%))
  Logic Levels:           48  (CARRY4=26 FDRE=1 LUT2=3 LUT3=4 LUT4=5 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE                         0.000     0.000 r  VGA/h_count_reg[0]/C
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/h_count_reg[0]/Q
                         net (fo=45, routed)          2.258     2.889    VGA/h_count_reg[9]_0[0]
    SLICE_X14Y18         LUT4 (Prop_lut4_I0_O)        0.124     3.013 r  VGA/vgaRed_OBUF[3]_inst_i_222/O
                         net (fo=1, routed)           0.974     3.987    VGA/vgaRed_OBUF[3]_inst_i_222_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.567 r  VGA/vgaRed_OBUF[3]_inst_i_155/CO[3]
                         net (fo=1, routed)           0.000     4.567    VGA/vgaRed_OBUF[3]_inst_i_155_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.901 r  VGA/vgaRed_OBUF[3]_inst_i_236/O[1]
                         net (fo=4, routed)           0.978     5.879    VGA/vgaRed_OBUF[3]_inst_i_236_n_6
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.303     6.182 r  VGA/vgaRed_OBUF[3]_inst_i_238/O
                         net (fo=73, routed)          2.329     8.511    DRAW/digit_value_reg[3]_i_262_0
    SLICE_X13Y17         LUT3 (Prop_lut3_I0_O)        0.152     8.663 r  DRAW/digit_value_reg[3]_i_993/O
                         net (fo=4, routed)           1.168     9.831    DRAW/digit_value_reg[3]_i_993_n_0
    SLICE_X12Y15         LUT4 (Prop_lut4_I0_O)        0.326    10.157 r  DRAW/digit_value_reg[3]_i_1115/O
                         net (fo=1, routed)           0.000    10.157    DRAW/digit_value_reg[3]_i_1115_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.690 r  DRAW/digit_value_reg[3]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    10.690    DRAW/digit_value_reg[3]_i_1077_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.807 r  DRAW/digit_value_reg[3]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    10.807    DRAW/digit_value_reg[3]_i_1034_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.924 r  DRAW/digit_value_reg[3]_i_978/CO[3]
                         net (fo=1, routed)           0.000    10.924    DRAW/digit_value_reg[3]_i_978_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.041 r  DRAW/digit_value_reg[3]_i_879/CO[3]
                         net (fo=1, routed)           0.000    11.041    DRAW/digit_value_reg[3]_i_879_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.158 r  DRAW/digit_value_reg[3]_i_914/CO[3]
                         net (fo=1, routed)           0.000    11.158    DRAW/digit_value_reg[3]_i_914_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.275 r  DRAW/digit_value_reg[3]_i_807/CO[3]
                         net (fo=1, routed)           0.000    11.275    DRAW/digit_value_reg[3]_i_807_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.494 r  DRAW/digit_value_reg[3]_i_805/O[0]
                         net (fo=2, routed)           1.142    12.635    DRAW/digit_value_reg[3]_i_805_n_7
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.288    12.923 r  DRAW/digit_value_reg[3]_i_485/O
                         net (fo=2, routed)           1.042    13.965    DRAW/digit_value_reg[3]_i_485_n_0
    SLICE_X11Y20         LUT4 (Prop_lut4_I3_O)        0.331    14.296 r  DRAW/digit_value_reg[3]_i_489/O
                         net (fo=1, routed)           0.000    14.296    DRAW/digit_value_reg[3]_i_489_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.846 r  DRAW/digit_value_reg[3]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.846    DRAW/digit_value_reg[3]_i_262_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.159 r  DRAW/digit_value_reg[3]_i_271/O[3]
                         net (fo=3, routed)           0.992    16.151    DRAW/digit_value_reg[3]_i_271_n_4
    SLICE_X8Y24          LUT3 (Prop_lut3_I2_O)        0.306    16.457 r  DRAW/digit_value_reg[3]_i_866/O
                         net (fo=2, routed)           1.096    17.553    DRAW/digit_value_reg[3]_i_866_n_0
    SLICE_X8Y24          LUT5 (Prop_lut5_I4_O)        0.153    17.706 r  DRAW/digit_value_reg[3]_i_725/O
                         net (fo=2, routed)           1.237    18.943    DRAW/digit_value_reg[3]_i_725_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I0_O)        0.331    19.274 r  DRAW/digit_value_reg[3]_i_729/O
                         net (fo=1, routed)           0.000    19.274    DRAW/digit_value_reg[3]_i_729_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.654 r  DRAW/digit_value_reg[3]_i_430/CO[3]
                         net (fo=1, routed)           0.000    19.654    DRAW/digit_value_reg[3]_i_430_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.771 r  DRAW/vgaGreen_OBUF[3]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    19.771    DRAW/vgaGreen_OBUF[3]_inst_i_109_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.990 r  DRAW/vgaGreen_OBUF[3]_inst_i_106/O[0]
                         net (fo=7, routed)           1.706    21.696    DRAW/vgaGreen_OBUF[3]_inst_i_163_0[0]
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.295    21.991 r  DRAW/digit_value_reg[3]_i_930/O
                         net (fo=1, routed)           0.000    21.991    DRAW/digit_value_reg[3]_i_930_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.389 r  DRAW/digit_value_reg[3]_i_795/CO[3]
                         net (fo=1, routed)           0.000    22.389    DRAW/digit_value_reg[3]_i_795_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.723 r  DRAW/digit_value_reg[3]_i_462/O[1]
                         net (fo=3, routed)           1.366    24.089    DRAW/digit_value_reg[3]_i_799_0[1]
    SLICE_X6Y23          LUT5 (Prop_lut5_I2_O)        0.303    24.392 r  DRAW/digit_value_reg[3]_i_788/O
                         net (fo=1, routed)           0.000    24.392    DRAW/digit_value_reg[3]_i_788_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.925 r  DRAW/digit_value_reg[3]_i_448/CO[3]
                         net (fo=1, routed)           0.000    24.925    DRAW/digit_value_reg[3]_i_448_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.042 r  DRAW/digit_value_reg[3]_i_244/CO[3]
                         net (fo=1, routed)           0.009    25.051    DRAW/digit_value_reg[3]_i_244_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.168 f  DRAW/digit_value_reg[3]_i_140/CO[3]
                         net (fo=29, routed)          2.796    27.964    VGA/digit_value_reg[3]_i_966_0[0]
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.124    28.088 r  VGA/digit_value_reg[3]_i_61/O
                         net (fo=54, routed)          1.573    29.661    VGA/digit_value_reg[3]_i_61_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    29.785 r  VGA/vgaGreen_OBUF[3]_inst_i_99/O
                         net (fo=3, routed)           1.241    31.025    VGA/vgaGreen_OBUF[3]_inst_i_99_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124    31.149 r  VGA/digit_value_reg[3]_i_832/O
                         net (fo=1, routed)           0.000    31.149    VGA/digit_value_reg[3]_i_832_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.525 r  VGA/digit_value_reg[3]_i_692/CO[3]
                         net (fo=1, routed)           0.000    31.525    VGA/digit_value_reg[3]_i_692_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.642 r  VGA/digit_value_reg[3]_i_687/CO[3]
                         net (fo=1, routed)           0.000    31.642    VGA/digit_value_reg[3]_i_687_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.965 r  VGA/digit_value_reg[3]_i_343/O[1]
                         net (fo=3, routed)           0.932    32.897    VGA/DRAW/digit_value5[17]
    SLICE_X6Y30          LUT2 (Prop_lut2_I1_O)        0.306    33.203 r  VGA/digit_value_reg[3]_i_346/O
                         net (fo=1, routed)           0.000    33.203    VGA/digit_value_reg[3]_i_346_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.736 r  VGA/digit_value_reg[3]_i_195/CO[3]
                         net (fo=1, routed)           0.000    33.736    VGA/digit_value_reg[3]_i_195_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.059 f  VGA/digit_value_reg[3]_i_194/O[1]
                         net (fo=3, routed)           1.136    35.195    VGA/DRAW/digit_value4[21]
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.306    35.501 r  VGA/digit_value_reg[3]_i_102/O
                         net (fo=1, routed)           0.000    35.501    VGA/digit_value_reg[3]_i_102_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.051 r  VGA/digit_value_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.051    VGA/digit_value_reg[3]_i_38_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.279 f  VGA/digit_value_reg[3]_i_10/CO[2]
                         net (fo=2, routed)           1.397    37.676    VGA/DRAW/digit_value3
    SLICE_X30Y30         LUT4 (Prop_lut4_I2_O)        0.313    37.989 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.967    38.956    VGA/digit_value0
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.124    39.080 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.626    39.706    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I1_O)        0.124    39.830 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.817    40.647    VGA/vgaBlue[2]
    SLICE_X28Y31         LUT6 (Prop_lut6_I0_O)        0.124    40.771 r  VGA/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.538    43.309    vgaBlue_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    46.811 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    46.811    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.580ns  (logic 16.486ns (35.393%)  route 30.094ns (64.607%))
  Logic Levels:           48  (CARRY4=26 FDRE=1 LUT2=3 LUT3=4 LUT4=5 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE                         0.000     0.000 r  VGA/h_count_reg[0]/C
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/h_count_reg[0]/Q
                         net (fo=45, routed)          2.258     2.889    VGA/h_count_reg[9]_0[0]
    SLICE_X14Y18         LUT4 (Prop_lut4_I0_O)        0.124     3.013 r  VGA/vgaRed_OBUF[3]_inst_i_222/O
                         net (fo=1, routed)           0.974     3.987    VGA/vgaRed_OBUF[3]_inst_i_222_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.567 r  VGA/vgaRed_OBUF[3]_inst_i_155/CO[3]
                         net (fo=1, routed)           0.000     4.567    VGA/vgaRed_OBUF[3]_inst_i_155_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.901 r  VGA/vgaRed_OBUF[3]_inst_i_236/O[1]
                         net (fo=4, routed)           0.978     5.879    VGA/vgaRed_OBUF[3]_inst_i_236_n_6
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.303     6.182 r  VGA/vgaRed_OBUF[3]_inst_i_238/O
                         net (fo=73, routed)          2.329     8.511    DRAW/digit_value_reg[3]_i_262_0
    SLICE_X13Y17         LUT3 (Prop_lut3_I0_O)        0.152     8.663 r  DRAW/digit_value_reg[3]_i_993/O
                         net (fo=4, routed)           1.168     9.831    DRAW/digit_value_reg[3]_i_993_n_0
    SLICE_X12Y15         LUT4 (Prop_lut4_I0_O)        0.326    10.157 r  DRAW/digit_value_reg[3]_i_1115/O
                         net (fo=1, routed)           0.000    10.157    DRAW/digit_value_reg[3]_i_1115_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.690 r  DRAW/digit_value_reg[3]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    10.690    DRAW/digit_value_reg[3]_i_1077_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.807 r  DRAW/digit_value_reg[3]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    10.807    DRAW/digit_value_reg[3]_i_1034_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.924 r  DRAW/digit_value_reg[3]_i_978/CO[3]
                         net (fo=1, routed)           0.000    10.924    DRAW/digit_value_reg[3]_i_978_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.041 r  DRAW/digit_value_reg[3]_i_879/CO[3]
                         net (fo=1, routed)           0.000    11.041    DRAW/digit_value_reg[3]_i_879_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.158 r  DRAW/digit_value_reg[3]_i_914/CO[3]
                         net (fo=1, routed)           0.000    11.158    DRAW/digit_value_reg[3]_i_914_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.275 r  DRAW/digit_value_reg[3]_i_807/CO[3]
                         net (fo=1, routed)           0.000    11.275    DRAW/digit_value_reg[3]_i_807_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.494 r  DRAW/digit_value_reg[3]_i_805/O[0]
                         net (fo=2, routed)           1.142    12.635    DRAW/digit_value_reg[3]_i_805_n_7
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.288    12.923 r  DRAW/digit_value_reg[3]_i_485/O
                         net (fo=2, routed)           1.042    13.965    DRAW/digit_value_reg[3]_i_485_n_0
    SLICE_X11Y20         LUT4 (Prop_lut4_I3_O)        0.331    14.296 r  DRAW/digit_value_reg[3]_i_489/O
                         net (fo=1, routed)           0.000    14.296    DRAW/digit_value_reg[3]_i_489_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.846 r  DRAW/digit_value_reg[3]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.846    DRAW/digit_value_reg[3]_i_262_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.159 r  DRAW/digit_value_reg[3]_i_271/O[3]
                         net (fo=3, routed)           0.992    16.151    DRAW/digit_value_reg[3]_i_271_n_4
    SLICE_X8Y24          LUT3 (Prop_lut3_I2_O)        0.306    16.457 r  DRAW/digit_value_reg[3]_i_866/O
                         net (fo=2, routed)           1.096    17.553    DRAW/digit_value_reg[3]_i_866_n_0
    SLICE_X8Y24          LUT5 (Prop_lut5_I4_O)        0.153    17.706 r  DRAW/digit_value_reg[3]_i_725/O
                         net (fo=2, routed)           1.237    18.943    DRAW/digit_value_reg[3]_i_725_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I0_O)        0.331    19.274 r  DRAW/digit_value_reg[3]_i_729/O
                         net (fo=1, routed)           0.000    19.274    DRAW/digit_value_reg[3]_i_729_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.654 r  DRAW/digit_value_reg[3]_i_430/CO[3]
                         net (fo=1, routed)           0.000    19.654    DRAW/digit_value_reg[3]_i_430_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.771 r  DRAW/vgaGreen_OBUF[3]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    19.771    DRAW/vgaGreen_OBUF[3]_inst_i_109_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.990 r  DRAW/vgaGreen_OBUF[3]_inst_i_106/O[0]
                         net (fo=7, routed)           1.706    21.696    DRAW/vgaGreen_OBUF[3]_inst_i_163_0[0]
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.295    21.991 r  DRAW/digit_value_reg[3]_i_930/O
                         net (fo=1, routed)           0.000    21.991    DRAW/digit_value_reg[3]_i_930_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.389 r  DRAW/digit_value_reg[3]_i_795/CO[3]
                         net (fo=1, routed)           0.000    22.389    DRAW/digit_value_reg[3]_i_795_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.723 r  DRAW/digit_value_reg[3]_i_462/O[1]
                         net (fo=3, routed)           1.366    24.089    DRAW/digit_value_reg[3]_i_799_0[1]
    SLICE_X6Y23          LUT5 (Prop_lut5_I2_O)        0.303    24.392 r  DRAW/digit_value_reg[3]_i_788/O
                         net (fo=1, routed)           0.000    24.392    DRAW/digit_value_reg[3]_i_788_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.925 r  DRAW/digit_value_reg[3]_i_448/CO[3]
                         net (fo=1, routed)           0.000    24.925    DRAW/digit_value_reg[3]_i_448_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.042 r  DRAW/digit_value_reg[3]_i_244/CO[3]
                         net (fo=1, routed)           0.009    25.051    DRAW/digit_value_reg[3]_i_244_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.168 f  DRAW/digit_value_reg[3]_i_140/CO[3]
                         net (fo=29, routed)          2.796    27.964    VGA/digit_value_reg[3]_i_966_0[0]
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.124    28.088 r  VGA/digit_value_reg[3]_i_61/O
                         net (fo=54, routed)          1.573    29.661    VGA/digit_value_reg[3]_i_61_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    29.785 r  VGA/vgaGreen_OBUF[3]_inst_i_99/O
                         net (fo=3, routed)           1.241    31.025    VGA/vgaGreen_OBUF[3]_inst_i_99_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124    31.149 r  VGA/digit_value_reg[3]_i_832/O
                         net (fo=1, routed)           0.000    31.149    VGA/digit_value_reg[3]_i_832_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.525 r  VGA/digit_value_reg[3]_i_692/CO[3]
                         net (fo=1, routed)           0.000    31.525    VGA/digit_value_reg[3]_i_692_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.642 r  VGA/digit_value_reg[3]_i_687/CO[3]
                         net (fo=1, routed)           0.000    31.642    VGA/digit_value_reg[3]_i_687_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.965 r  VGA/digit_value_reg[3]_i_343/O[1]
                         net (fo=3, routed)           0.932    32.897    VGA/DRAW/digit_value5[17]
    SLICE_X6Y30          LUT2 (Prop_lut2_I1_O)        0.306    33.203 r  VGA/digit_value_reg[3]_i_346/O
                         net (fo=1, routed)           0.000    33.203    VGA/digit_value_reg[3]_i_346_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.736 r  VGA/digit_value_reg[3]_i_195/CO[3]
                         net (fo=1, routed)           0.000    33.736    VGA/digit_value_reg[3]_i_195_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.059 f  VGA/digit_value_reg[3]_i_194/O[1]
                         net (fo=3, routed)           1.136    35.195    VGA/DRAW/digit_value4[21]
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.306    35.501 r  VGA/digit_value_reg[3]_i_102/O
                         net (fo=1, routed)           0.000    35.501    VGA/digit_value_reg[3]_i_102_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.051 r  VGA/digit_value_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.051    VGA/digit_value_reg[3]_i_38_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.279 f  VGA/digit_value_reg[3]_i_10/CO[2]
                         net (fo=2, routed)           1.397    37.676    VGA/DRAW/digit_value3
    SLICE_X30Y30         LUT4 (Prop_lut4_I2_O)        0.313    37.989 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.967    38.956    VGA/digit_value0
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.124    39.080 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.626    39.706    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I1_O)        0.124    39.830 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.603    40.433    VGA/vgaBlue[2]
    SLICE_X28Y32         LUT6 (Prop_lut6_I3_O)        0.124    40.557 r  VGA/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.528    43.085    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    46.580 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    46.580    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.473ns  (logic 16.510ns (35.526%)  route 29.963ns (64.474%))
  Logic Levels:           48  (CARRY4=26 FDRE=1 LUT2=3 LUT3=4 LUT4=5 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE                         0.000     0.000 r  VGA/h_count_reg[0]/C
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/h_count_reg[0]/Q
                         net (fo=45, routed)          2.258     2.889    VGA/h_count_reg[9]_0[0]
    SLICE_X14Y18         LUT4 (Prop_lut4_I0_O)        0.124     3.013 r  VGA/vgaRed_OBUF[3]_inst_i_222/O
                         net (fo=1, routed)           0.974     3.987    VGA/vgaRed_OBUF[3]_inst_i_222_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.567 r  VGA/vgaRed_OBUF[3]_inst_i_155/CO[3]
                         net (fo=1, routed)           0.000     4.567    VGA/vgaRed_OBUF[3]_inst_i_155_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.901 r  VGA/vgaRed_OBUF[3]_inst_i_236/O[1]
                         net (fo=4, routed)           0.978     5.879    VGA/vgaRed_OBUF[3]_inst_i_236_n_6
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.303     6.182 r  VGA/vgaRed_OBUF[3]_inst_i_238/O
                         net (fo=73, routed)          2.329     8.511    DRAW/digit_value_reg[3]_i_262_0
    SLICE_X13Y17         LUT3 (Prop_lut3_I0_O)        0.152     8.663 r  DRAW/digit_value_reg[3]_i_993/O
                         net (fo=4, routed)           1.168     9.831    DRAW/digit_value_reg[3]_i_993_n_0
    SLICE_X12Y15         LUT4 (Prop_lut4_I0_O)        0.326    10.157 r  DRAW/digit_value_reg[3]_i_1115/O
                         net (fo=1, routed)           0.000    10.157    DRAW/digit_value_reg[3]_i_1115_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.690 r  DRAW/digit_value_reg[3]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    10.690    DRAW/digit_value_reg[3]_i_1077_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.807 r  DRAW/digit_value_reg[3]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    10.807    DRAW/digit_value_reg[3]_i_1034_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.924 r  DRAW/digit_value_reg[3]_i_978/CO[3]
                         net (fo=1, routed)           0.000    10.924    DRAW/digit_value_reg[3]_i_978_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.041 r  DRAW/digit_value_reg[3]_i_879/CO[3]
                         net (fo=1, routed)           0.000    11.041    DRAW/digit_value_reg[3]_i_879_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.158 r  DRAW/digit_value_reg[3]_i_914/CO[3]
                         net (fo=1, routed)           0.000    11.158    DRAW/digit_value_reg[3]_i_914_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.275 r  DRAW/digit_value_reg[3]_i_807/CO[3]
                         net (fo=1, routed)           0.000    11.275    DRAW/digit_value_reg[3]_i_807_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.494 r  DRAW/digit_value_reg[3]_i_805/O[0]
                         net (fo=2, routed)           1.142    12.635    DRAW/digit_value_reg[3]_i_805_n_7
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.288    12.923 r  DRAW/digit_value_reg[3]_i_485/O
                         net (fo=2, routed)           1.042    13.965    DRAW/digit_value_reg[3]_i_485_n_0
    SLICE_X11Y20         LUT4 (Prop_lut4_I3_O)        0.331    14.296 r  DRAW/digit_value_reg[3]_i_489/O
                         net (fo=1, routed)           0.000    14.296    DRAW/digit_value_reg[3]_i_489_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.846 r  DRAW/digit_value_reg[3]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.846    DRAW/digit_value_reg[3]_i_262_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.159 r  DRAW/digit_value_reg[3]_i_271/O[3]
                         net (fo=3, routed)           0.992    16.151    DRAW/digit_value_reg[3]_i_271_n_4
    SLICE_X8Y24          LUT3 (Prop_lut3_I2_O)        0.306    16.457 r  DRAW/digit_value_reg[3]_i_866/O
                         net (fo=2, routed)           1.096    17.553    DRAW/digit_value_reg[3]_i_866_n_0
    SLICE_X8Y24          LUT5 (Prop_lut5_I4_O)        0.153    17.706 r  DRAW/digit_value_reg[3]_i_725/O
                         net (fo=2, routed)           1.237    18.943    DRAW/digit_value_reg[3]_i_725_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I0_O)        0.331    19.274 r  DRAW/digit_value_reg[3]_i_729/O
                         net (fo=1, routed)           0.000    19.274    DRAW/digit_value_reg[3]_i_729_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.654 r  DRAW/digit_value_reg[3]_i_430/CO[3]
                         net (fo=1, routed)           0.000    19.654    DRAW/digit_value_reg[3]_i_430_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.771 r  DRAW/vgaGreen_OBUF[3]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    19.771    DRAW/vgaGreen_OBUF[3]_inst_i_109_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.990 r  DRAW/vgaGreen_OBUF[3]_inst_i_106/O[0]
                         net (fo=7, routed)           1.706    21.696    DRAW/vgaGreen_OBUF[3]_inst_i_163_0[0]
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.295    21.991 r  DRAW/digit_value_reg[3]_i_930/O
                         net (fo=1, routed)           0.000    21.991    DRAW/digit_value_reg[3]_i_930_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.389 r  DRAW/digit_value_reg[3]_i_795/CO[3]
                         net (fo=1, routed)           0.000    22.389    DRAW/digit_value_reg[3]_i_795_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.723 r  DRAW/digit_value_reg[3]_i_462/O[1]
                         net (fo=3, routed)           1.366    24.089    DRAW/digit_value_reg[3]_i_799_0[1]
    SLICE_X6Y23          LUT5 (Prop_lut5_I2_O)        0.303    24.392 r  DRAW/digit_value_reg[3]_i_788/O
                         net (fo=1, routed)           0.000    24.392    DRAW/digit_value_reg[3]_i_788_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.925 r  DRAW/digit_value_reg[3]_i_448/CO[3]
                         net (fo=1, routed)           0.000    24.925    DRAW/digit_value_reg[3]_i_448_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.042 r  DRAW/digit_value_reg[3]_i_244/CO[3]
                         net (fo=1, routed)           0.009    25.051    DRAW/digit_value_reg[3]_i_244_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.168 f  DRAW/digit_value_reg[3]_i_140/CO[3]
                         net (fo=29, routed)          2.796    27.964    VGA/digit_value_reg[3]_i_966_0[0]
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.124    28.088 r  VGA/digit_value_reg[3]_i_61/O
                         net (fo=54, routed)          1.573    29.661    VGA/digit_value_reg[3]_i_61_n_0
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.124    29.785 r  VGA/vgaGreen_OBUF[3]_inst_i_99/O
                         net (fo=3, routed)           1.241    31.025    VGA/vgaGreen_OBUF[3]_inst_i_99_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124    31.149 r  VGA/digit_value_reg[3]_i_832/O
                         net (fo=1, routed)           0.000    31.149    VGA/digit_value_reg[3]_i_832_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.525 r  VGA/digit_value_reg[3]_i_692/CO[3]
                         net (fo=1, routed)           0.000    31.525    VGA/digit_value_reg[3]_i_692_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.642 r  VGA/digit_value_reg[3]_i_687/CO[3]
                         net (fo=1, routed)           0.000    31.642    VGA/digit_value_reg[3]_i_687_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.965 r  VGA/digit_value_reg[3]_i_343/O[1]
                         net (fo=3, routed)           0.932    32.897    VGA/DRAW/digit_value5[17]
    SLICE_X6Y30          LUT2 (Prop_lut2_I1_O)        0.306    33.203 r  VGA/digit_value_reg[3]_i_346/O
                         net (fo=1, routed)           0.000    33.203    VGA/digit_value_reg[3]_i_346_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.736 r  VGA/digit_value_reg[3]_i_195/CO[3]
                         net (fo=1, routed)           0.000    33.736    VGA/digit_value_reg[3]_i_195_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.059 f  VGA/digit_value_reg[3]_i_194/O[1]
                         net (fo=3, routed)           1.136    35.195    VGA/DRAW/digit_value4[21]
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.306    35.501 r  VGA/digit_value_reg[3]_i_102/O
                         net (fo=1, routed)           0.000    35.501    VGA/digit_value_reg[3]_i_102_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.051 r  VGA/digit_value_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.051    VGA/digit_value_reg[3]_i_38_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.279 f  VGA/digit_value_reg[3]_i_10/CO[2]
                         net (fo=2, routed)           1.397    37.676    VGA/DRAW/digit_value3
    SLICE_X30Y30         LUT4 (Prop_lut4_I2_O)        0.313    37.989 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.967    38.956    VGA/digit_value0
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.124    39.080 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.626    39.706    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I1_O)        0.124    39.830 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.607    40.437    VGA/vgaBlue[2]
    SLICE_X28Y32         LUT6 (Prop_lut6_I1_O)        0.124    40.561 r  VGA/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.393    42.954    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    46.473 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    46.473    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.240ns (69.972%)  route 0.103ns (30.028%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE                         0.000     0.000 r  VGA/h_count_reg[5]/C
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/h_count_reg[5]/Q
                         net (fo=76, routed)          0.103     0.298    VGA/h_count[5]
    SLICE_X28Y14         LUT3 (Prop_lut3_I1_O)        0.045     0.343 r  VGA/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.343    VGA/data0[6]
    SLICE_X28Y14         FDRE                                         r  VGA/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.263ns (70.750%)  route 0.109ns (29.250%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         FDRE                         0.000     0.000 r  VGA/v_count_reg[6]/C
    SLICE_X30Y14         FDRE (Prop_fdre_C_Q)         0.218     0.218 r  VGA/v_count_reg[6]/Q
                         net (fo=82, routed)          0.109     0.327    VGA/v_count[6]
    SLICE_X31Y14         LUT6 (Prop_lut6_I2_O)        0.045     0.372 r  VGA/v_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.372    VGA/v_count[9]_i_2_n_0
    SLICE_X31Y14         FDRE                                         r  VGA/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.237ns (55.123%)  route 0.193ns (44.877%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE                         0.000     0.000 r  VGA/h_count_reg[2]/C
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/h_count_reg[2]/Q
                         net (fo=29, routed)          0.193     0.388    VGA/h_count[2]
    SLICE_X29Y14         LUT4 (Prop_lut4_I0_O)        0.042     0.430 r  VGA/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.430    VGA/h_count[3]_i_1_n_0
    SLICE_X29Y14         FDRE                                         r  VGA/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.240ns (55.625%)  route 0.191ns (44.375%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE                         0.000     0.000 r  VGA/v_count_reg[5]/C
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/v_count_reg[5]/Q
                         net (fo=83, routed)          0.191     0.386    VGA/v_count[5]
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.045     0.431 r  VGA/v_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.431    VGA/v_count[6]_i_1_n_0
    SLICE_X30Y14         FDRE                                         r  VGA/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.240ns (55.434%)  route 0.193ns (44.566%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE                         0.000     0.000 r  VGA/h_count_reg[2]/C
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/h_count_reg[2]/Q
                         net (fo=29, routed)          0.193     0.388    VGA/h_count[2]
    SLICE_X29Y14         LUT3 (Prop_lut3_I2_O)        0.045     0.433 r  VGA/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.433    VGA/h_count[2]_i_1_n_0
    SLICE_X29Y14         FDRE                                         r  VGA/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.240ns (55.179%)  route 0.195ns (44.821%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE                         0.000     0.000 r  VGA/h_count_reg[2]/C
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/h_count_reg[2]/Q
                         net (fo=29, routed)          0.195     0.390    VGA/h_count[2]
    SLICE_X29Y14         LUT5 (Prop_lut5_I3_O)        0.045     0.435 r  VGA/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.435    VGA/h_count[4]_i_1_n_0
    SLICE_X29Y14         FDRE                                         r  VGA/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.443ns  (logic 0.240ns (54.220%)  route 0.203ns (45.780%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE                         0.000     0.000 r  VGA/v_count_reg[1]/C
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/v_count_reg[1]/Q
                         net (fo=15, routed)          0.203     0.398    VGA/v_count[1]
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.045     0.443 r  VGA/v_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.443    VGA/v_count[1]_i_1_n_0
    SLICE_X31Y16         FDRE                                         r  VGA/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.240ns (53.976%)  route 0.205ns (46.024%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE                         0.000     0.000 r  VGA/v_count_reg[1]/C
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/v_count_reg[1]/Q
                         net (fo=15, routed)          0.205     0.400    VGA/v_count[1]
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.045     0.445 r  VGA/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.445    VGA/v_count[5]_i_1_n_0
    SLICE_X31Y16         FDRE                                         r  VGA/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.240ns (53.180%)  route 0.211ns (46.820%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE                         0.000     0.000 r  VGA/h_count_reg[0]/C
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.195     0.195 f  VGA/h_count_reg[0]/Q
                         net (fo=45, routed)          0.211     0.406    VGA/h_count_reg[9]_0[0]
    SLICE_X28Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.451 r  VGA/h_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.451    VGA/h_count_1[0]
    SLICE_X28Y13         FDRE                                         r  VGA/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.237ns (52.476%)  route 0.215ns (47.524%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE                         0.000     0.000 r  VGA/v_count_reg[2]/C
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/v_count_reg[2]/Q
                         net (fo=28, routed)          0.215     0.410    VGA/v_count[2]
    SLICE_X31Y14         LUT4 (Prop_lut4_I0_O)        0.042     0.452 r  VGA/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.452    VGA/v_count[3]_i_1_n_0
    SLICE_X31Y14         FDRE                                         r  VGA/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ENGINE/grid_reg[1][2][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.987ns  (logic 5.708ns (35.708%)  route 10.278ns (64.292%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.563     5.084    ENGINE/clk_IBUF_BUFG
    SLICE_X38Y40         FDSE                                         r  ENGINE/grid_reg[1][2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDSE (Prop_fdse_C_Q)         0.518     5.602 r  ENGINE/grid_reg[1][2][1]/Q
                         net (fo=1, routed)           0.995     6.597    ENGINE/grid_out[1][2][1]
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.152     6.749 r  ENGINE/digit_value_reg[3]_i_610/O
                         net (fo=1, routed)           0.753     7.502    ENGINE/digit_value_reg[3]_i_610_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I5_O)        0.348     7.850 r  ENGINE/digit_value_reg[3]_i_292/O
                         net (fo=1, routed)           1.164     9.014    ENGINE/digit_value_reg[3]_i_292_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.138 r  ENGINE/digit_value_reg[3]_i_161/O
                         net (fo=1, routed)           0.000     9.138    ENGINE/digit_value_reg[3]_i_161_n_0
    SLICE_X42Y37         MUXF7 (Prop_muxf7_I1_O)      0.247     9.385 r  ENGINE/digit_value_reg[3]_i_70/O
                         net (fo=1, routed)           0.000     9.385    ENGINE/digit_value_reg[3]_i_70_n_0
    SLICE_X42Y37         MUXF8 (Prop_muxf8_I0_O)      0.098     9.483 r  ENGINE/digit_value_reg[3]_i_19/O
                         net (fo=2, routed)           1.338    10.821    ENGINE/digit_value_reg[3]_i_19_n_0
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.319    11.140 r  ENGINE/digit_value_reg[1]_i_4/O
                         net (fo=2, routed)           0.810    11.950    ENGINE/DRAW/grid_vals[1]
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.124    12.074 f  ENGINE/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           1.029    13.104    ENGINE/mode_reg_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.228 f  ENGINE/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.967    14.195    VGA/draw_digit
    SLICE_X29Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.319 r  VGA/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.221    17.540    vgaBlue_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530    21.071 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.071    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[1][2][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.725ns  (logic 5.697ns (36.231%)  route 10.027ns (63.769%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.563     5.084    ENGINE/clk_IBUF_BUFG
    SLICE_X38Y40         FDSE                                         r  ENGINE/grid_reg[1][2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDSE (Prop_fdse_C_Q)         0.518     5.602 r  ENGINE/grid_reg[1][2][1]/Q
                         net (fo=1, routed)           0.995     6.597    ENGINE/grid_out[1][2][1]
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.152     6.749 r  ENGINE/digit_value_reg[3]_i_610/O
                         net (fo=1, routed)           0.753     7.502    ENGINE/digit_value_reg[3]_i_610_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I5_O)        0.348     7.850 r  ENGINE/digit_value_reg[3]_i_292/O
                         net (fo=1, routed)           1.164     9.014    ENGINE/digit_value_reg[3]_i_292_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.138 r  ENGINE/digit_value_reg[3]_i_161/O
                         net (fo=1, routed)           0.000     9.138    ENGINE/digit_value_reg[3]_i_161_n_0
    SLICE_X42Y37         MUXF7 (Prop_muxf7_I1_O)      0.247     9.385 r  ENGINE/digit_value_reg[3]_i_70/O
                         net (fo=1, routed)           0.000     9.385    ENGINE/digit_value_reg[3]_i_70_n_0
    SLICE_X42Y37         MUXF8 (Prop_muxf8_I0_O)      0.098     9.483 r  ENGINE/digit_value_reg[3]_i_19/O
                         net (fo=2, routed)           1.338    10.821    ENGINE/digit_value_reg[3]_i_19_n_0
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.319    11.140 r  ENGINE/digit_value_reg[1]_i_4/O
                         net (fo=2, routed)           0.810    11.950    ENGINE/DRAW/grid_vals[1]
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.124    12.074 f  ENGINE/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           1.170    13.245    ENGINE/mode_reg_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.369 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.997    14.365    VGA/vgaBlue[2]
    SLICE_X28Y32         LUT6 (Prop_lut6_I1_O)        0.124    14.489 r  VGA/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.800    17.290    vgaGreen_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    20.809 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.809    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[1][2][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.712ns  (logic 5.703ns (36.296%)  route 10.009ns (63.704%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.563     5.084    ENGINE/clk_IBUF_BUFG
    SLICE_X38Y40         FDSE                                         r  ENGINE/grid_reg[1][2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDSE (Prop_fdse_C_Q)         0.518     5.602 r  ENGINE/grid_reg[1][2][1]/Q
                         net (fo=1, routed)           0.995     6.597    ENGINE/grid_out[1][2][1]
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.152     6.749 r  ENGINE/digit_value_reg[3]_i_610/O
                         net (fo=1, routed)           0.753     7.502    ENGINE/digit_value_reg[3]_i_610_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I5_O)        0.348     7.850 r  ENGINE/digit_value_reg[3]_i_292/O
                         net (fo=1, routed)           1.164     9.014    ENGINE/digit_value_reg[3]_i_292_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.138 r  ENGINE/digit_value_reg[3]_i_161/O
                         net (fo=1, routed)           0.000     9.138    ENGINE/digit_value_reg[3]_i_161_n_0
    SLICE_X42Y37         MUXF7 (Prop_muxf7_I1_O)      0.247     9.385 r  ENGINE/digit_value_reg[3]_i_70/O
                         net (fo=1, routed)           0.000     9.385    ENGINE/digit_value_reg[3]_i_70_n_0
    SLICE_X42Y37         MUXF8 (Prop_muxf8_I0_O)      0.098     9.483 r  ENGINE/digit_value_reg[3]_i_19/O
                         net (fo=2, routed)           1.338    10.821    ENGINE/digit_value_reg[3]_i_19_n_0
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.319    11.140 r  ENGINE/digit_value_reg[1]_i_4/O
                         net (fo=2, routed)           0.810    11.950    ENGINE/DRAW/grid_vals[1]
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.124    12.074 f  ENGINE/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           1.170    13.245    ENGINE/mode_reg_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.369 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.817    14.186    VGA/vgaBlue[2]
    SLICE_X28Y31         LUT6 (Prop_lut6_I0_O)        0.124    14.310 r  VGA/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.962    17.271    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    20.796 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.796    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[1][2][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.638ns  (logic 5.707ns (36.494%)  route 9.931ns (63.506%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.563     5.084    ENGINE/clk_IBUF_BUFG
    SLICE_X38Y40         FDSE                                         r  ENGINE/grid_reg[1][2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDSE (Prop_fdse_C_Q)         0.518     5.602 r  ENGINE/grid_reg[1][2][1]/Q
                         net (fo=1, routed)           0.995     6.597    ENGINE/grid_out[1][2][1]
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.152     6.749 r  ENGINE/digit_value_reg[3]_i_610/O
                         net (fo=1, routed)           0.753     7.502    ENGINE/digit_value_reg[3]_i_610_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I5_O)        0.348     7.850 r  ENGINE/digit_value_reg[3]_i_292/O
                         net (fo=1, routed)           1.164     9.014    ENGINE/digit_value_reg[3]_i_292_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.138 r  ENGINE/digit_value_reg[3]_i_161/O
                         net (fo=1, routed)           0.000     9.138    ENGINE/digit_value_reg[3]_i_161_n_0
    SLICE_X42Y37         MUXF7 (Prop_muxf7_I1_O)      0.247     9.385 r  ENGINE/digit_value_reg[3]_i_70/O
                         net (fo=1, routed)           0.000     9.385    ENGINE/digit_value_reg[3]_i_70_n_0
    SLICE_X42Y37         MUXF8 (Prop_muxf8_I0_O)      0.098     9.483 r  ENGINE/digit_value_reg[3]_i_19/O
                         net (fo=2, routed)           1.338    10.821    ENGINE/digit_value_reg[3]_i_19_n_0
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.319    11.140 r  ENGINE/digit_value_reg[1]_i_4/O
                         net (fo=2, routed)           0.810    11.950    ENGINE/DRAW/grid_vals[1]
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.124    12.074 f  ENGINE/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           1.170    13.245    ENGINE/mode_reg_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.369 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.998    14.367    VGA/vgaBlue[2]
    SLICE_X28Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.491 r  VGA/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.703    17.193    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    20.723 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.723    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[1][2][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.588ns  (logic 5.702ns (36.577%)  route 9.886ns (63.423%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.563     5.084    ENGINE/clk_IBUF_BUFG
    SLICE_X38Y40         FDSE                                         r  ENGINE/grid_reg[1][2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDSE (Prop_fdse_C_Q)         0.518     5.602 r  ENGINE/grid_reg[1][2][1]/Q
                         net (fo=1, routed)           0.995     6.597    ENGINE/grid_out[1][2][1]
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.152     6.749 r  ENGINE/digit_value_reg[3]_i_610/O
                         net (fo=1, routed)           0.753     7.502    ENGINE/digit_value_reg[3]_i_610_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I5_O)        0.348     7.850 r  ENGINE/digit_value_reg[3]_i_292/O
                         net (fo=1, routed)           1.164     9.014    ENGINE/digit_value_reg[3]_i_292_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.138 r  ENGINE/digit_value_reg[3]_i_161/O
                         net (fo=1, routed)           0.000     9.138    ENGINE/digit_value_reg[3]_i_161_n_0
    SLICE_X42Y37         MUXF7 (Prop_muxf7_I1_O)      0.247     9.385 r  ENGINE/digit_value_reg[3]_i_70/O
                         net (fo=1, routed)           0.000     9.385    ENGINE/digit_value_reg[3]_i_70_n_0
    SLICE_X42Y37         MUXF8 (Prop_muxf8_I0_O)      0.098     9.483 r  ENGINE/digit_value_reg[3]_i_19/O
                         net (fo=2, routed)           1.338    10.821    ENGINE/digit_value_reg[3]_i_19_n_0
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.319    11.140 r  ENGINE/digit_value_reg[1]_i_4/O
                         net (fo=2, routed)           0.810    11.950    ENGINE/DRAW/grid_vals[1]
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.124    12.074 f  ENGINE/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           1.170    13.245    ENGINE/mode_reg_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.369 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.997    14.365    VGA/vgaBlue[2]
    SLICE_X28Y32         LUT6 (Prop_lut6_I1_O)        0.124    14.489 r  VGA/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.659    17.149    vgaGreen_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    20.672 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.672    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[1][2][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.491ns  (logic 5.702ns (36.808%)  route 9.789ns (63.192%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.563     5.084    ENGINE/clk_IBUF_BUFG
    SLICE_X38Y40         FDSE                                         r  ENGINE/grid_reg[1][2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDSE (Prop_fdse_C_Q)         0.518     5.602 r  ENGINE/grid_reg[1][2][1]/Q
                         net (fo=1, routed)           0.995     6.597    ENGINE/grid_out[1][2][1]
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.152     6.749 r  ENGINE/digit_value_reg[3]_i_610/O
                         net (fo=1, routed)           0.753     7.502    ENGINE/digit_value_reg[3]_i_610_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I5_O)        0.348     7.850 r  ENGINE/digit_value_reg[3]_i_292/O
                         net (fo=1, routed)           1.164     9.014    ENGINE/digit_value_reg[3]_i_292_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.138 r  ENGINE/digit_value_reg[3]_i_161/O
                         net (fo=1, routed)           0.000     9.138    ENGINE/digit_value_reg[3]_i_161_n_0
    SLICE_X42Y37         MUXF7 (Prop_muxf7_I1_O)      0.247     9.385 r  ENGINE/digit_value_reg[3]_i_70/O
                         net (fo=1, routed)           0.000     9.385    ENGINE/digit_value_reg[3]_i_70_n_0
    SLICE_X42Y37         MUXF8 (Prop_muxf8_I0_O)      0.098     9.483 r  ENGINE/digit_value_reg[3]_i_19/O
                         net (fo=2, routed)           1.338    10.821    ENGINE/digit_value_reg[3]_i_19_n_0
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.319    11.140 r  ENGINE/digit_value_reg[1]_i_4/O
                         net (fo=2, routed)           0.810    11.950    ENGINE/DRAW/grid_vals[1]
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.124    12.074 f  ENGINE/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           1.170    13.245    ENGINE/mode_reg_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.369 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.998    14.367    VGA/vgaBlue[2]
    SLICE_X28Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.491 r  VGA/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.561    17.051    vgaGreen_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    20.575 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.575    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[1][2][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.380ns  (logic 5.699ns (37.054%)  route 9.681ns (62.946%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.563     5.084    ENGINE/clk_IBUF_BUFG
    SLICE_X38Y40         FDSE                                         r  ENGINE/grid_reg[1][2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDSE (Prop_fdse_C_Q)         0.518     5.602 r  ENGINE/grid_reg[1][2][1]/Q
                         net (fo=1, routed)           0.995     6.597    ENGINE/grid_out[1][2][1]
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.152     6.749 r  ENGINE/digit_value_reg[3]_i_610/O
                         net (fo=1, routed)           0.753     7.502    ENGINE/digit_value_reg[3]_i_610_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I5_O)        0.348     7.850 r  ENGINE/digit_value_reg[3]_i_292/O
                         net (fo=1, routed)           1.164     9.014    ENGINE/digit_value_reg[3]_i_292_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.138 r  ENGINE/digit_value_reg[3]_i_161/O
                         net (fo=1, routed)           0.000     9.138    ENGINE/digit_value_reg[3]_i_161_n_0
    SLICE_X42Y37         MUXF7 (Prop_muxf7_I1_O)      0.247     9.385 r  ENGINE/digit_value_reg[3]_i_70/O
                         net (fo=1, routed)           0.000     9.385    ENGINE/digit_value_reg[3]_i_70_n_0
    SLICE_X42Y37         MUXF8 (Prop_muxf8_I0_O)      0.098     9.483 r  ENGINE/digit_value_reg[3]_i_19/O
                         net (fo=2, routed)           1.338    10.821    ENGINE/digit_value_reg[3]_i_19_n_0
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.319    11.140 r  ENGINE/digit_value_reg[1]_i_4/O
                         net (fo=2, routed)           0.810    11.950    ENGINE/DRAW/grid_vals[1]
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.124    12.074 f  ENGINE/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           1.170    13.245    ENGINE/mode_reg_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.369 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.997    14.365    VGA/vgaBlue[2]
    SLICE_X28Y32         LUT6 (Prop_lut6_I1_O)        0.124    14.489 r  VGA/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.454    16.943    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    20.464 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.464    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[1][2][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.285ns  (logic 5.681ns (37.169%)  route 9.604ns (62.831%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.563     5.084    ENGINE/clk_IBUF_BUFG
    SLICE_X38Y40         FDSE                                         r  ENGINE/grid_reg[1][2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDSE (Prop_fdse_C_Q)         0.518     5.602 r  ENGINE/grid_reg[1][2][1]/Q
                         net (fo=1, routed)           0.995     6.597    ENGINE/grid_out[1][2][1]
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.152     6.749 r  ENGINE/digit_value_reg[3]_i_610/O
                         net (fo=1, routed)           0.753     7.502    ENGINE/digit_value_reg[3]_i_610_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I5_O)        0.348     7.850 r  ENGINE/digit_value_reg[3]_i_292/O
                         net (fo=1, routed)           1.164     9.014    ENGINE/digit_value_reg[3]_i_292_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.138 r  ENGINE/digit_value_reg[3]_i_161/O
                         net (fo=1, routed)           0.000     9.138    ENGINE/digit_value_reg[3]_i_161_n_0
    SLICE_X42Y37         MUXF7 (Prop_muxf7_I1_O)      0.247     9.385 r  ENGINE/digit_value_reg[3]_i_70/O
                         net (fo=1, routed)           0.000     9.385    ENGINE/digit_value_reg[3]_i_70_n_0
    SLICE_X42Y37         MUXF8 (Prop_muxf8_I0_O)      0.098     9.483 r  ENGINE/digit_value_reg[3]_i_19/O
                         net (fo=2, routed)           1.338    10.821    ENGINE/digit_value_reg[3]_i_19_n_0
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.319    11.140 r  ENGINE/digit_value_reg[1]_i_4/O
                         net (fo=2, routed)           0.810    11.950    ENGINE/DRAW/grid_vals[1]
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.124    12.074 f  ENGINE/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           1.029    13.104    ENGINE/mode_reg_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.228 f  ENGINE/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.967    14.195    VGA/draw_digit
    SLICE_X29Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.319 r  VGA/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.547    16.866    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    20.369 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.369    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[1][2][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.266ns  (logic 5.680ns (37.211%)  route 9.585ns (62.789%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.563     5.084    ENGINE/clk_IBUF_BUFG
    SLICE_X38Y40         FDSE                                         r  ENGINE/grid_reg[1][2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDSE (Prop_fdse_C_Q)         0.518     5.602 r  ENGINE/grid_reg[1][2][1]/Q
                         net (fo=1, routed)           0.995     6.597    ENGINE/grid_out[1][2][1]
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.152     6.749 r  ENGINE/digit_value_reg[3]_i_610/O
                         net (fo=1, routed)           0.753     7.502    ENGINE/digit_value_reg[3]_i_610_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I5_O)        0.348     7.850 r  ENGINE/digit_value_reg[3]_i_292/O
                         net (fo=1, routed)           1.164     9.014    ENGINE/digit_value_reg[3]_i_292_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.138 r  ENGINE/digit_value_reg[3]_i_161/O
                         net (fo=1, routed)           0.000     9.138    ENGINE/digit_value_reg[3]_i_161_n_0
    SLICE_X42Y37         MUXF7 (Prop_muxf7_I1_O)      0.247     9.385 r  ENGINE/digit_value_reg[3]_i_70/O
                         net (fo=1, routed)           0.000     9.385    ENGINE/digit_value_reg[3]_i_70_n_0
    SLICE_X42Y37         MUXF8 (Prop_muxf8_I0_O)      0.098     9.483 r  ENGINE/digit_value_reg[3]_i_19/O
                         net (fo=2, routed)           1.338    10.821    ENGINE/digit_value_reg[3]_i_19_n_0
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.319    11.140 r  ENGINE/digit_value_reg[1]_i_4/O
                         net (fo=2, routed)           0.810    11.950    ENGINE/DRAW/grid_vals[1]
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.124    12.074 f  ENGINE/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           1.170    13.245    ENGINE/mode_reg_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.369 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.817    14.186    VGA/vgaBlue[2]
    SLICE_X28Y31         LUT6 (Prop_lut6_I0_O)        0.124    14.310 r  VGA/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.538    16.847    vgaBlue_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    20.350 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.350    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[1][2][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.142ns  (logic 5.683ns (37.535%)  route 9.458ns (62.465%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.563     5.084    ENGINE/clk_IBUF_BUFG
    SLICE_X38Y40         FDSE                                         r  ENGINE/grid_reg[1][2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDSE (Prop_fdse_C_Q)         0.518     5.602 r  ENGINE/grid_reg[1][2][1]/Q
                         net (fo=1, routed)           0.995     6.597    ENGINE/grid_out[1][2][1]
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.152     6.749 r  ENGINE/digit_value_reg[3]_i_610/O
                         net (fo=1, routed)           0.753     7.502    ENGINE/digit_value_reg[3]_i_610_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I5_O)        0.348     7.850 r  ENGINE/digit_value_reg[3]_i_292/O
                         net (fo=1, routed)           1.164     9.014    ENGINE/digit_value_reg[3]_i_292_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.138 r  ENGINE/digit_value_reg[3]_i_161/O
                         net (fo=1, routed)           0.000     9.138    ENGINE/digit_value_reg[3]_i_161_n_0
    SLICE_X42Y37         MUXF7 (Prop_muxf7_I1_O)      0.247     9.385 r  ENGINE/digit_value_reg[3]_i_70/O
                         net (fo=1, routed)           0.000     9.385    ENGINE/digit_value_reg[3]_i_70_n_0
    SLICE_X42Y37         MUXF8 (Prop_muxf8_I0_O)      0.098     9.483 r  ENGINE/digit_value_reg[3]_i_19/O
                         net (fo=2, routed)           1.338    10.821    ENGINE/digit_value_reg[3]_i_19_n_0
    SLICE_X35Y34         LUT5 (Prop_lut5_I4_O)        0.319    11.140 r  ENGINE/digit_value_reg[1]_i_4/O
                         net (fo=2, routed)           0.810    11.950    ENGINE/DRAW/grid_vals[1]
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.124    12.074 f  ENGINE/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           1.029    13.104    ENGINE/mode_reg_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.228 f  ENGINE/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.732    13.960    VGA/draw_digit
    SLICE_X29Y32         LUT6 (Prop_lut6_I1_O)        0.124    14.084 r  VGA/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.636    16.721    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    20.226 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.226    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ENGINE/grid_reg[8][8][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW/digit_value_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.939ns  (logic 0.254ns (27.039%)  route 0.685ns (72.961%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.558     1.441    ENGINE/clk_IBUF_BUFG
    SLICE_X34Y35         FDSE                                         r  ENGINE/grid_reg[8][8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDSE (Prop_fdse_C_Q)         0.164     1.605 f  ENGINE/grid_reg[8][8][3]/Q
                         net (fo=2, routed)           0.148     1.753    ENGINE/grid_out[8][8][3]
    SLICE_X34Y35         LUT5 (Prop_lut5_I0_O)        0.045     1.798 f  ENGINE/digit_value_reg[3]_i_4/O
                         net (fo=2, routed)           0.169     1.967    ENGINE/DRAW/grid_vals[3]
    SLICE_X30Y35         LUT6 (Prop_lut6_I2_O)        0.045     2.012 r  ENGINE/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           0.369     2.381    DRAW/vgaRed_OBUF[3]_inst_i_79_1
    SLICE_X30Y27         LDCE                                         r  DRAW/digit_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[8][8][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW/digit_value_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.955ns  (logic 0.254ns (26.593%)  route 0.701ns (73.407%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.558     1.441    ENGINE/clk_IBUF_BUFG
    SLICE_X34Y35         FDSE                                         r  ENGINE/grid_reg[8][8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDSE (Prop_fdse_C_Q)         0.164     1.605 f  ENGINE/grid_reg[8][8][1]/Q
                         net (fo=2, routed)           0.148     1.753    ENGINE/grid_out[8][8][1]
    SLICE_X35Y34         LUT5 (Prop_lut5_I0_O)        0.045     1.798 f  ENGINE/digit_value_reg[1]_i_4/O
                         net (fo=2, routed)           0.286     2.085    ENGINE/DRAW/grid_vals[1]
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.045     2.130 r  ENGINE/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           0.267     2.396    DRAW/vgaRed_OBUF[3]_inst_i_142_1
    SLICE_X30Y27         LDCE                                         r  DRAW/digit_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[8][8][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW/digit_value_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 0.254ns (24.860%)  route 0.768ns (75.140%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.558     1.441    ENGINE/clk_IBUF_BUFG
    SLICE_X34Y35         FDSE                                         r  ENGINE/grid_reg[8][8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDSE (Prop_fdse_C_Q)         0.164     1.605 r  ENGINE/grid_reg[8][8][1]/Q
                         net (fo=2, routed)           0.148     1.753    ENGINE/grid_out[8][8][1]
    SLICE_X35Y34         LUT5 (Prop_lut5_I0_O)        0.045     1.798 r  ENGINE/digit_value_reg[1]_i_4/O
                         net (fo=2, routed)           0.284     2.083    ENGINE/DRAW/grid_vals[1]
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.045     2.128 r  ENGINE/digit_value_reg[1]_i_1/O
                         net (fo=4, routed)           0.335     2.463    DRAW/vgaRed_OBUF[3]_inst_i_142_0
    SLICE_X30Y27         LDCE                                         r  DRAW/digit_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[8][8][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW/digit_value_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.030ns  (logic 0.254ns (24.656%)  route 0.776ns (75.344%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.558     1.441    ENGINE/clk_IBUF_BUFG
    SLICE_X34Y35         FDSE                                         r  ENGINE/grid_reg[8][8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDSE (Prop_fdse_C_Q)         0.164     1.605 r  ENGINE/grid_reg[8][8][3]/Q
                         net (fo=2, routed)           0.148     1.753    ENGINE/grid_out[8][8][3]
    SLICE_X34Y35         LUT5 (Prop_lut5_I0_O)        0.045     1.798 r  ENGINE/digit_value_reg[3]_i_4/O
                         net (fo=2, routed)           0.252     2.050    ENGINE/DRAW/grid_vals[3]
    SLICE_X30Y35         LUT6 (Prop_lut6_I2_O)        0.045     2.095 r  ENGINE/digit_value_reg[3]_i_1/O
                         net (fo=4, routed)           0.376     2.471    DRAW/vgaRed_OBUF[3]_inst_i_23_0
    SLICE_X30Y27         LDCE                                         r  DRAW/digit_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_div_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.651ns  (logic 1.451ns (54.724%)  route 1.200ns (45.276%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X31Y32         FDRE                                         r  flash_div_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  flash_div_reg[26]/Q
                         net (fo=3, routed)           0.290     1.871    VGA/vgaGreen_OBUF[1]_inst_i_1_0[0]
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.045     1.916 f  VGA/vgaGreen_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.178     2.093    VGA/DRAW/red1
    SLICE_X28Y32         LUT6 (Prop_lut6_I2_O)        0.045     2.138 r  VGA/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.733     2.871    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     4.091 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.091    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_div_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.704ns  (logic 1.428ns (52.801%)  route 1.276ns (47.199%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X31Y32         FDRE                                         r  flash_div_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  flash_div_reg[26]/Q
                         net (fo=3, routed)           0.290     1.871    VGA/vgaGreen_OBUF[1]_inst_i_1_0[0]
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.045     1.916 r  VGA/vgaGreen_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.189     2.104    VGA/DRAW/red1
    SLICE_X28Y32         LUT6 (Prop_lut6_I2_O)        0.045     2.149 r  VGA/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.798     2.947    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     4.144 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.144    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_div_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.714ns  (logic 1.438ns (52.974%)  route 1.276ns (47.026%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X31Y32         FDRE                                         r  flash_div_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  flash_div_reg[26]/Q
                         net (fo=3, routed)           0.290     1.871    VGA/vgaGreen_OBUF[1]_inst_i_1_0[0]
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.045     1.916 f  VGA/vgaGreen_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.130     2.046    VGA/DRAW/red1
    SLICE_X29Y32         LUT6 (Prop_lut6_I2_O)        0.045     2.091 r  VGA/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.856     2.947    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     4.154 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.154    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_div_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.726ns  (logic 1.497ns (54.890%)  route 1.230ns (45.110%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X31Y32         FDRE                                         r  flash_div_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  flash_div_reg[26]/Q
                         net (fo=3, routed)           0.290     1.871    VGA/vgaGreen_OBUF[1]_inst_i_1_0[0]
    SLICE_X29Y32         LUT5 (Prop_lut5_I1_O)        0.044     1.915 f  VGA/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.139     2.054    VGA/vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I3_O)        0.107     2.161 r  VGA/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.801     2.962    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     4.167 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.167    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_div_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.034ns  (logic 1.523ns (50.216%)  route 1.510ns (49.784%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X31Y32         FDRE                                         r  flash_div_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  flash_div_reg[26]/Q
                         net (fo=3, routed)           0.290     1.871    VGA/vgaGreen_OBUF[1]_inst_i_1_0[0]
    SLICE_X29Y32         LUT5 (Prop_lut5_I1_O)        0.044     1.915 f  VGA/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.139     2.054    VGA/vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I3_O)        0.107     2.161 r  VGA/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.081     3.242    vgaBlue_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         1.231     4.474 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.474    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[8][8][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.316ns  (logic 1.548ns (46.666%)  route 1.769ns (53.334%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.558     1.441    ENGINE/clk_IBUF_BUFG
    SLICE_X34Y35         FDSE                                         r  ENGINE/grid_reg[8][8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDSE (Prop_fdse_C_Q)         0.164     1.605 f  ENGINE/grid_reg[8][8][3]/Q
                         net (fo=2, routed)           0.148     1.753    ENGINE/grid_out[8][8][3]
    SLICE_X34Y35         LUT5 (Prop_lut5_I0_O)        0.045     1.798 f  ENGINE/digit_value_reg[3]_i_4/O
                         net (fo=2, routed)           0.252     2.050    ENGINE/DRAW/grid_vals[3]
    SLICE_X30Y35         LUT6 (Prop_lut6_I2_O)        0.045     2.095 f  ENGINE/digit_value_reg[3]_i_1/O
                         net (fo=4, routed)           0.270     2.365    ENGINE/mode_reg_2
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.410 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.291     2.701    VGA/vgaBlue[2]
    SLICE_X28Y31         LUT6 (Prop_lut6_I0_O)        0.045     2.746 r  VGA/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.808     3.554    vgaBlue_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     4.758 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.758    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            cU/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.107ns  (logic 1.454ns (35.395%)  route 2.654ns (64.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.654     4.107    cU/btnU_IBUF
    SLICE_X32Y43         FDRE                                         r  cU/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.445     4.786    cU/CLK
    SLICE_X32Y43         FDRE                                         r  cU/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cC/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.071ns  (logic 1.441ns (35.408%)  route 2.629ns (64.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.629     4.071    cC/btnC_IBUF
    SLICE_X32Y39         FDRE                                         r  cC/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.443     4.784    cC/CLK
    SLICE_X32Y39         FDRE                                         r  cC/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            cD/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.814ns  (logic 1.452ns (38.085%)  route 2.361ns (61.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           2.361     3.814    cD/btnD_IBUF
    SLICE_X31Y42         FDRE                                         r  cD/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.444     4.785    cD/CLK
    SLICE_X31Y42         FDRE                                         r  cD/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            cL/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.781ns  (logic 1.451ns (38.379%)  route 2.330ns (61.621%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           2.330     3.781    cL/btnL_IBUF
    SLICE_X30Y37         FDRE                                         r  cL/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.441     4.782    cL/CLK
    SLICE_X30Y37         FDRE                                         r  cL/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            cR/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.738ns  (logic 1.451ns (38.825%)  route 2.286ns (61.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           2.286     3.738    cR/btnR_IBUF
    SLICE_X28Y35         FDRE                                         r  cR/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.442     4.783    cR/CLK
    SLICE_X28Y35         FDRE                                         r  cR/buttonPressFirstFlipFlop_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            cR/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.289ns  (logic 0.219ns (17.014%)  route 1.069ns (82.986%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.069     1.289    cR/btnR_IBUF
    SLICE_X28Y35         FDRE                                         r  cR/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.828     1.955    cR/CLK
    SLICE_X28Y35         FDRE                                         r  cR/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            cL/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.290ns  (logic 0.219ns (17.000%)  route 1.071ns (83.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.071     1.290    cL/btnL_IBUF
    SLICE_X30Y37         FDRE                                         r  cL/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.828     1.955    cL/CLK
    SLICE_X30Y37         FDRE                                         r  cL/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            cD/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.332ns  (logic 0.221ns (16.561%)  route 1.111ns (83.439%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           1.111     1.332    cD/btnD_IBUF
    SLICE_X31Y42         FDRE                                         r  cD/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.831     1.958    cD/CLK
    SLICE_X31Y42         FDRE                                         r  cD/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cC/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.210ns (14.915%)  route 1.195ns (85.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.195     1.405    cC/btnC_IBUF
    SLICE_X32Y39         FDRE                                         r  cC/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.830     1.957    cC/CLK
    SLICE_X32Y39         FDRE                                         r  cC/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            cU/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.434ns  (logic 0.222ns (15.468%)  route 1.213ns (84.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.213     1.434    cU/btnU_IBUF
    SLICE_X32Y43         FDRE                                         r  cU/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.832     1.959    cU/CLK
    SLICE_X32Y43         FDRE                                         r  cU/buttonPressFirstFlipFlop_reg/C





