<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\OPL2_demo.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\async.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jt2413.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopl.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopl2.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopl_acc.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopl_csr.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopl_div.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopl_eg.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopl_eg_cnt.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopl_eg_comb.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopl_eg_ctrl.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopl_eg_final.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopl_eg_pure.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopl_eg_step.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopl_exprom.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopl_lfo.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopl_logsin.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopl_mmr.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopl_noise.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopl_op.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopl_pg.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopl_pg_comb.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopl_pg_inc.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopl_pg_rhy.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopl_pg_sum.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopl_pm.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopl_reg.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopl_reg_ch.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopl_sh.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopl_sh_rst.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopl_single_acc.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopl_slot_cnt.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopl_timers.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopll_mmr.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopll_reg.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\jtopll_reg_ch.v<br>
C:\Gowin\Gowin_V1.9.10.03_Education_x64\IDE\bin\Documents\OPL2_ALEX_GOWIN\src\gowin_rpll\gowin_rpll.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Mar 30 16:40:13 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>OPL2_demo</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.156s, Elapsed time = 0h 0m 0.159s, Peak memory usage = 496.496MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.072s, Peak memory usage = 496.496MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.021s, Peak memory usage = 496.496MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.059s, Peak memory usage = 496.496MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.03s, Peak memory usage = 496.496MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 496.496MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 496.496MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 496.496MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.064s, Peak memory usage = 496.496MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 496.496MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 496.496MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 496.496MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.083s, Peak memory usage = 496.496MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.059s, Peak memory usage = 496.496MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 496.496MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspBUFG</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>651</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>110</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>405</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>26</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>102</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>944</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>97</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>443</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>404</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>215</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>215</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>29</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S1</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>25</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT18X18</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1343(954 LUT, 215 ALU, 29 RAM16) / 20736</td>
<td>7%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>651 / 15750</td>
<td>5%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15750</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>651 / 15750</td>
<td>5%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>5 / 46</td>
<td>11%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>OPL_clk_buf/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>OPL_clk_buf/I </td>
</tr>
<tr>
<td>3</td>
<td>OPL_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>OPL_clk_buf/O </td>
</tr>
<tr>
<td>4</td>
<td>dac/i2sword[5]</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>dac/i2sword_5_s0/Q </td>
</tr>
<tr>
<td>5</td>
<td>clock_divider/i2s_clk[2]</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>dac/i2s_clk_2_s0/Q </td>
</tr>
<tr>
<td>6</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.417</td>
<td>96.0</td>
<td>0.000</td>
<td>5.208</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>your_instance_name/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>your_instance_name/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>10.417</td>
<td>96.0</td>
<td>0.000</td>
<td>5.208</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>your_instance_name/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20.833</td>
<td>48.0</td>
<td>0.000</td>
<td>10.417</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>your_instance_name/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>31.250</td>
<td>32.0</td>
<td>0.000</td>
<td>15.625</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>your_instance_name/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>OPL_clk</td>
<td>100.000(MHz)</td>
<td>81.630(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clock_divider/i2s_clk[2]</td>
<td>100.000(MHz)</td>
<td>274.048(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
<td>96.000(MHz)</td>
<td>128.337(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>136.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_clkgen/cnt_next1_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>OPL_clkgen/cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_divider/i2s_clk[2][R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>135.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clock_divider/i2s_clk[2]</td>
</tr>
<tr>
<td>135.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>dac/i2s_clk_2_s0/Q</td>
</tr>
<tr>
<td>135.474</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/cnt_next1_3_s5/I2</td>
</tr>
<tr>
<td>135.927</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>OPL_clkgen/cnt_next1_3_s5/F</td>
</tr>
<tr>
<td>136.401</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n79_s2/I0</td>
</tr>
<tr>
<td>136.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>OPL_clkgen/n79_s2/F</td>
</tr>
<tr>
<td>137.392</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n69_s3/I0</td>
</tr>
<tr>
<td>137.909</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>OPL_clkgen/n69_s3/F</td>
</tr>
<tr>
<td>138.383</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n69_s1/I0</td>
</tr>
<tr>
<td>138.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>OPL_clkgen/n69_s1/F</td>
</tr>
<tr>
<td>139.374</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n69_s2/I0</td>
</tr>
<tr>
<td>139.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>OPL_clkgen/n69_s2/F</td>
</tr>
<tr>
<td>140.365</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n80_s4/I0</td>
</tr>
<tr>
<td>140.882</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>OPL_clkgen/n80_s4/F</td>
</tr>
<tr>
<td>141.356</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n80_s0/I1</td>
</tr>
<tr>
<td>141.911</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n80_s0/F</td>
</tr>
<tr>
<td>142.385</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/cnt_11_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>135.417</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>135.916</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>136.276</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>OPL_clkgen/cnt_11_s0/CLK</td>
</tr>
<tr>
<td>136.241</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>OPL_clkgen/cnt_11_s0</td>
</tr>
<tr>
<td>136.206</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>OPL_clkgen/cnt_11_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.860</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.593, 48.653%; route: 3.318, 44.929%; tC2Q: 0.474, 6.418%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>136.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_clkgen/cnt_next1_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>OPL_clkgen/cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_divider/i2s_clk[2][R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>135.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clock_divider/i2s_clk[2]</td>
</tr>
<tr>
<td>135.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>dac/i2s_clk_2_s0/Q</td>
</tr>
<tr>
<td>135.474</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/cnt_next1_3_s5/I2</td>
</tr>
<tr>
<td>135.927</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>OPL_clkgen/cnt_next1_3_s5/F</td>
</tr>
<tr>
<td>136.401</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n79_s2/I0</td>
</tr>
<tr>
<td>136.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>OPL_clkgen/n79_s2/F</td>
</tr>
<tr>
<td>137.392</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n69_s3/I0</td>
</tr>
<tr>
<td>137.909</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>OPL_clkgen/n69_s3/F</td>
</tr>
<tr>
<td>138.383</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n69_s1/I0</td>
</tr>
<tr>
<td>138.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>OPL_clkgen/n69_s1/F</td>
</tr>
<tr>
<td>139.374</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n66_s4/I0</td>
</tr>
<tr>
<td>139.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>OPL_clkgen/n66_s4/F</td>
</tr>
<tr>
<td>140.365</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n76_s2/I0</td>
</tr>
<tr>
<td>140.882</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>OPL_clkgen/n76_s2/F</td>
</tr>
<tr>
<td>141.356</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n76_s0/I1</td>
</tr>
<tr>
<td>141.911</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n76_s0/F</td>
</tr>
<tr>
<td>142.385</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/cnt_15_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>135.417</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>135.916</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>136.276</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>OPL_clkgen/cnt_15_s0/CLK</td>
</tr>
<tr>
<td>136.241</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>OPL_clkgen/cnt_15_s0</td>
</tr>
<tr>
<td>136.206</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>OPL_clkgen/cnt_15_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.860</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.593, 48.653%; route: 3.318, 44.929%; tC2Q: 0.474, 6.418%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>136.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_clkgen/cnt_next1_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>OPL_clkgen/cnt_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_divider/i2s_clk[2][R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>135.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clock_divider/i2s_clk[2]</td>
</tr>
<tr>
<td>135.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>dac/i2s_clk_2_s0/Q</td>
</tr>
<tr>
<td>135.474</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/cnt_next1_3_s5/I2</td>
</tr>
<tr>
<td>135.927</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>OPL_clkgen/cnt_next1_3_s5/F</td>
</tr>
<tr>
<td>136.401</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n76_s3/I0</td>
</tr>
<tr>
<td>136.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>OPL_clkgen/n76_s3/F</td>
</tr>
<tr>
<td>137.392</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n76_s1/I0</td>
</tr>
<tr>
<td>137.909</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>OPL_clkgen/n76_s1/F</td>
</tr>
<tr>
<td>138.383</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n72_s1/I1</td>
</tr>
<tr>
<td>138.938</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>OPL_clkgen/n72_s1/F</td>
</tr>
<tr>
<td>139.412</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n66_s1/I0</td>
</tr>
<tr>
<td>139.929</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>OPL_clkgen/n66_s1/F</td>
</tr>
<tr>
<td>140.403</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n69_s0/I0</td>
</tr>
<tr>
<td>140.920</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>OPL_clkgen/n69_s0/F</td>
</tr>
<tr>
<td>141.394</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n68_s0/I2</td>
</tr>
<tr>
<td>141.847</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n68_s0/F</td>
</tr>
<tr>
<td>142.321</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/cnt_23_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>135.417</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>135.916</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>136.276</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>OPL_clkgen/cnt_23_s0/CLK</td>
</tr>
<tr>
<td>136.241</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>OPL_clkgen/cnt_23_s0</td>
</tr>
<tr>
<td>136.206</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>OPL_clkgen/cnt_23_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.860</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.529, 48.203%; route: 3.318, 45.322%; tC2Q: 0.474, 6.475%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>136.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_clkgen/cnt_next1_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>OPL_clkgen/cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_divider/i2s_clk[2][R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>135.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clock_divider/i2s_clk[2]</td>
</tr>
<tr>
<td>135.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>dac/i2s_clk_2_s0/Q</td>
</tr>
<tr>
<td>135.474</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/cnt_next1_3_s5/I2</td>
</tr>
<tr>
<td>135.927</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>OPL_clkgen/cnt_next1_3_s5/F</td>
</tr>
<tr>
<td>136.401</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n79_s2/I0</td>
</tr>
<tr>
<td>136.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>OPL_clkgen/n79_s2/F</td>
</tr>
<tr>
<td>137.392</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n69_s3/I0</td>
</tr>
<tr>
<td>137.909</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>OPL_clkgen/n69_s3/F</td>
</tr>
<tr>
<td>138.383</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n69_s1/I0</td>
</tr>
<tr>
<td>138.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>OPL_clkgen/n69_s1/F</td>
</tr>
<tr>
<td>139.374</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n69_s2/I0</td>
</tr>
<tr>
<td>139.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>OPL_clkgen/n69_s2/F</td>
</tr>
<tr>
<td>140.365</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n80_s4/I0</td>
</tr>
<tr>
<td>140.882</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>OPL_clkgen/n80_s4/F</td>
</tr>
<tr>
<td>141.356</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n81_s0/I2</td>
</tr>
<tr>
<td>141.809</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n81_s0/F</td>
</tr>
<tr>
<td>142.283</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/cnt_10_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>135.417</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>135.916</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>136.276</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>OPL_clkgen/cnt_10_s0/CLK</td>
</tr>
<tr>
<td>136.241</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>OPL_clkgen/cnt_10_s0</td>
</tr>
<tr>
<td>136.206</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>OPL_clkgen/cnt_10_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.860</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.491, 47.934%; route: 3.318, 45.558%; tC2Q: 0.474, 6.508%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>136.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>OPL_clkgen/cnt_next1_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>OPL_clkgen/cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_divider/i2s_clk[2][R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>135.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clock_divider/i2s_clk[2]</td>
</tr>
<tr>
<td>135.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>dac/i2s_clk_2_s0/Q</td>
</tr>
<tr>
<td>135.474</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/cnt_next1_3_s5/I2</td>
</tr>
<tr>
<td>135.927</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>OPL_clkgen/cnt_next1_3_s5/F</td>
</tr>
<tr>
<td>136.401</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n79_s2/I0</td>
</tr>
<tr>
<td>136.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>OPL_clkgen/n79_s2/F</td>
</tr>
<tr>
<td>137.392</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n69_s3/I0</td>
</tr>
<tr>
<td>137.909</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>OPL_clkgen/n69_s3/F</td>
</tr>
<tr>
<td>138.383</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n69_s1/I0</td>
</tr>
<tr>
<td>138.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>OPL_clkgen/n69_s1/F</td>
</tr>
<tr>
<td>139.374</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n66_s4/I0</td>
</tr>
<tr>
<td>139.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>OPL_clkgen/n66_s4/F</td>
</tr>
<tr>
<td>140.365</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n76_s2/I0</td>
</tr>
<tr>
<td>140.882</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>OPL_clkgen/n76_s2/F</td>
</tr>
<tr>
<td>141.356</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n77_s0/I2</td>
</tr>
<tr>
<td>141.809</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/n77_s0/F</td>
</tr>
<tr>
<td>142.283</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>OPL_clkgen/cnt_14_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>135.417</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>135.916</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>136.276</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>OPL_clkgen/cnt_14_s0/CLK</td>
</tr>
<tr>
<td>136.241</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>OPL_clkgen/cnt_14_s0</td>
</tr>
<tr>
<td>136.206</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>OPL_clkgen/cnt_14_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.860</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.491, 47.934%; route: 3.318, 45.558%; tC2Q: 0.474, 6.508%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
