Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 21:52:27 2024
| Host         : acidrain running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -file reciever_wrapper_timing_summary_routed.rpt -pb reciever_wrapper_timing_summary_routed.pb -rpx reciever_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : reciever_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (542)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (542)
--------------------------------
 There are 542 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.676        0.000                      0                 1271        0.013        0.000                      0                 1271        3.000        0.000                       0                   540  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk                                {0.000 5.000}      10.000          100.000         
  clk_out1_reciever_clk_wiz_0_0    {0.000 20.347}     40.693          24.574          
  clkfbout_reciever_clk_wiz_0_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin                        {0.000 5.000}      10.000          100.000         
  clk_out1_reciever_clk_wiz_0_0_1  {0.000 20.347}     40.693          24.574          
  clkfbout_reciever_clk_wiz_0_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_reciever_clk_wiz_0_0         19.676        0.000                      0                 1271        0.240        0.000                      0                 1271       19.847        0.000                       0                   536  
  clkfbout_reciever_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_reciever_clk_wiz_0_0_1       19.692        0.000                      0                 1271        0.240        0.000                      0                 1271       19.847        0.000                       0                   536  
  clkfbout_reciever_clk_wiz_0_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_reciever_clk_wiz_0_0_1  clk_out1_reciever_clk_wiz_0_0         19.676        0.000                      0                 1271        0.013        0.000                      0                 1271  
clk_out1_reciever_clk_wiz_0_0    clk_out1_reciever_clk_wiz_0_0_1       19.676        0.000                      0                 1271        0.013        0.000                      0                 1271  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_reciever_clk_wiz_0_0
  To Clock:  clk_out1_reciever_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       19.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.847ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.676ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[0])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[0]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][0]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.227    38.964    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    37.564    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.564    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.676    

Slack (MET) :             19.676ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[10])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[10]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][10]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.227    38.964    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    37.564    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.564    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.676    

Slack (MET) :             19.676ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[11])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[11]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][11]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.227    38.964    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    37.564    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.564    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.676    

Slack (MET) :             19.676ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[12])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[12]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][12]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.227    38.964    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    37.564    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.564    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.676    

Slack (MET) :             19.676ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[13])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[13]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][13]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.227    38.964    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    37.564    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.564    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.676    

Slack (MET) :             19.676ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[14])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[14]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][14]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.227    38.964    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    37.564    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.564    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.676    

Slack (MET) :             19.676ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[15])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[15]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][15]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.227    38.964    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    37.564    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.564    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.676    

Slack (MET) :             19.676ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[16])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[16]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][16]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.227    38.964    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    37.564    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.564    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.676    

Slack (MET) :             19.676ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[17])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[17]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][17]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.227    38.964    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    37.564    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.564    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.676    

Slack (MET) :             19.676ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[18])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[18]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][18]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.227    38.964    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    37.564    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.564    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.583    -0.505    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X2Y26          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  reciever_i/axis_i2s2_0/inst/tx_data_l_reg[1]/Q
                         net (fo=1, routed)           0.135    -0.206    reciever_i/axis_i2s2_0/inst/tx_data_l_reg_n_0_[1]
    SLICE_X3Y26          LUT3 (Prop_lut3_I0_O)        0.045    -0.161 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    reciever_i/axis_i2s2_0/inst/p_1_in[1]
    SLICE_X3Y26          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.851    -0.903    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X3Y26          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[1]/C
                         clock pessimism              0.411    -0.492    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.091    -0.401    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/d1.dout_i_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.865%)  route 0.173ns (55.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.553    -0.535    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/aclk
    SLICE_X11Y24         FDRE                                         r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/d1.dout_i_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/d1.dout_i_reg[41]/Q
                         net (fo=1, routed)           0.173    -0.221    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[40]
    SLICE_X10Y24         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.820    -0.934    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X10Y24         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]/C
                         clock pessimism              0.412    -0.522    
    SLICE_X10Y24         FDRE (Hold_fdre_C_D)         0.059    -0.463    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.580    -0.508    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y25          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[21]/Q
                         net (fo=1, routed)           0.173    -0.195    reciever_i/axis_i2s2_0/inst/tx_data_l_shift[21]
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.042    -0.153 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    reciever_i/axis_i2s2_0/inst/p_1_in[22]
    SLICE_X4Y25          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.848    -0.906    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y25          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]/C
                         clock pessimism              0.398    -0.508    
    SLICE_X4Y25          FDRE (Hold_fdre_C_D)         0.107    -0.401    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.557    -0.531    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X12Y20         FDRE                                         r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[7]/Q
                         net (fo=1, routed)           0.166    -0.201    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data[7]
    SLICE_X12Y21         FDRE                                         r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.824    -0.930    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X12Y21         FDRE                                         r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[7]/C
                         clock pessimism              0.412    -0.518    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.063    -0.455    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.565%)  route 0.167ns (50.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.557    -0.531    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X8Y29          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[28]/Q
                         net (fo=1, routed)           0.167    -0.200    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg_n_0_[28]
    SLICE_X8Y27          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.823    -0.931    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X8Y27          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[4]/C
                         clock pessimism              0.412    -0.519    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.064    -0.455    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.565%)  route 0.167ns (50.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.557    -0.531    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X8Y29          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[29]/Q
                         net (fo=1, routed)           0.167    -0.200    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg_n_0_[29]
    SLICE_X8Y27          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.823    -0.931    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X8Y27          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[5]/C
                         clock pessimism              0.412    -0.519    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.064    -0.455    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.389%)  route 0.198ns (51.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.581    -0.507    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y23          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  reciever_i/axis_i2s2_0/inst/tx_data_r_reg[17]/Q
                         net (fo=1, routed)           0.198    -0.168    reciever_i/axis_i2s2_0/inst/tx_data_r_reg_n_0_[17]
    SLICE_X3Y23          LUT3 (Prop_lut3_I0_O)        0.045    -0.123 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[17]_i_1_n_0
    SLICE_X3Y23          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.851    -0.903    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X3Y23          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[17]/C
                         clock pessimism              0.432    -0.471    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.092    -0.379    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.195%)  route 0.175ns (57.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.556    -0.532    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X11Y21         FDRE                                         r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.128    -0.404 r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[6]/Q
                         net (fo=1, routed)           0.175    -0.229    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data[6]
    SLICE_X12Y21         FDRE                                         r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.824    -0.930    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X12Y21         FDRE                                         r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[6]/C
                         clock pessimism              0.432    -0.498    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.010    -0.488    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/d1.dout_i_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.669%)  route 0.179ns (58.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.553    -0.535    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/aclk
    SLICE_X11Y24         FDRE                                         r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/d1.dout_i_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.407 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/d1.dout_i_reg[43]/Q
                         net (fo=1, routed)           0.179    -0.228    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[42]
    SLICE_X8Y23          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.821    -0.933    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X8Y23          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]/C
                         clock pessimism              0.432    -0.501    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.011    -0.490    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.554    -0.534    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X8Y23          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[37]/Q
                         net (fo=1, routed)           0.166    -0.204    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg_n_0_[37]
    SLICE_X8Y22          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.823    -0.931    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X8Y22          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[13]/C
                         clock pessimism              0.412    -0.519    
    SLICE_X8Y22          FDRE (Hold_fdre_C_D)         0.052    -0.467    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[13]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_reciever_clk_wiz_0_0
Waveform(ns):       { 0.000 20.347 }
Period(ns):         40.693
Sources:            { reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.693      38.117     RAMB18_X0Y4      reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.693      38.117     RAMB36_X0Y1      reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.693      38.117     RAMB36_X0Y1      reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.693      38.538     BUFGCTRL_X0Y0    reciever_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.693      38.539     DSP48_X0Y11      reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.693      38.539     DSP48_X0Y13      reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.693      38.539     DSP48_X0Y1       reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/MULT_PI_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.693      39.444     MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X8Y26      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X8Y25      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.693      172.667    MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y26      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y26      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y25      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y25      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y25      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y25      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y21      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y21      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y21      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y21      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y26      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y26      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y25      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y25      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y25      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y25      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y21      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y21      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y21      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y21      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_reciever_clk_wiz_0_0
  To Clock:  clkfbout_reciever_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_reciever_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    reciever_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_reciever_clk_wiz_0_0_1
  To Clock:  clk_out1_reciever_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       19.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.847ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.692ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[0])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[0]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][0]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.210    38.981    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    37.581    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.581    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.692    

Slack (MET) :             19.692ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[10])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[10]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][10]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.210    38.981    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    37.581    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.581    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.692    

Slack (MET) :             19.692ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[11])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[11]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][11]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.210    38.981    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    37.581    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.581    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.692    

Slack (MET) :             19.692ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[12])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[12]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][12]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.210    38.981    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    37.581    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.581    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.692    

Slack (MET) :             19.692ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[13])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[13]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][13]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.210    38.981    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    37.581    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.581    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.692    

Slack (MET) :             19.692ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[14])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[14]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][14]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.210    38.981    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    37.581    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.581    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.692    

Slack (MET) :             19.692ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[15])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[15]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][15]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.210    38.981    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    37.581    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.581    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.692    

Slack (MET) :             19.692ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[16])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[16]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][16]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.210    38.981    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    37.581    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.581    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.692    

Slack (MET) :             19.692ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[17])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[17]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][17]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.210    38.981    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    37.581    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.581    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.692    

Slack (MET) :             19.692ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[18])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[18]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][18]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.210    38.981    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    37.581    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.581    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.583    -0.505    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X2Y26          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  reciever_i/axis_i2s2_0/inst/tx_data_l_reg[1]/Q
                         net (fo=1, routed)           0.135    -0.206    reciever_i/axis_i2s2_0/inst/tx_data_l_reg_n_0_[1]
    SLICE_X3Y26          LUT3 (Prop_lut3_I0_O)        0.045    -0.161 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    reciever_i/axis_i2s2_0/inst/p_1_in[1]
    SLICE_X3Y26          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.851    -0.903    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X3Y26          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[1]/C
                         clock pessimism              0.411    -0.492    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.091    -0.401    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/d1.dout_i_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.865%)  route 0.173ns (55.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.553    -0.535    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/aclk
    SLICE_X11Y24         FDRE                                         r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/d1.dout_i_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/d1.dout_i_reg[41]/Q
                         net (fo=1, routed)           0.173    -0.221    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[40]
    SLICE_X10Y24         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.820    -0.934    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X10Y24         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]/C
                         clock pessimism              0.412    -0.522    
    SLICE_X10Y24         FDRE (Hold_fdre_C_D)         0.059    -0.463    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.580    -0.508    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y25          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[21]/Q
                         net (fo=1, routed)           0.173    -0.195    reciever_i/axis_i2s2_0/inst/tx_data_l_shift[21]
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.042    -0.153 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    reciever_i/axis_i2s2_0/inst/p_1_in[22]
    SLICE_X4Y25          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.848    -0.906    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y25          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]/C
                         clock pessimism              0.398    -0.508    
    SLICE_X4Y25          FDRE (Hold_fdre_C_D)         0.107    -0.401    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.557    -0.531    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X12Y20         FDRE                                         r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[7]/Q
                         net (fo=1, routed)           0.166    -0.201    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data[7]
    SLICE_X12Y21         FDRE                                         r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.824    -0.930    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X12Y21         FDRE                                         r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[7]/C
                         clock pessimism              0.412    -0.518    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.063    -0.455    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.565%)  route 0.167ns (50.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.557    -0.531    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X8Y29          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[28]/Q
                         net (fo=1, routed)           0.167    -0.200    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg_n_0_[28]
    SLICE_X8Y27          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.823    -0.931    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X8Y27          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[4]/C
                         clock pessimism              0.412    -0.519    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.064    -0.455    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.565%)  route 0.167ns (50.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.557    -0.531    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X8Y29          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[29]/Q
                         net (fo=1, routed)           0.167    -0.200    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg_n_0_[29]
    SLICE_X8Y27          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.823    -0.931    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X8Y27          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[5]/C
                         clock pessimism              0.412    -0.519    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.064    -0.455    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.389%)  route 0.198ns (51.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.581    -0.507    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y23          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  reciever_i/axis_i2s2_0/inst/tx_data_r_reg[17]/Q
                         net (fo=1, routed)           0.198    -0.168    reciever_i/axis_i2s2_0/inst/tx_data_r_reg_n_0_[17]
    SLICE_X3Y23          LUT3 (Prop_lut3_I0_O)        0.045    -0.123 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[17]_i_1_n_0
    SLICE_X3Y23          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.851    -0.903    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X3Y23          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[17]/C
                         clock pessimism              0.432    -0.471    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.092    -0.379    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.195%)  route 0.175ns (57.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.556    -0.532    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X11Y21         FDRE                                         r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.128    -0.404 r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[6]/Q
                         net (fo=1, routed)           0.175    -0.229    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data[6]
    SLICE_X12Y21         FDRE                                         r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.824    -0.930    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X12Y21         FDRE                                         r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[6]/C
                         clock pessimism              0.432    -0.498    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.010    -0.488    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/d1.dout_i_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.669%)  route 0.179ns (58.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.553    -0.535    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/aclk
    SLICE_X11Y24         FDRE                                         r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/d1.dout_i_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.407 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/d1.dout_i_reg[43]/Q
                         net (fo=1, routed)           0.179    -0.228    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[42]
    SLICE_X8Y23          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.821    -0.933    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X8Y23          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]/C
                         clock pessimism              0.432    -0.501    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.011    -0.490    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.554    -0.534    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X8Y23          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[37]/Q
                         net (fo=1, routed)           0.166    -0.204    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg_n_0_[37]
    SLICE_X8Y22          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.823    -0.931    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X8Y22          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[13]/C
                         clock pessimism              0.412    -0.519    
    SLICE_X8Y22          FDRE (Hold_fdre_C_D)         0.052    -0.467    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[13]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_reciever_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.347 }
Period(ns):         40.693
Sources:            { reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.693      38.117     RAMB18_X0Y4      reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.693      38.117     RAMB36_X0Y1      reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.693      38.117     RAMB36_X0Y1      reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.693      38.538     BUFGCTRL_X0Y0    reciever_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.693      38.539     DSP48_X0Y11      reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.693      38.539     DSP48_X0Y13      reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.693      38.539     DSP48_X0Y1       reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/MULT_PI_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.693      39.444     MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X8Y26      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X8Y25      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.693      172.667    MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y26      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y26      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y25      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y25      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y25      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y25      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y21      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y21      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y21      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y21      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y26      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y26      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y25      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y25      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y25      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y25      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y21      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y21      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y21      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X8Y21      reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_reciever_clk_wiz_0_0_1
  To Clock:  clkfbout_reciever_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_reciever_clk_wiz_0_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    reciever_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_reciever_clk_wiz_0_0_1
  To Clock:  clk_out1_reciever_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       19.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.676ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[0])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[0]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][0]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.227    38.964    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    37.564    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.564    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.676    

Slack (MET) :             19.676ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[10])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[10]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][10]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.227    38.964    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    37.564    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.564    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.676    

Slack (MET) :             19.676ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[11])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[11]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][11]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.227    38.964    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    37.564    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.564    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.676    

Slack (MET) :             19.676ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[12])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[12]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][12]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.227    38.964    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    37.564    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.564    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.676    

Slack (MET) :             19.676ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[13])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[13]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][13]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.227    38.964    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    37.564    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.564    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.676    

Slack (MET) :             19.676ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[14])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[14]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][14]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.227    38.964    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    37.564    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.564    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.676    

Slack (MET) :             19.676ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[15])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[15]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][15]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.227    38.964    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    37.564    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.564    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.676    

Slack (MET) :             19.676ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[16])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[16]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][16]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.227    38.964    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    37.564    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.564    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.676    

Slack (MET) :             19.676ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[17])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[17]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][17]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.227    38.964    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    37.564    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.564    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.676    

Slack (MET) :             19.676ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[18])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[18]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][18]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.227    38.964    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    37.564    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.564    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.583    -0.505    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X2Y26          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  reciever_i/axis_i2s2_0/inst/tx_data_l_reg[1]/Q
                         net (fo=1, routed)           0.135    -0.206    reciever_i/axis_i2s2_0/inst/tx_data_l_reg_n_0_[1]
    SLICE_X3Y26          LUT3 (Prop_lut3_I0_O)        0.045    -0.161 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    reciever_i/axis_i2s2_0/inst/p_1_in[1]
    SLICE_X3Y26          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.851    -0.903    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X3Y26          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[1]/C
                         clock pessimism              0.411    -0.492    
                         clock uncertainty            0.227    -0.265    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.091    -0.174    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[1]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/d1.dout_i_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.865%)  route 0.173ns (55.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.553    -0.535    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/aclk
    SLICE_X11Y24         FDRE                                         r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/d1.dout_i_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/d1.dout_i_reg[41]/Q
                         net (fo=1, routed)           0.173    -0.221    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[40]
    SLICE_X10Y24         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.820    -0.934    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X10Y24         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]/C
                         clock pessimism              0.412    -0.522    
                         clock uncertainty            0.227    -0.295    
    SLICE_X10Y24         FDRE (Hold_fdre_C_D)         0.059    -0.236    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.580    -0.508    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y25          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[21]/Q
                         net (fo=1, routed)           0.173    -0.195    reciever_i/axis_i2s2_0/inst/tx_data_l_shift[21]
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.042    -0.153 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    reciever_i/axis_i2s2_0/inst/p_1_in[22]
    SLICE_X4Y25          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.848    -0.906    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y25          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]/C
                         clock pessimism              0.398    -0.508    
                         clock uncertainty            0.227    -0.281    
    SLICE_X4Y25          FDRE (Hold_fdre_C_D)         0.107    -0.174    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.557    -0.531    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X12Y20         FDRE                                         r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[7]/Q
                         net (fo=1, routed)           0.166    -0.201    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data[7]
    SLICE_X12Y21         FDRE                                         r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.824    -0.930    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X12Y21         FDRE                                         r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[7]/C
                         clock pessimism              0.412    -0.518    
                         clock uncertainty            0.227    -0.291    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.063    -0.228    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.565%)  route 0.167ns (50.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.557    -0.531    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X8Y29          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[29]/Q
                         net (fo=1, routed)           0.167    -0.200    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg_n_0_[29]
    SLICE_X8Y27          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.823    -0.931    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X8Y27          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[5]/C
                         clock pessimism              0.412    -0.519    
                         clock uncertainty            0.227    -0.292    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.064    -0.228    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.565%)  route 0.167ns (50.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.557    -0.531    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X8Y29          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[28]/Q
                         net (fo=1, routed)           0.167    -0.200    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg_n_0_[28]
    SLICE_X8Y27          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.823    -0.931    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X8Y27          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[4]/C
                         clock pessimism              0.412    -0.519    
                         clock uncertainty            0.227    -0.292    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.064    -0.228    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.389%)  route 0.198ns (51.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.581    -0.507    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y23          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  reciever_i/axis_i2s2_0/inst/tx_data_r_reg[17]/Q
                         net (fo=1, routed)           0.198    -0.168    reciever_i/axis_i2s2_0/inst/tx_data_r_reg_n_0_[17]
    SLICE_X3Y23          LUT3 (Prop_lut3_I0_O)        0.045    -0.123 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[17]_i_1_n_0
    SLICE_X3Y23          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.851    -0.903    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X3Y23          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[17]/C
                         clock pessimism              0.432    -0.471    
                         clock uncertainty            0.227    -0.244    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.092    -0.152    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.195%)  route 0.175ns (57.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.556    -0.532    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X11Y21         FDRE                                         r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.128    -0.404 r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[6]/Q
                         net (fo=1, routed)           0.175    -0.229    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data[6]
    SLICE_X12Y21         FDRE                                         r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.824    -0.930    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X12Y21         FDRE                                         r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[6]/C
                         clock pessimism              0.432    -0.498    
                         clock uncertainty            0.227    -0.271    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.010    -0.261    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/d1.dout_i_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.669%)  route 0.179ns (58.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.553    -0.535    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/aclk
    SLICE_X11Y24         FDRE                                         r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/d1.dout_i_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.407 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/d1.dout_i_reg[43]/Q
                         net (fo=1, routed)           0.179    -0.228    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[42]
    SLICE_X8Y23          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.821    -0.933    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X8Y23          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]/C
                         clock pessimism              0.432    -0.501    
                         clock uncertainty            0.227    -0.274    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.011    -0.263    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.554    -0.534    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X8Y23          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[37]/Q
                         net (fo=1, routed)           0.166    -0.204    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg_n_0_[37]
    SLICE_X8Y22          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.823    -0.931    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X8Y22          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[13]/C
                         clock pessimism              0.412    -0.519    
                         clock uncertainty            0.227    -0.292    
    SLICE_X8Y22          FDRE (Hold_fdre_C_D)         0.052    -0.240    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[13]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.036    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_reciever_clk_wiz_0_0
  To Clock:  clk_out1_reciever_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       19.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.676ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[0])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[0]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][0]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.227    38.964    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    37.564    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.564    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.676    

Slack (MET) :             19.676ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[10])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[10]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][10]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.227    38.964    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    37.564    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.564    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.676    

Slack (MET) :             19.676ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[11])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[11]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][11]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.227    38.964    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    37.564    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.564    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.676    

Slack (MET) :             19.676ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[12])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[12]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][12]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.227    38.964    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    37.564    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.564    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.676    

Slack (MET) :             19.676ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[13])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[13]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][13]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.227    38.964    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    37.564    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.564    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.676    

Slack (MET) :             19.676ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[14])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[14]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][14]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.227    38.964    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    37.564    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.564    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.676    

Slack (MET) :             19.676ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[15])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[15]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][15]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.227    38.964    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    37.564    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.564    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.676    

Slack (MET) :             19.676ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[16])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[16]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][16]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.227    38.964    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    37.564    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.564    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.676    

Slack (MET) :             19.676ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[17])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[17]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][17]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.227    38.964    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    37.564    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.564    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.676    

Slack (MET) :             19.676ns  (required time - arrival time)
  Source:                 reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@40.693ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.398ns  (logic 15.040ns (77.534%)  route 4.358ns (22.466%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 38.658 - 40.693 ) 
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.607    -1.509    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/aclk
    RAMB18_X0Y4          RAMB18E1                                     r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.945 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.use_bram_mult.mult_pi2_u/NON_ZERO_LAT.RTL_ROM.L1.D_reg/DOPADOP[0]
                         net (fo=2, routed)           1.291     2.236    reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[16]_P[41])
                                                      3.656     5.892 r  reciever_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=2, routed)           1.349     7.241    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/s_axis_b_tdata[17]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      5.396    12.637 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.639    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/pcout[0,0][47]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.157 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/P[21]
                         net (fo=2, routed)           1.714    15.871    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/P[38]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[18])
                                                      2.016    17.887 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[18]
                         net (fo=1, routed)           0.002    17.889    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/pcout[0,0][18]
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                     40.693    40.693 r  
    R2                                                0.000    40.693 r  clk (IN)
                         net (fo=0)                   0.000    40.693    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    41.508 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.669    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.452 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.033    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.124 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         1.534    38.658    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/aclk
    DSP48_X0Y13          DSP48E1                                      r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.533    39.191    
                         clock uncertainty           -0.227    38.964    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    37.564    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         37.564    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                 19.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.583    -0.505    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X2Y26          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  reciever_i/axis_i2s2_0/inst/tx_data_l_reg[1]/Q
                         net (fo=1, routed)           0.135    -0.206    reciever_i/axis_i2s2_0/inst/tx_data_l_reg_n_0_[1]
    SLICE_X3Y26          LUT3 (Prop_lut3_I0_O)        0.045    -0.161 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    reciever_i/axis_i2s2_0/inst/p_1_in[1]
    SLICE_X3Y26          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.851    -0.903    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X3Y26          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[1]/C
                         clock pessimism              0.411    -0.492    
                         clock uncertainty            0.227    -0.265    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.091    -0.174    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[1]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/d1.dout_i_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.865%)  route 0.173ns (55.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.553    -0.535    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/aclk
    SLICE_X11Y24         FDRE                                         r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/d1.dout_i_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/d1.dout_i_reg[41]/Q
                         net (fo=1, routed)           0.173    -0.221    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[40]
    SLICE_X10Y24         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.820    -0.934    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X10Y24         FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]/C
                         clock pessimism              0.412    -0.522    
                         clock uncertainty            0.227    -0.295    
    SLICE_X10Y24         FDRE (Hold_fdre_C_D)         0.059    -0.236    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[40]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.580    -0.508    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y25          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[21]/Q
                         net (fo=1, routed)           0.173    -0.195    reciever_i/axis_i2s2_0/inst/tx_data_l_shift[21]
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.042    -0.153 r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    reciever_i/axis_i2s2_0/inst/p_1_in[22]
    SLICE_X4Y25          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.848    -0.906    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y25          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]/C
                         clock pessimism              0.398    -0.508    
                         clock uncertainty            0.227    -0.281    
    SLICE_X4Y25          FDRE (Hold_fdre_C_D)         0.107    -0.174    reciever_i/axis_i2s2_0/inst/tx_data_l_shift_reg[22]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.557    -0.531    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X12Y20         FDRE                                         r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[7]/Q
                         net (fo=1, routed)           0.166    -0.201    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data[7]
    SLICE_X12Y21         FDRE                                         r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.824    -0.930    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X12Y21         FDRE                                         r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[7]/C
                         clock pessimism              0.412    -0.518    
                         clock uncertainty            0.227    -0.291    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.063    -0.228    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.565%)  route 0.167ns (50.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.557    -0.531    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X8Y29          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[29]/Q
                         net (fo=1, routed)           0.167    -0.200    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg_n_0_[29]
    SLICE_X8Y27          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.823    -0.931    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X8Y27          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[5]/C
                         clock pessimism              0.412    -0.519    
                         clock uncertainty            0.227    -0.292    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.064    -0.228    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.565%)  route 0.167ns (50.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.557    -0.531    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X8Y29          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[28]/Q
                         net (fo=1, routed)           0.167    -0.200    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg_n_0_[28]
    SLICE_X8Y27          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.823    -0.931    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X8Y27          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[4]/C
                         clock pessimism              0.412    -0.519    
                         clock uncertainty            0.227    -0.292    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.064    -0.228    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 reciever_i/axis_i2s2_0/inst/tx_data_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.389%)  route 0.198ns (51.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.581    -0.507    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X4Y23          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  reciever_i/axis_i2s2_0/inst/tx_data_r_reg[17]/Q
                         net (fo=1, routed)           0.198    -0.168    reciever_i/axis_i2s2_0/inst/tx_data_r_reg_n_0_[17]
    SLICE_X3Y23          LUT3 (Prop_lut3_I0_O)        0.045    -0.123 r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    reciever_i/axis_i2s2_0/inst/tx_data_r_shift[17]_i_1_n_0
    SLICE_X3Y23          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.851    -0.903    reciever_i/axis_i2s2_0/inst/axis_clk
    SLICE_X3Y23          FDRE                                         r  reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[17]/C
                         clock pessimism              0.432    -0.471    
                         clock uncertainty            0.227    -0.244    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.092    -0.152    reciever_i/axis_i2s2_0/inst/tx_data_r_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.195%)  route 0.175ns (57.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.556    -0.532    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X11Y21         FDRE                                         r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.128    -0.404 r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[6]/Q
                         net (fo=1, routed)           0.175    -0.229    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data[6]
    SLICE_X12Y21         FDRE                                         r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.824    -0.930    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X12Y21         FDRE                                         r  reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[6]/C
                         clock pessimism              0.432    -0.498    
                         clock uncertainty            0.227    -0.271    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.010    -0.261    reciever_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/d1.dout_i_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.669%)  route 0.179ns (58.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.553    -0.535    reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/aclk
    SLICE_X11Y24         FDRE                                         r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/d1.dout_i_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.407 r  reciever_i/cmpy_0/U0/i_synth/i_synth/three_mult_structure.use_dsp.i_dsp/mult3_preadder_d_minus_a.mult3/use_fabric_adder.delay_lower_bits/d1.dout_i_reg[43]/Q
                         net (fo=1, routed)           0.179    -0.228    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[42]
    SLICE_X8Y23          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.821    -0.933    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X8Y23          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]/C
                         clock pessimism              0.432    -0.501    
                         clock uncertainty            0.227    -0.274    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.011    -0.263    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_reciever_clk_wiz_0_0_1  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_reciever_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_reciever_clk_wiz_0_0_1 rise@0.000ns - clk_out1_reciever_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_reciever_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.554    -0.534    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X8Y23          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[37]/Q
                         net (fo=1, routed)           0.166    -0.204    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg_n_0_[37]
    SLICE_X8Y22          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_reciever_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reciever_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  reciever_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    reciever_i/clk_wiz_0/inst/clk_in1_reciever_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  reciever_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    reciever_i/clk_wiz_0/inst/clk_out1_reciever_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  reciever_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=544, routed)         0.823    -0.931    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X8Y22          FDRE                                         r  reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[13]/C
                         clock pessimism              0.412    -0.519    
                         clock uncertainty            0.227    -0.292    
    SLICE_X8Y22          FDRE (Hold_fdre_C_D)         0.052    -0.240    reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[13]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.036    





