#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5586fdb680 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 7;
 .timescale -9 -12;
v0x55870245e0_0 .var "CLK", 0 0;
v0x55870246a0_0 .var "Reset_L", 0 0;
v0x5587024760_0 .net "currentPC", 63 0, v0x55870233a0_0;  1 drivers
v0x5587024800_0 .net "dMemOut", 63 0, v0x5587020820_0;  1 drivers
v0x55870248f0_0 .var "passed", 7 0;
v0x5587024a00_0 .var "startPC", 63 0;
v0x5587024ac0_0 .var "watchdog", 15 0;
E_0x5586f86e80 .event edge, v0x5587024ac0_0;
S_0x5586f89ce0 .scope task, "allPassed" "allPassed" 2 26, 2 26 0, S_0x5586fdb680;
 .timescale -9 -12;
v0x5586ffc530_0 .var "numTests", 7 0;
v0x5586ff3870_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v0x5586ff3870_0;
    %load/vec4 v0x5586ffc530_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 30 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Some tests failed: %d of %d passed", v0x5586ff3870_0, v0x5586ffc530_0 {0 0 0};
T_0.1 ;
    %end;
S_0x558701d970 .scope task, "passTest" "passTest" 2 17, 2 17 0, S_0x5586fdb680;
 .timescale -9 -12;
v0x558701db60_0 .var "actualOut", 63 0;
v0x558701dc40_0 .var "expectedOut", 63 0;
v0x558701dd20_0 .var "passed", 7 0;
v0x558701dde0_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v0x558701db60_0;
    %load/vec4 v0x558701dc40_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 22 "$display", "%s passed", v0x558701dde0_0 {0 0 0};
    %load/vec4 v0x558701dd20_0;
    %addi 1, 0, 8;
    %store/vec4 v0x558701dd20_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 23 "$display", "%s failed: 0x%x should be 0x%x", v0x558701dde0_0, v0x558701db60_0, v0x558701dc40_0 {0 0 0};
T_1.3 ;
    %end;
S_0x558701dec0 .scope module, "uut" "singlecycle" 2 46, 3 1 0, S_0x5586fdb680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl"
    .port_info 1 /INPUT 64 "startpc"
    .port_info 2 /OUTPUT 64 "currentpc"
    .port_info 3 /OUTPUT 64 "dmemout"
    .port_info 4 /INPUT 1 "CLK"
v0x5587022d10_0 .net "CLK", 0 0, v0x55870245e0_0;  1 drivers
v0x5587022e00_0 .net *"_s5", 4 0, L_0x5587024dd0;  1 drivers
v0x5587022ee0_0 .net *"_s7", 4 0, L_0x5587024e70;  1 drivers
v0x5587022fa0_0 .net "aluctrl", 3 0, v0x558701eec0_0;  1 drivers
v0x55870230b0_0 .net "aluout", 63 0, v0x558701e710_0;  1 drivers
v0x5587023210_0 .net "alusrc", 0 0, v0x558701efa0_0;  1 drivers
v0x55870232b0_0 .net "branch", 0 0, v0x558701f040_0;  1 drivers
v0x55870233a0_0 .var "currentpc", 63 0;
v0x5587023490_0 .net "dmemout", 63 0, v0x5587020820_0;  alias, 1 drivers
v0x5587023550_0 .net "extimm", 63 0, v0x55870229e0_0;  1 drivers
v0x55870235f0_0 .net "instruction", 31 0, v0x558701fcc0_0;  1 drivers
v0x55870236b0_0 .net "mem2reg", 0 0, v0x558701f110_0;  1 drivers
v0x5587023750_0 .net "memread", 0 0, v0x558701f1d0_0;  1 drivers
v0x5587023840_0 .net "memwrite", 0 0, v0x558701f2e0_0;  1 drivers
v0x5587023930_0 .net "nextpc", 63 0, v0x5587021250_0;  1 drivers
v0x55870239d0_0 .net "opcode", 10 0, L_0x55870250d0;  1 drivers
v0x5587023a70_0 .net "rd", 4 0, L_0x5587024b80;  1 drivers
v0x5587023c20_0 .net "reg2loc", 0 0, v0x558701f480_0;  1 drivers
v0x5587023cc0_0 .net "regoutA", 63 0, v0x5587021a00_0;  1 drivers
v0x5587023db0_0 .net "regoutB", 63 0, v0x5587021b10_0;  1 drivers
v0x5587023ea0_0 .net "regwrite", 0 0, v0x558701f540_0;  1 drivers
v0x5587023f90_0 .net "resetl", 0 0, v0x55870246a0_0;  1 drivers
v0x5587024030_0 .net "rm", 4 0, L_0x5587024ce0;  1 drivers
v0x55870240f0_0 .net "rn", 4 0, L_0x5587024f40;  1 drivers
v0x5587024190_0 .net "signop", 2 0, v0x558701f600_0;  1 drivers
v0x5587024280_0 .net "startpc", 63 0, v0x5587024a00_0;  1 drivers
v0x5587024360_0 .net "uncond_branch", 0 0, v0x558701f6e0_0;  1 drivers
v0x5587024450_0 .net "zero", 0 0, L_0x5587025430;  1 drivers
L_0x5587024b80 .part v0x558701fcc0_0, 0, 5;
L_0x5587024ce0 .part v0x558701fcc0_0, 5, 5;
L_0x5587024dd0 .part v0x558701fcc0_0, 0, 5;
L_0x5587024e70 .part v0x558701fcc0_0, 16, 5;
L_0x5587024f40 .functor MUXZ 5, L_0x5587024e70, L_0x5587024dd0, v0x558701f480_0, C4<>;
L_0x55870250d0 .part v0x558701fcc0_0, 21, 11;
L_0x55870256d0 .functor MUXZ 64, v0x5587021b10_0, v0x55870229e0_0, v0x558701efa0_0, C4<>;
L_0x55870257c0 .functor MUXZ 64, v0x558701e710_0, v0x5587020820_0, v0x558701f110_0, C4<>;
L_0x5587025900 .part v0x558701fcc0_0, 0, 26;
S_0x558701e110 .scope module, "alu" "ALU" 3 82, 4 10 0, S_0x558701dec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusW"
    .port_info 1 /INPUT 64 "BusA"
    .port_info 2 /INPUT 64 "BusB"
    .port_info 3 /INPUT 4 "ALUCtrl"
    .port_info 4 /OUTPUT 1 "Zero"
P_0x558701e2e0 .param/l "n" 0 4 12, +C4<00000000000000000000000001000000>;
v0x558701e440_0 .net "ALUCtrl", 3 0, v0x558701eec0_0;  alias, 1 drivers
v0x558701e540_0 .net "BusA", 63 0, v0x5587021a00_0;  alias, 1 drivers
v0x558701e620_0 .net "BusB", 63 0, L_0x55870256d0;  1 drivers
v0x558701e710_0 .var "BusW", 63 0;
v0x558701e7f0_0 .net "Zero", 0 0, L_0x5587025430;  alias, 1 drivers
v0x558701e900_0 .net *"_s1", 0 0, L_0x5587025200;  1 drivers
L_0x7f83b70018 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x558701e9c0_0 .net/2s *"_s2", 1 0, L_0x7f83b70018;  1 drivers
L_0x7f83b70060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558701eaa0_0 .net/2s *"_s4", 1 0, L_0x7f83b70060;  1 drivers
v0x558701eb80_0 .net *"_s6", 1 0, L_0x55870252a0;  1 drivers
E_0x5586f86b00 .event edge, v0x558701e620_0, v0x558701e540_0, v0x558701e440_0;
L_0x5587025200 .reduce/nor v0x558701e710_0;
L_0x55870252a0 .functor MUXZ 2, L_0x7f83b70060, L_0x7f83b70018, L_0x5587025200, C4<>;
L_0x5587025430 .delay 1 (1000,1000,1000) L_0x5587025430/d;
L_0x5587025430/d .part L_0x55870252a0, 0, 1;
S_0x558701ed00 .scope module, "control" "control" 3 64, 5 17 0, S_0x558701dec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc"
    .port_info 1 /OUTPUT 1 "alusrc"
    .port_info 2 /OUTPUT 1 "mem2reg"
    .port_info 3 /OUTPUT 1 "regwrite"
    .port_info 4 /OUTPUT 1 "memread"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "branch"
    .port_info 7 /OUTPUT 1 "uncond_branch"
    .port_info 8 /OUTPUT 4 "aluop"
    .port_info 9 /OUTPUT 3 "signop"
    .port_info 10 /INPUT 11 "opcode"
v0x558701eec0_0 .var "aluop", 3 0;
v0x558701efa0_0 .var "alusrc", 0 0;
v0x558701f040_0 .var "branch", 0 0;
v0x558701f110_0 .var "mem2reg", 0 0;
v0x558701f1d0_0 .var "memread", 0 0;
v0x558701f2e0_0 .var "memwrite", 0 0;
v0x558701f3a0_0 .net "opcode", 10 0, L_0x55870250d0;  alias, 1 drivers
v0x558701f480_0 .var "reg2loc", 0 0;
v0x558701f540_0 .var "regwrite", 0 0;
v0x558701f600_0 .var "signop", 2 0;
v0x558701f6e0_0 .var "uncond_branch", 0 0;
E_0x5586f86c40 .event edge, v0x558701f3a0_0;
S_0x558701f900 .scope module, "imem" "InstructionMemory" 3 59, 6 8 0, S_0x558701dec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data"
    .port_info 1 /INPUT 64 "Address"
P_0x5586ffd2c0 .param/l "MemSize" 0 6 10, +C4<00000000000000000000000000101000>;
P_0x5586ffd300 .param/l "T_rd" 0 6 9, +C4<00000000000000000000000000010100>;
v0x558701fbc0_0 .net "Address", 63 0, v0x55870233a0_0;  alias, 1 drivers
v0x558701fcc0_0 .var "Data", 31 0;
E_0x5586f86f90 .event edge, v0x558701fbc0_0;
S_0x558701fe00 .scope module, "mem" "DataMemory" 3 99, 7 5 0, S_0x558701dec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData"
    .port_info 1 /INPUT 64 "Address"
    .port_info 2 /INPUT 64 "WriteData"
    .port_info 3 /INPUT 1 "MemoryRead"
    .port_info 4 /INPUT 1 "MemoryWrite"
    .port_info 5 /INPUT 1 "Clock"
v0x55870204a0_0 .net "Address", 63 0, v0x558701e710_0;  alias, 1 drivers
v0x55870205b0_0 .net "Clock", 0 0, v0x55870245e0_0;  alias, 1 drivers
v0x5587020650_0 .net "MemoryRead", 0 0, v0x558701f1d0_0;  alias, 1 drivers
v0x5587020750_0 .net "MemoryWrite", 0 0, v0x558701f2e0_0;  alias, 1 drivers
v0x5587020820_0 .var "ReadData", 63 0;
v0x5587020910_0 .net "WriteData", 63 0, v0x5587021b10_0;  alias, 1 drivers
v0x55870209d0 .array "memBank", 0 1023, 7 0;
E_0x5587020070 .event posedge, v0x55870205b0_0;
S_0x55870200d0 .scope task, "initset" "initset" 7 16, 7 16 0, S_0x558701fe00;
 .timescale -9 -12;
v0x55870202c0_0 .var "addr", 63 0;
v0x55870203c0_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.mem.initset ;
    %load/vec4 v0x55870203c0_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0x55870202c0_0;
    %store/vec4a v0x55870209d0, 4, 0;
    %load/vec4 v0x55870203c0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x55870202c0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55870209d0, 4, 0;
    %load/vec4 v0x55870203c0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x55870202c0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55870209d0, 4, 0;
    %load/vec4 v0x55870203c0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x55870202c0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55870209d0, 4, 0;
    %load/vec4 v0x55870203c0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55870202c0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55870209d0, 4, 0;
    %load/vec4 v0x55870203c0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55870202c0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55870209d0, 4, 0;
    %load/vec4 v0x55870203c0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55870202c0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55870209d0, 4, 0;
    %load/vec4 v0x55870203c0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55870202c0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55870209d0, 4, 0;
    %end;
S_0x5587020b90 .scope module, "pcLogic" "NextPCLogic" 3 90, 8 3 0, S_0x558701dec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC"
    .port_info 1 /INPUT 64 "CurrentPC"
    .port_info 2 /INPUT 64 "SignExtImm64"
    .port_info 3 /INPUT 1 "Branch"
    .port_info 4 /INPUT 1 "ALUZero"
    .port_info 5 /INPUT 1 "Uncondbranch"
v0x5587020ef0_0 .var "ALUResult", 63 0;
v0x5587020ff0_0 .net "ALUZero", 0 0, L_0x5587025430;  alias, 1 drivers
v0x55870210b0_0 .net "Branch", 0 0, v0x558701f040_0;  alias, 1 drivers
v0x5587021180_0 .net "CurrentPC", 63 0, v0x55870233a0_0;  alias, 1 drivers
v0x5587021250_0 .var "NextPC", 63 0;
v0x5587021340_0 .var "PCPlusFour", 63 0;
v0x55870213e0_0 .net "SignExtImm64", 63 0, v0x55870229e0_0;  alias, 1 drivers
v0x55870214c0_0 .net "Uncondbranch", 0 0, v0x558701f6e0_0;  alias, 1 drivers
E_0x5587020e50/0 .event edge, v0x558701fbc0_0, v0x55870213e0_0, v0x558701f6e0_0, v0x558701f040_0;
E_0x5587020e50/1 .event edge, v0x558701e7f0_0, v0x5587020ef0_0, v0x5587021340_0;
E_0x5587020e50 .event/or E_0x5587020e50/0, E_0x5587020e50/1;
S_0x5587021640 .scope module, "regs" "RegisterFile" 3 108, 9 3 0, S_0x558701dec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA"
    .port_info 1 /OUTPUT 64 "BusB"
    .port_info 2 /INPUT 64 "BusW"
    .port_info 3 /INPUT 5 "RA"
    .port_info 4 /INPUT 5 "RB"
    .port_info 5 /INPUT 5 "RW"
    .port_info 6 /INPUT 1 "RegWr"
    .port_info 7 /INPUT 1 "Clk"
v0x5587021a00_0 .var "BusA", 63 0;
v0x5587021b10_0 .var "BusB", 63 0;
v0x5587021be0_0 .net "BusW", 63 0, L_0x55870257c0;  1 drivers
v0x5587021cb0_0 .net "Clk", 0 0, v0x55870245e0_0;  alias, 1 drivers
v0x5587021d80_0 .net "RA", 4 0, L_0x5587024ce0;  alias, 1 drivers
v0x5587021e90_0 .net "RB", 4 0, L_0x5587024f40;  alias, 1 drivers
v0x5587021f70_0 .net "RW", 4 0, L_0x5587024b80;  alias, 1 drivers
v0x5587022050_0 .net "RegWr", 0 0, v0x558701f540_0;  alias, 1 drivers
v0x55870220f0_0 .var/i "i", 31 0;
v0x55870221b0 .array "registers", 0 31, 63 0;
E_0x5587000810 .event negedge, v0x55870205b0_0;
v0x55870221b0_0 .array/port v0x55870221b0, 0;
v0x55870221b0_1 .array/port v0x55870221b0, 1;
v0x55870221b0_2 .array/port v0x55870221b0, 2;
E_0x55870218a0/0 .event edge, v0x5587021d80_0, v0x55870221b0_0, v0x55870221b0_1, v0x55870221b0_2;
v0x55870221b0_3 .array/port v0x55870221b0, 3;
v0x55870221b0_4 .array/port v0x55870221b0, 4;
v0x55870221b0_5 .array/port v0x55870221b0, 5;
v0x55870221b0_6 .array/port v0x55870221b0, 6;
E_0x55870218a0/1 .event edge, v0x55870221b0_3, v0x55870221b0_4, v0x55870221b0_5, v0x55870221b0_6;
v0x55870221b0_7 .array/port v0x55870221b0, 7;
v0x55870221b0_8 .array/port v0x55870221b0, 8;
v0x55870221b0_9 .array/port v0x55870221b0, 9;
v0x55870221b0_10 .array/port v0x55870221b0, 10;
E_0x55870218a0/2 .event edge, v0x55870221b0_7, v0x55870221b0_8, v0x55870221b0_9, v0x55870221b0_10;
v0x55870221b0_11 .array/port v0x55870221b0, 11;
v0x55870221b0_12 .array/port v0x55870221b0, 12;
v0x55870221b0_13 .array/port v0x55870221b0, 13;
v0x55870221b0_14 .array/port v0x55870221b0, 14;
E_0x55870218a0/3 .event edge, v0x55870221b0_11, v0x55870221b0_12, v0x55870221b0_13, v0x55870221b0_14;
v0x55870221b0_15 .array/port v0x55870221b0, 15;
v0x55870221b0_16 .array/port v0x55870221b0, 16;
v0x55870221b0_17 .array/port v0x55870221b0, 17;
v0x55870221b0_18 .array/port v0x55870221b0, 18;
E_0x55870218a0/4 .event edge, v0x55870221b0_15, v0x55870221b0_16, v0x55870221b0_17, v0x55870221b0_18;
v0x55870221b0_19 .array/port v0x55870221b0, 19;
v0x55870221b0_20 .array/port v0x55870221b0, 20;
v0x55870221b0_21 .array/port v0x55870221b0, 21;
v0x55870221b0_22 .array/port v0x55870221b0, 22;
E_0x55870218a0/5 .event edge, v0x55870221b0_19, v0x55870221b0_20, v0x55870221b0_21, v0x55870221b0_22;
v0x55870221b0_23 .array/port v0x55870221b0, 23;
v0x55870221b0_24 .array/port v0x55870221b0, 24;
v0x55870221b0_25 .array/port v0x55870221b0, 25;
v0x55870221b0_26 .array/port v0x55870221b0, 26;
E_0x55870218a0/6 .event edge, v0x55870221b0_23, v0x55870221b0_24, v0x55870221b0_25, v0x55870221b0_26;
v0x55870221b0_27 .array/port v0x55870221b0, 27;
v0x55870221b0_28 .array/port v0x55870221b0, 28;
v0x55870221b0_29 .array/port v0x55870221b0, 29;
v0x55870221b0_30 .array/port v0x55870221b0, 30;
E_0x55870218a0/7 .event edge, v0x55870221b0_27, v0x55870221b0_28, v0x55870221b0_29, v0x55870221b0_30;
v0x55870221b0_31 .array/port v0x55870221b0, 31;
E_0x55870218a0/8 .event edge, v0x55870221b0_31, v0x5587021e90_0;
E_0x55870218a0 .event/or E_0x55870218a0/0, E_0x55870218a0/1, E_0x55870218a0/2, E_0x55870218a0/3, E_0x55870218a0/4, E_0x55870218a0/5, E_0x55870218a0/6, E_0x55870218a0/7, E_0x55870218a0/8;
S_0x5587022770 .scope module, "signext" "SignExtender" 3 119, 10 8 0, S_0x558701dec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm"
    .port_info 1 /INPUT 26 "Imm26"
    .port_info 2 /INPUT 3 "Ctrl"
v0x55870229e0_0 .var "BusImm", 63 0;
v0x5587022af0_0 .net "Ctrl", 2 0, v0x558701f600_0;  alias, 1 drivers
v0x5587022bc0_0 .net "Imm26", 25 0, L_0x5587025900;  1 drivers
E_0x5587022960 .event edge, v0x558701f600_0, v0x5587022bc0_0;
    .scope S_0x558701f900;
T_3 ;
    %wait E_0x5586f86f90;
    %delay 4000, 0;
    %load/vec4 v0x558701fbc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 64;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 64;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 64;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 64;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 64;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 64;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 64;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 64;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 64;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 64;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 64;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 64;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x558701fcc0_0, 0, 32;
    %jmp T_3.23;
T_3.0 ;
    %pushi/vec4 4164944873, 0, 32;
    %store/vec4 v0x558701fcc0_0, 0, 32;
    %jmp T_3.23;
T_3.1 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v0x558701fcc0_0, 0, 32;
    %jmp T_3.23;
T_3.2 ;
    %pushi/vec4 4165010411, 0, 32;
    %store/vec4 v0x558701fcc0_0, 0, 32;
    %jmp T_3.23;
T_3.3 ;
    %pushi/vec4 4165043180, 0, 32;
    %store/vec4 v0x558701fcc0_0, 0, 32;
    %jmp T_3.23;
T_3.4 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x558701fcc0_0, 0, 32;
    %jmp T_3.23;
T_3.5 ;
    %pushi/vec4 2852847946, 0, 32;
    %store/vec4 v0x558701fcc0_0, 0, 32;
    %jmp T_3.23;
T_3.6 ;
    %pushi/vec4 2315911564, 0, 32;
    %store/vec4 v0x558701fcc0_0, 0, 32;
    %jmp T_3.23;
T_3.7 ;
    %pushi/vec4 3019899020, 0, 32;
    %store/vec4 v0x558701fcc0_0, 0, 32;
    %jmp T_3.23;
T_3.8 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v0x558701fcc0_0, 0, 32;
    %jmp T_3.23;
T_3.9 ;
    %pushi/vec4 3406365068, 0, 32;
    %store/vec4 v0x558701fcc0_0, 0, 32;
    %jmp T_3.23;
T_3.10 ;
    %pushi/vec4 402653181, 0, 32;
    %store/vec4 v0x558701fcc0_0, 0, 32;
    %jmp T_3.23;
T_3.11 ;
    %pushi/vec4 4160881645, 0, 32;
    %store/vec4 v0x558701fcc0_0, 0, 32;
    %jmp T_3.23;
T_3.12 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x558701fcc0_0, 0, 32;
    %jmp T_3.23;
T_3.13 ;
    %pushi/vec4 3538044553, 0, 32;
    %store/vec4 v0x558701fcc0_0, 0, 32;
    %jmp T_3.23;
T_3.14 ;
    %pushi/vec4 3536506634, 0, 32;
    %store/vec4 v0x558701fcc0_0, 0, 32;
    %jmp T_3.23;
T_3.15 ;
    %pushi/vec4 2852782377, 0, 32;
    %store/vec4 v0x558701fcc0_0, 0, 32;
    %jmp T_3.23;
T_3.16 ;
    %pushi/vec4 3534968714, 0, 32;
    %store/vec4 v0x558701fcc0_0, 0, 32;
    %jmp T_3.23;
T_3.17 ;
    %pushi/vec4 2852782377, 0, 32;
    %store/vec4 v0x558701fcc0_0, 0, 32;
    %jmp T_3.23;
T_3.18 ;
    %pushi/vec4 3533430282, 0, 32;
    %store/vec4 v0x558701fcc0_0, 0, 32;
    %jmp T_3.23;
T_3.19 ;
    %pushi/vec4 2852782377, 0, 32;
    %store/vec4 v0x558701fcc0_0, 0, 32;
    %jmp T_3.23;
T_3.20 ;
    %pushi/vec4 4160865257, 0, 32;
    %store/vec4 v0x558701fcc0_0, 0, 32;
    %jmp T_3.23;
T_3.21 ;
    %pushi/vec4 4165059561, 0, 32;
    %store/vec4 v0x558701fcc0_0, 0, 32;
    %jmp T_3.23;
T_3.23 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x558701ed00;
T_4 ;
    %wait E_0x5586f86c40;
    %load/vec4 v0x558701f3a0_0;
    %dup/vec4;
    %pushi/vec4 450, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 448, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 416, 1039, 11;
    %cmp/z;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 160, 1055, 11;
    %cmp/z;
    %jmp/1 T_4.9, 4;
    %dup/vec4;
    %pushi/vec4 1684, 3, 11;
    %cmp/z;
    %jmp/1 T_4.10, 4;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x558701f480_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x558701efa0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x558701f110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f6e0_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x558701eec0_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x558701f600_0, 0;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x558701f480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558701efa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558701f110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558701f540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558701f1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f6e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x558701eec0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x558701f600_0, 0;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558701f480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558701efa0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x558701f110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558701f2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f6e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x558701eec0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x558701f600_0, 0;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701efa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558701f540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f6e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x558701eec0_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x558701f600_0, 0;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558701efa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558701f540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f6e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x558701eec0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x558701f600_0, 0;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701efa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558701f540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f6e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x558701eec0_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x558701f600_0, 0;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558701efa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558701f540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f6e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x558701eec0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x558701f600_0, 0;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701efa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558701f540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f6e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x558701eec0_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x558701f600_0, 0;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701efa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558701f540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f6e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x558701eec0_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x558701f600_0, 0;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558701f480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701efa0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x558701f110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558701f040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f6e0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x558701eec0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x558701f600_0, 0;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x558701f480_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x558701efa0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x558701f110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558701f6e0_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x558701eec0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x558701f600_0, 0;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x558701f480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558701efa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558701f540_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x558701f1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558701f6e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x558701f3a0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x558701eec0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x558701f600_0, 0;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x558701e110;
T_5 ;
    %wait E_0x5586f86b00;
    %load/vec4 v0x558701e440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/z;
    %jmp/1 T_5.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/z;
    %jmp/1 T_5.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/z;
    %jmp/1 T_5.2, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/z;
    %jmp/1 T_5.3, 4;
    %dup/vec4;
    %pushi/vec4 8, 6, 4;
    %cmp/z;
    %jmp/1 T_5.4, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/z;
    %jmp/1 T_5.5, 4;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x558701e540_0;
    %load/vec4 v0x558701e620_0;
    %and;
    %assign/vec4 v0x558701e710_0, 20000;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0x558701e540_0;
    %load/vec4 v0x558701e620_0;
    %or;
    %assign/vec4 v0x558701e710_0, 20000;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x558701e540_0;
    %load/vec4 v0x558701e620_0;
    %add;
    %assign/vec4 v0x558701e710_0, 20000;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x558701e540_0;
    %load/vec4 v0x558701e620_0;
    %sub;
    %assign/vec4 v0x558701e710_0, 20000;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x558701e620_0;
    %load/vec4 v0x558701e440_0;
    %parti/s 2, 1, 2;
    %pad/u 32;
    %muli 16, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x558701e710_0, 20000;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x558701e620_0;
    %assign/vec4 v0x558701e710_0, 20000;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5587020b90;
T_6 ;
    %wait E_0x5587020e50;
    %load/vec4 v0x5587021180_0;
    %addi 4, 0, 64;
    %assign/vec4 v0x5587021340_0, 1000;
    %load/vec4 v0x5587021180_0;
    %load/vec4 v0x55870213e0_0;
    %add;
    %assign/vec4 v0x5587020ef0_0, 2000;
    %load/vec4 v0x55870214c0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55870210b0_0;
    %load/vec4 v0x5587020ff0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.0, 9;
    %load/vec4 v0x5587020ef0_0;
    %assign/vec4 v0x5587021250_0, 1000;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5587021340_0;
    %assign/vec4 v0x5587021250_0, 1000;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x558701fe00;
T_7 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55870202c0_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x55870203c0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.mem.initset, S_0x55870200d0;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x55870202c0_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x55870203c0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.mem.initset, S_0x55870200d0;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x55870202c0_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x55870203c0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.mem.initset, S_0x55870200d0;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x55870202c0_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0x55870203c0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.mem.initset, S_0x55870200d0;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x55870202c0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55870203c0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.mem.initset, S_0x55870200d0;
    %join;
    %end;
    .thread T_7;
    .scope S_0x558701fe00;
T_8 ;
    %wait E_0x5587020070;
    %load/vec4 v0x5587020650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %ix/getv 4, v0x55870204a0_0;
    %load/vec4a v0x55870209d0, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5587020820_0, 4, 5;
    %load/vec4 v0x55870204a0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55870209d0, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5587020820_0, 4, 5;
    %load/vec4 v0x55870204a0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55870209d0, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5587020820_0, 4, 5;
    %load/vec4 v0x55870204a0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55870209d0, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5587020820_0, 4, 5;
    %load/vec4 v0x55870204a0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55870209d0, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5587020820_0, 4, 5;
    %load/vec4 v0x55870204a0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55870209d0, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5587020820_0, 4, 5;
    %load/vec4 v0x55870204a0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55870209d0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5587020820_0, 4, 5;
    %load/vec4 v0x55870204a0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55870209d0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5587020820_0, 4, 5;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x558701fe00;
T_9 ;
    %wait E_0x5587020070;
    %load/vec4 v0x5587020750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5587020910_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x55870204a0_0;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x55870209d0, 0, 4;
    %load/vec4 v0x5587020910_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x55870204a0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x55870209d0, 0, 4;
    %load/vec4 v0x5587020910_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x55870204a0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x55870209d0, 0, 4;
    %load/vec4 v0x5587020910_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x55870204a0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x55870209d0, 0, 4;
    %load/vec4 v0x5587020910_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55870204a0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x55870209d0, 0, 4;
    %load/vec4 v0x5587020910_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55870204a0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x55870209d0, 0, 4;
    %load/vec4 v0x5587020910_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55870204a0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x55870209d0, 0, 4;
    %load/vec4 v0x5587020910_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55870204a0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x55870209d0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5587021640;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55870220f0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x55870220f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x55870220f0_0;
    %store/vec4a v0x55870221b0, 4, 0;
    %load/vec4 v0x55870220f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55870220f0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x5587021640;
T_11 ;
    %wait E_0x55870218a0;
    %load/vec4 v0x5587021d80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55870221b0, 4;
    %assign/vec4 v0x5587021a00_0, 2000;
    %load/vec4 v0x5587021e90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55870221b0, 4;
    %assign/vec4 v0x5587021b10_0, 2000;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5587021640;
T_12 ;
    %wait E_0x5587000810;
    %load/vec4 v0x5587022050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5587021be0_0;
    %load/vec4 v0x5587021f70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55870221b0, 0, 4;
T_12.0 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55870221b0, 0, 4;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5587022770;
T_13 ;
    %wait E_0x5587022960;
    %load/vec4 v0x5587022af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %jmp T_13.5;
T_13.0 ;
    %pushi/vec4 0, 0, 52;
    %load/vec4 v0x5587022bc0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55870229e0_0, 0, 64;
    %jmp T_13.5;
T_13.1 ;
    %load/vec4 v0x5587022bc0_0;
    %parti/s 1, 20, 6;
    %replicate 55;
    %load/vec4 v0x5587022bc0_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55870229e0_0, 0, 64;
    %jmp T_13.5;
T_13.2 ;
    %load/vec4 v0x5587022bc0_0;
    %parti/s 1, 25, 6;
    %replicate 36;
    %load/vec4 v0x5587022bc0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55870229e0_0, 0, 64;
    %jmp T_13.5;
T_13.3 ;
    %load/vec4 v0x5587022bc0_0;
    %parti/s 1, 23, 6;
    %replicate 43;
    %load/vec4 v0x5587022bc0_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55870229e0_0, 0, 64;
    %jmp T_13.5;
T_13.4 ;
    %pushi/vec4 0, 0, 48;
    %load/vec4 v0x5587022bc0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55870229e0_0, 0, 64;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x558701dec0;
T_14 ;
    %wait E_0x5587000810;
    %load/vec4 v0x5587023f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5587023930_0;
    %assign/vec4 v0x55870233a0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5587024280_0;
    %assign/vec4 v0x55870233a0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5586fdb680;
T_15 ;
    %vpi_call 2 11 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x5586fdb680;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55870246a0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5587024a00_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55870248f0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5587024ac0_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55870246a0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5587024a00_0, 0, 64;
    %delay 120000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55870246a0_0, 0, 1;
T_16.0 ;
    %load/vec4 v0x5587024760_0;
    %cmpi/u 52, 0, 64;
    %jmp/0xz T_16.1, 5;
    %delay 120000, 0;
    %vpi_call 2 82 "$display", "CurrentPC:%h", v0x5587024760_0 {0 0 0};
    %jmp T_16.0;
T_16.1 ;
    %delay 120000, 0;
    %load/vec4 v0x5587024800_0;
    %store/vec4 v0x558701db60_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v0x558701dc40_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0x558701dde0_0, 0, 257;
    %load/vec4 v0x55870248f0_0;
    %store/vec4 v0x558701dd20_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x558701d970;
    %join;
    %load/vec4 v0x558701dd20_0;
    %store/vec4 v0x55870248f0_0, 0, 8;
T_16.2 ;
    %load/vec4 v0x5587024760_0;
    %cmpi/u 88, 0, 64;
    %jmp/0xz T_16.3, 5;
    %delay 120000, 0;
    %vpi_call 2 92 "$display", "CurrentPC:%h", v0x5587024760_0 {0 0 0};
    %jmp T_16.2;
T_16.3 ;
    %delay 120000, 0;
    %load/vec4 v0x5587024800_0;
    %store/vec4 v0x558701db60_0, 0, 64;
    %pushi/vec4 2443359172, 0, 35;
    %concati/vec4 448585456, 0, 29;
    %store/vec4 v0x558701dc40_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927834, 0, 32;
    %concati/vec4 2662118464, 0, 32;
    %concati/vec4 1952805748, 0, 31;
    %store/vec4 v0x558701dde0_0, 0, 257;
    %load/vec4 v0x55870248f0_0;
    %store/vec4 v0x558701dd20_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x558701d970;
    %join;
    %load/vec4 v0x558701dd20_0;
    %store/vec4 v0x55870248f0_0, 0, 8;
    %load/vec4 v0x55870248f0_0;
    %store/vec4 v0x5586ff3870_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5586ffc530_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0x5586f89ce0;
    %join;
    %vpi_call 2 100 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x5586fdb680;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55870245e0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x5586fdb680;
T_18 ;
    %delay 60000, 0;
    %load/vec4 v0x55870245e0_0;
    %inv;
    %store/vec4 v0x55870245e0_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0x55870245e0_0;
    %inv;
    %store/vec4 v0x55870245e0_0, 0, 1;
    %load/vec4 v0x5587024ac0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x5587024ac0_0, 0, 16;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5586fdb680;
T_19 ;
    %wait E_0x5586f86e80;
    %load/vec4 v0x5587024ac0_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_19.0, 4;
    %vpi_call 2 118 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_19.0 ;
    %jmp T_19;
    .thread T_19, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "SingleCycleProcTest.v";
    "SingleCycleProc.v";
    "ALU.v";
    "SingleCycleControl.v";
    "InstructionMemory-1.v";
    "DataMemory.v";
    "NextPCLogic.v";
    "RegisterFile.v";
    "SignExtender.v";
