<root><simulation><result_generated_time />2023-05-17 19:07:29<layer><layer_spec />{'B': 1, 'K': 128, 'C': 128, 'OY': 75, 'OX': 75, 'IY': 75, 'IX': 75, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />92160000<total_data_size_element />{'W': 16384, 'I': 720000, 'O': 720000}<total_data_reuse />{'W': 5625, 'I': 128.0, 'O': 128}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_2', 'OY_15']}, {'Row': ['C_8', 'K_2', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [16, 1, 1], 'I': [90, 1, 1], 'O': [360, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 15)], [('OY', 3)]], [[('K', 2)], [('C', 2), ('K', 4)]], [], []]<I />[[[('K', 2)], [('K', 4)]], [[('OY', 15)], [('C', 2), ('OY', 3)]], [], []]<O />[[[], [('C', 2)]], [[('K', 2), ('OY', 15)], [('K', 4), ('OY', 3)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4)], [('C', 64), ('K', 4), ('OX', 75), ('OY', 2)], []]<I />[[('K', 4), ('C', 64), ('K', 4)], [('OX', 75), ('OY', 2)], []]<O />[[('K', 4), ('C', 64)], [('K', 4), ('OX', 75), ('OY', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [45.0, 1, 150, 1], 'I': [8.0, 16.0, 1.0, 1.0], 'O': [2.0, 64, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 131072, 131072], 'I': [512, 6912000, 6912000], 'O': [32, 6912000, 6912000], 'O_partial': [32, 0, 0], 'O_final': [0, 6912000, 6912000]}<actual_mem_utilization_individual />{'W': [0.06, 0.0, 0.0], 'I': [1.0, 0.21, 0.0], 'O': [0.06, 0.21, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.42, 0.0], 'I': [1.0, 0.42, 0.0], 'O': [0.06, 0.42, 0.0]}<effective_mem_size_bit />{'W': [8, 131072, 131072], 'I': [512, 6912000, 6912000], 'O': [32, 1728000, 6912000], 'O_partial': [32, 0, 0], 'O_final': [0, 1728000, 6912000]}<total_unit_count />{'W': [720, 16, 1, 1], 'I': [720, 90, 1, 1], 'O': [720, 360, 1, 1]}<unique_unit_count />{'W': [16, 16, 1, 1], 'I': [90, 90, 1, 1], 'O': [360, 360, 1, 1]}<duplicate_unit_count />{'W': [45.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2457600, 2457600], [2457600, 16384], [16384, 0]]<I />[[2880000, 720000], [720000, 720000], [720000, 0]]<O />[[(45360000, 46080000), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]<O_partial />[[(45360000, 46080000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[307200, 307200], [38400, 256], [64, 0]]<I />[[360000, 90000], [11250, 11250], [2812, 0]]<O />[[(5670000, 5760000), (90000, 0)], [(0, 11250), (11250, 0)], [(0, 2812), (0, 0)]]<O_partial />[([5670000, 5760000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [90000, 0]), ([0, 11250], [11250, 0]), ([0, 2812], [0, 0])]</mem_access_count_word><mac_count><active />92160000<idle />38912000</mac_count></basic_info><energy><total_energy />203427867.0<mem_energy_breakdown><W />[215.2, 4066.5, 85.2]<I />[153.8, 2229.6, 3745.8]<O />[4035.4, 2229.6, 3745.8]</mem_energy_breakdown><MAC_energy><active_MAC />201461760.0<idle_MAC />1945600.0<total />203407360.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6453<utilization_without_data_loading />0.7031<utilization_spatial />0.7031<utilization_temporal_with_data_loading />0.9178<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />167357<latency_cycle_without_data_loading />153600<ideal_computing_cycle />153600<data_loading><load_cycle_total />13757<load_cycle_individual />{'W': [1, 256, 0], 'I': [90, 13500, 0]}<load_cycle_combined />{'W': 256, 'I': 13500}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-153599], [-153596, -115197], [-153600, -153600]], 'I': [[-153599], [-36952, -24734], [-153600, -153600]], 'O': [[-153600], [-153600, -140400], [-140100, -150225]]}<mem_stall_cycle_shared />{'W': [[-153599], [-153596, 0], [0, 0]], 'I': [[-153599], [-36952, 0], [0, 0]], 'O': [[-153600], [-153600, -140400], [-140100, -150225]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 131072, 131072], 'I': [512, 6912000, 6912000], 'O': [32, 6912000, 6912000], 'O_partial': [32, 0, 0], 'O_final': [0, 6912000, 6912000]}<data_size_each_level_total />{'W': [512, 131072, 131072], 'I': [46080, 6912000, 6912000], 'O': [11520, 6912000, 6912000]}<loop_cycles_each_level />{'W': [4, 153600, 153600], 'I': [1024, 153600, 153600], 'O': [256, 153600, 153600]}<top_ir_loop_size />{'W': [1, 150, 1], 'I': [4, 1, 1], 'O': [64, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [128.0, 0.9], [0.9, 0.9]], 'I': [[8.0, 0.5], [45.0, 45.0], [45.0, 45.0]], 'O': [[8.0, 0.1], [45.0, 45.0], [45.0, 45.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [128.0, 128.0], [128.0, 0.9]], 'I': [[8.0, 2.0], [180.0, 45.0], [45.0, 45.0]], 'O': [[8.0, 8.0], [2880.0, 45.0], [45.0, 45.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [128.0, 0.9], [0.9, 0]], 'I': [[8.0, 2.0], [180.0, 45.0], [45.0, 0]], 'O': [[8.0, 0.1], [45.0, 45.0], [45.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [353.0, 90.9], [45.9, 45.0]], 'I': [[8.0, 2.0], [353.0, 90.9], [45.9, 45.0]], 'O': [[8.0, 0.1], [353.0, 90.9], [45.9, 45.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 153600], [4, 4, 38400], [153600, 153600, 1]], 'I': [[1, 1, 153600], [256, 1024, 150], [153600, 153600, 1]], 'O': [[1, 1, 153600], [256, 256, 600], [153600, 153600, 1]]}<trans_time_real />{'W': [[0, 1, 153600], [[0, 4, 38400], [1, 4, 38400]], [[256, 153600, 1], [64, 153600, 1]]], 'I': [[0, 1, 153600], [[8, 1024, 150], [90, 1024, 150]], [[13500, 153600, 1], [3375, 153600, 1]]], 'O': [[0, 1, 153600], [[0, 256, 600], [22, 256, 600]], [[13500, 153600, 1], [3375, 153600, 1]]]}<single_stall_cycle />{'W': [[-1], [-4, -3], [-153344, -153536]], 'I': [[-1], [-248, -166], [-140100, -150225]], 'O': [[-1], [-256, -234], [-140100, -150225]]}<single_stall_count />{'W': [153599, 38399, 0], 'I': [153599, 149, 0], 'O': [153600, 600, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [38399, 0], 'I': [13410, 0], 'O': [13200, 13500]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [13500, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-101791, -153600], [-140400, -140100]], 1: [[-153600, -153600], [-140100, -153600]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.6<mem_area_percentage />99.9 %</area></results><elapsed_time_second />1</simulation></root>