{
    "code": "module TopModule (\n    input wire clk,\n    input wire d,\n    input wire rst_n,\n    output reg q\n);\n\n    always @(posedge clk or negedge rst_n) begin\n        if (!rst_n)\n            q <= 1'b0;\n        else\n            q <= d;\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 2
}