Analysis & Synthesis report for alarm
Sun Apr 20 22:25:24 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Top-level Entity: |ClockTop
 13. Parameter Settings for User Entity Instance: TickCounter:tick_counter
 14. Parameter Settings for User Entity Instance: TimeCounter:minute_counter
 15. Parameter Settings for User Entity Instance: TimeCounter:hour_counter
 16. Port Connectivity Checks: "TimeCounter:hour_counter"
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+-------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status         ; Successful - Sun Apr 20 22:25:24 2025           ;
; Quartus II 64-Bit Version           ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                       ; alarm                                           ;
; Top-level Entity Name               ; ClockTop                                        ;
; Family                              ; Cyclone V                                       ;
; Logic utilization (in ALMs)         ; N/A                                             ;
; Total registers                     ; 46                                              ;
; Total pins                          ; 16                                              ;
; Total virtual pins                  ; 0                                               ;
; Total block memory bits             ; 0                                               ;
; Total DSP Blocks                    ; 0                                               ;
; Total HSSI RX PCSs                  ; 0                                               ;
; Total HSSI PMA RX Deserializers     ; 0                                               ;
; Total HSSI PMA RX ATT Deserializers ; 0                                               ;
; Total HSSI TX PCSs                  ; 0                                               ;
; Total HSSI PMA TX Serializers       ; 0                                               ;
; Total HSSI PMA TX ATT Serializers   ; 0                                               ;
; Total PLLs                          ; 0                                               ;
; Total DLLs                          ; 0                                               ;
+-------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; ClockTop           ; alarm              ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                         ;
+----------------------------------+-----------------+------------------------------+----------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path     ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------+---------+
; TickCounter.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/alarm-clock/TickCounter.sv    ;         ;
; TimeCounter.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/alarm-clock/TimeCounter.sv    ;         ;
; ClockTop.sv                      ; yes             ; User SystemVerilog HDL File  ; D:/alarm-clock/ClockTop.sv       ;         ;
; AlarmModule.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/alarm-clock/AlarmModule.sv    ;         ;
; SettingsModule.sv                ; yes             ; User SystemVerilog HDL File  ; D:/alarm-clock/SettingsModule.sv ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 34        ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 61        ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 7         ;
;     -- 5 input functions                    ; 3         ;
;     -- 4 input functions                    ; 2         ;
;     -- <=3 input functions                  ; 49        ;
;                                             ;           ;
; Dedicated logic registers                   ; 46        ;
;                                             ;           ;
; I/O pins                                    ; 16        ;
; Total DSP Blocks                            ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 46        ;
; Total fan-out                               ; 343       ;
; Average fan-out                             ; 2.47      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                             ;
+---------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------+--------------+
; Compilation Hierarchy Node      ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                  ; Library Name ;
+---------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------+--------------+
; |ClockTop                       ; 61 (0)            ; 46 (0)       ; 0                 ; 0          ; 16   ; 0            ; |ClockTop                            ; work         ;
;    |AlarmModule:alarm|          ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ClockTop|AlarmModule:alarm          ; work         ;
;    |TickCounter:tick_counter|   ; 40 (40)           ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |ClockTop|TickCounter:tick_counter   ; work         ;
;    |TimeCounter:hour_counter|   ; 9 (9)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |ClockTop|TimeCounter:hour_counter   ; work         ;
;    |TimeCounter:minute_counter| ; 10 (10)           ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |ClockTop|TimeCounter:minute_counter ; work         ;
+---------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; AlarmModule:alarm|alarm_hours[2,3]     ; Stuck at GND due to stuck port data_in ;
; AlarmModule:alarm|alarm_hours[1]       ; Stuck at VCC due to stuck port data_in ;
; AlarmModule:alarm|alarm_hours[0,4,5]   ; Stuck at GND due to stuck port data_in ;
; AlarmModule:alarm|alarm_minutes[0..2]  ; Stuck at GND due to stuck port data_in ;
; AlarmModule:alarm|alarm_minutes[3]     ; Stuck at VCC due to stuck port data_in ;
; AlarmModule:alarm|alarm_minutes[4]     ; Stuck at GND due to stuck port data_in ;
; AlarmModule:alarm|alarm_minutes[5]     ; Stuck at VCC due to stuck port data_in ;
; AlarmModule:alarm|alarm_minutes[6]     ; Stuck at GND due to stuck port data_in ;
; SettingsModule:settings|alarm_set_done ; Lost fanout                            ;
; Total Number of Removed Registers = 14 ;                                        ;
+----------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                             ;
+----------------------------------+---------------------------+--------------------------------------------------------------------------+
; Register name                    ; Reason for Removal        ; Registers Removed due to This Register                                   ;
+----------------------------------+---------------------------+--------------------------------------------------------------------------+
; AlarmModule:alarm|alarm_hours[3] ; Stuck at GND              ; AlarmModule:alarm|alarm_hours[4], SettingsModule:settings|alarm_set_done ;
;                                  ; due to stuck port data_in ;                                                                          ;
+----------------------------------+---------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 46    ;
; Number of registers using Synchronous Clear  ; 46    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 13    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; 3:1                ; 33 bits   ; 66 LEs        ; 0 LEs                ; 66 LEs                 ; Yes        ; |ClockTop|TickCounter:tick_counter|counter[12]  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |ClockTop|TimeCounter:minute_counter|counter[0] ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ClockTop|TimeCounter:hour_counter|counter[0]   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ClockTop ;
+----------------+-------------+-------------------------------------------+
; Parameter Name ; Value       ; Type                                      ;
+----------------+-------------+-------------------------------------------+
; TICK_COUNT_MAX ; -1294967296 ; Signed Integer                            ;
+----------------+-------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TickCounter:tick_counter ;
+----------------+-------------+----------------------------------------+
; Parameter Name ; Value       ; Type                                   ;
+----------------+-------------+----------------------------------------+
; TICK_COUNT_MAX ; -1294967296 ; Signed Integer                         ;
+----------------+-------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimeCounter:minute_counter ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; MAX_COUNT      ; 60    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimeCounter:hour_counter ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; MAX_COUNT      ; 24    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimeCounter:hour_counter"                                                                                    ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rollover ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Apr 20 22:25:22 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off alarm -c alarm
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file tickcounter.sv
    Info (12023): Found entity 1: TickCounter
Info (12021): Found 1 design units, including 1 entities, in source file timecounter.sv
    Info (12023): Found entity 1: TimeCounter
Info (12021): Found 1 design units, including 1 entities, in source file clocktop.sv
    Info (12023): Found entity 1: ClockTop
Info (12021): Found 1 design units, including 1 entities, in source file clocktop_tb.sv
    Info (12023): Found entity 1: ClockTop_tb
Info (12021): Found 1 design units, including 1 entities, in source file alarmmodule.sv
    Info (12023): Found entity 1: AlarmModule
Info (12021): Found 1 design units, including 1 entities, in source file settingsmodule.sv
    Info (12023): Found entity 1: SettingsModule
Info (12127): Elaborating entity "ClockTop" for the top level hierarchy
Info (12128): Elaborating entity "TickCounter" for hierarchy "TickCounter:tick_counter"
Info (12128): Elaborating entity "TimeCounter" for hierarchy "TimeCounter:minute_counter"
Warning (10230): Verilog HDL assignment warning at TimeCounter.sv(17): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "TimeCounter" for hierarchy "TimeCounter:hour_counter"
Warning (10230): Verilog HDL assignment warning at TimeCounter.sv(17): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "SettingsModule" for hierarchy "SettingsModule:settings"
Info (12128): Elaborating entity "AlarmModule" for hierarchy "AlarmModule:alarm"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 77 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 61 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4680 megabytes
    Info: Processing ended: Sun Apr 20 22:25:24 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


