// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _astroSim_HH_
#define _astroSim_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "janus_step.h"
#include "to_int.h"
#include "astroSim_AXILiteS_s_axi.h"
#include "astroSim_result_x_m_axi.h"
#include "astroSim_result_y_m_axi.h"
#include "astroSim_result_z_m_axi.h"
#include "astroSim_result_vx_m_axi.h"
#include "astroSim_result_vy_m_axi.h"
#include "astroSim_result_vz_m_axi.h"
#include "astroSim_result_ax_m_axi.h"
#include "astroSim_result_ay_m_axi.h"
#include "astroSim_result_az_m_axi.h"
#include "astroSim_result_m_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_RESULT_X_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_RESULT_X_ID_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_X_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_X_DATA_WIDTH = 64,
         unsigned int C_M_AXI_RESULT_X_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_X_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_X_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_X_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_Y_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_RESULT_Y_ID_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_Y_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_Y_DATA_WIDTH = 64,
         unsigned int C_M_AXI_RESULT_Y_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_Y_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_Y_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_Y_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_Z_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_RESULT_Z_ID_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_Z_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_Z_DATA_WIDTH = 64,
         unsigned int C_M_AXI_RESULT_Z_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_Z_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_Z_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_Z_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VX_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_RESULT_VX_ID_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VX_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VX_DATA_WIDTH = 64,
         unsigned int C_M_AXI_RESULT_VX_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VX_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VX_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VX_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VY_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_RESULT_VY_ID_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VY_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VY_DATA_WIDTH = 64,
         unsigned int C_M_AXI_RESULT_VY_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VY_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VY_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VY_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VZ_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_RESULT_VZ_ID_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VZ_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VZ_DATA_WIDTH = 64,
         unsigned int C_M_AXI_RESULT_VZ_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VZ_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VZ_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_VZ_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AX_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_RESULT_AX_ID_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AX_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AX_DATA_WIDTH = 64,
         unsigned int C_M_AXI_RESULT_AX_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AX_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AX_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AX_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AY_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_RESULT_AY_ID_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AY_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AY_DATA_WIDTH = 64,
         unsigned int C_M_AXI_RESULT_AY_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AY_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AY_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AY_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AZ_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_RESULT_AZ_ID_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AZ_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AZ_DATA_WIDTH = 64,
         unsigned int C_M_AXI_RESULT_AZ_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AZ_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AZ_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_AZ_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_M_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_RESULT_M_ID_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_M_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_M_DATA_WIDTH = 64,
         unsigned int C_M_AXI_RESULT_M_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_M_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_M_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_RESULT_M_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct astroSim : public sc_module {
    // Port declarations 470
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_result_x_AWVALID;
    sc_in< sc_logic > m_axi_result_x_AWREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_X_ADDR_WIDTH> > m_axi_result_x_AWADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_X_ID_WIDTH> > m_axi_result_x_AWID;
    sc_out< sc_lv<8> > m_axi_result_x_AWLEN;
    sc_out< sc_lv<3> > m_axi_result_x_AWSIZE;
    sc_out< sc_lv<2> > m_axi_result_x_AWBURST;
    sc_out< sc_lv<2> > m_axi_result_x_AWLOCK;
    sc_out< sc_lv<4> > m_axi_result_x_AWCACHE;
    sc_out< sc_lv<3> > m_axi_result_x_AWPROT;
    sc_out< sc_lv<4> > m_axi_result_x_AWQOS;
    sc_out< sc_lv<4> > m_axi_result_x_AWREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_X_AWUSER_WIDTH> > m_axi_result_x_AWUSER;
    sc_out< sc_logic > m_axi_result_x_WVALID;
    sc_in< sc_logic > m_axi_result_x_WREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_X_DATA_WIDTH> > m_axi_result_x_WDATA;
    sc_out< sc_uint<C_M_AXI_RESULT_X_DATA_WIDTH/8> > m_axi_result_x_WSTRB;
    sc_out< sc_logic > m_axi_result_x_WLAST;
    sc_out< sc_uint<C_M_AXI_RESULT_X_ID_WIDTH> > m_axi_result_x_WID;
    sc_out< sc_uint<C_M_AXI_RESULT_X_WUSER_WIDTH> > m_axi_result_x_WUSER;
    sc_out< sc_logic > m_axi_result_x_ARVALID;
    sc_in< sc_logic > m_axi_result_x_ARREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_X_ADDR_WIDTH> > m_axi_result_x_ARADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_X_ID_WIDTH> > m_axi_result_x_ARID;
    sc_out< sc_lv<8> > m_axi_result_x_ARLEN;
    sc_out< sc_lv<3> > m_axi_result_x_ARSIZE;
    sc_out< sc_lv<2> > m_axi_result_x_ARBURST;
    sc_out< sc_lv<2> > m_axi_result_x_ARLOCK;
    sc_out< sc_lv<4> > m_axi_result_x_ARCACHE;
    sc_out< sc_lv<3> > m_axi_result_x_ARPROT;
    sc_out< sc_lv<4> > m_axi_result_x_ARQOS;
    sc_out< sc_lv<4> > m_axi_result_x_ARREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_X_ARUSER_WIDTH> > m_axi_result_x_ARUSER;
    sc_in< sc_logic > m_axi_result_x_RVALID;
    sc_out< sc_logic > m_axi_result_x_RREADY;
    sc_in< sc_uint<C_M_AXI_RESULT_X_DATA_WIDTH> > m_axi_result_x_RDATA;
    sc_in< sc_logic > m_axi_result_x_RLAST;
    sc_in< sc_uint<C_M_AXI_RESULT_X_ID_WIDTH> > m_axi_result_x_RID;
    sc_in< sc_uint<C_M_AXI_RESULT_X_RUSER_WIDTH> > m_axi_result_x_RUSER;
    sc_in< sc_lv<2> > m_axi_result_x_RRESP;
    sc_in< sc_logic > m_axi_result_x_BVALID;
    sc_out< sc_logic > m_axi_result_x_BREADY;
    sc_in< sc_lv<2> > m_axi_result_x_BRESP;
    sc_in< sc_uint<C_M_AXI_RESULT_X_ID_WIDTH> > m_axi_result_x_BID;
    sc_in< sc_uint<C_M_AXI_RESULT_X_BUSER_WIDTH> > m_axi_result_x_BUSER;
    sc_out< sc_logic > m_axi_result_y_AWVALID;
    sc_in< sc_logic > m_axi_result_y_AWREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_Y_ADDR_WIDTH> > m_axi_result_y_AWADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_Y_ID_WIDTH> > m_axi_result_y_AWID;
    sc_out< sc_lv<8> > m_axi_result_y_AWLEN;
    sc_out< sc_lv<3> > m_axi_result_y_AWSIZE;
    sc_out< sc_lv<2> > m_axi_result_y_AWBURST;
    sc_out< sc_lv<2> > m_axi_result_y_AWLOCK;
    sc_out< sc_lv<4> > m_axi_result_y_AWCACHE;
    sc_out< sc_lv<3> > m_axi_result_y_AWPROT;
    sc_out< sc_lv<4> > m_axi_result_y_AWQOS;
    sc_out< sc_lv<4> > m_axi_result_y_AWREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_Y_AWUSER_WIDTH> > m_axi_result_y_AWUSER;
    sc_out< sc_logic > m_axi_result_y_WVALID;
    sc_in< sc_logic > m_axi_result_y_WREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_Y_DATA_WIDTH> > m_axi_result_y_WDATA;
    sc_out< sc_uint<C_M_AXI_RESULT_Y_DATA_WIDTH/8> > m_axi_result_y_WSTRB;
    sc_out< sc_logic > m_axi_result_y_WLAST;
    sc_out< sc_uint<C_M_AXI_RESULT_Y_ID_WIDTH> > m_axi_result_y_WID;
    sc_out< sc_uint<C_M_AXI_RESULT_Y_WUSER_WIDTH> > m_axi_result_y_WUSER;
    sc_out< sc_logic > m_axi_result_y_ARVALID;
    sc_in< sc_logic > m_axi_result_y_ARREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_Y_ADDR_WIDTH> > m_axi_result_y_ARADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_Y_ID_WIDTH> > m_axi_result_y_ARID;
    sc_out< sc_lv<8> > m_axi_result_y_ARLEN;
    sc_out< sc_lv<3> > m_axi_result_y_ARSIZE;
    sc_out< sc_lv<2> > m_axi_result_y_ARBURST;
    sc_out< sc_lv<2> > m_axi_result_y_ARLOCK;
    sc_out< sc_lv<4> > m_axi_result_y_ARCACHE;
    sc_out< sc_lv<3> > m_axi_result_y_ARPROT;
    sc_out< sc_lv<4> > m_axi_result_y_ARQOS;
    sc_out< sc_lv<4> > m_axi_result_y_ARREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_Y_ARUSER_WIDTH> > m_axi_result_y_ARUSER;
    sc_in< sc_logic > m_axi_result_y_RVALID;
    sc_out< sc_logic > m_axi_result_y_RREADY;
    sc_in< sc_uint<C_M_AXI_RESULT_Y_DATA_WIDTH> > m_axi_result_y_RDATA;
    sc_in< sc_logic > m_axi_result_y_RLAST;
    sc_in< sc_uint<C_M_AXI_RESULT_Y_ID_WIDTH> > m_axi_result_y_RID;
    sc_in< sc_uint<C_M_AXI_RESULT_Y_RUSER_WIDTH> > m_axi_result_y_RUSER;
    sc_in< sc_lv<2> > m_axi_result_y_RRESP;
    sc_in< sc_logic > m_axi_result_y_BVALID;
    sc_out< sc_logic > m_axi_result_y_BREADY;
    sc_in< sc_lv<2> > m_axi_result_y_BRESP;
    sc_in< sc_uint<C_M_AXI_RESULT_Y_ID_WIDTH> > m_axi_result_y_BID;
    sc_in< sc_uint<C_M_AXI_RESULT_Y_BUSER_WIDTH> > m_axi_result_y_BUSER;
    sc_out< sc_logic > m_axi_result_z_AWVALID;
    sc_in< sc_logic > m_axi_result_z_AWREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_Z_ADDR_WIDTH> > m_axi_result_z_AWADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_Z_ID_WIDTH> > m_axi_result_z_AWID;
    sc_out< sc_lv<8> > m_axi_result_z_AWLEN;
    sc_out< sc_lv<3> > m_axi_result_z_AWSIZE;
    sc_out< sc_lv<2> > m_axi_result_z_AWBURST;
    sc_out< sc_lv<2> > m_axi_result_z_AWLOCK;
    sc_out< sc_lv<4> > m_axi_result_z_AWCACHE;
    sc_out< sc_lv<3> > m_axi_result_z_AWPROT;
    sc_out< sc_lv<4> > m_axi_result_z_AWQOS;
    sc_out< sc_lv<4> > m_axi_result_z_AWREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_Z_AWUSER_WIDTH> > m_axi_result_z_AWUSER;
    sc_out< sc_logic > m_axi_result_z_WVALID;
    sc_in< sc_logic > m_axi_result_z_WREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_Z_DATA_WIDTH> > m_axi_result_z_WDATA;
    sc_out< sc_uint<C_M_AXI_RESULT_Z_DATA_WIDTH/8> > m_axi_result_z_WSTRB;
    sc_out< sc_logic > m_axi_result_z_WLAST;
    sc_out< sc_uint<C_M_AXI_RESULT_Z_ID_WIDTH> > m_axi_result_z_WID;
    sc_out< sc_uint<C_M_AXI_RESULT_Z_WUSER_WIDTH> > m_axi_result_z_WUSER;
    sc_out< sc_logic > m_axi_result_z_ARVALID;
    sc_in< sc_logic > m_axi_result_z_ARREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_Z_ADDR_WIDTH> > m_axi_result_z_ARADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_Z_ID_WIDTH> > m_axi_result_z_ARID;
    sc_out< sc_lv<8> > m_axi_result_z_ARLEN;
    sc_out< sc_lv<3> > m_axi_result_z_ARSIZE;
    sc_out< sc_lv<2> > m_axi_result_z_ARBURST;
    sc_out< sc_lv<2> > m_axi_result_z_ARLOCK;
    sc_out< sc_lv<4> > m_axi_result_z_ARCACHE;
    sc_out< sc_lv<3> > m_axi_result_z_ARPROT;
    sc_out< sc_lv<4> > m_axi_result_z_ARQOS;
    sc_out< sc_lv<4> > m_axi_result_z_ARREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_Z_ARUSER_WIDTH> > m_axi_result_z_ARUSER;
    sc_in< sc_logic > m_axi_result_z_RVALID;
    sc_out< sc_logic > m_axi_result_z_RREADY;
    sc_in< sc_uint<C_M_AXI_RESULT_Z_DATA_WIDTH> > m_axi_result_z_RDATA;
    sc_in< sc_logic > m_axi_result_z_RLAST;
    sc_in< sc_uint<C_M_AXI_RESULT_Z_ID_WIDTH> > m_axi_result_z_RID;
    sc_in< sc_uint<C_M_AXI_RESULT_Z_RUSER_WIDTH> > m_axi_result_z_RUSER;
    sc_in< sc_lv<2> > m_axi_result_z_RRESP;
    sc_in< sc_logic > m_axi_result_z_BVALID;
    sc_out< sc_logic > m_axi_result_z_BREADY;
    sc_in< sc_lv<2> > m_axi_result_z_BRESP;
    sc_in< sc_uint<C_M_AXI_RESULT_Z_ID_WIDTH> > m_axi_result_z_BID;
    sc_in< sc_uint<C_M_AXI_RESULT_Z_BUSER_WIDTH> > m_axi_result_z_BUSER;
    sc_out< sc_logic > m_axi_result_vx_AWVALID;
    sc_in< sc_logic > m_axi_result_vx_AWREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_VX_ADDR_WIDTH> > m_axi_result_vx_AWADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_VX_ID_WIDTH> > m_axi_result_vx_AWID;
    sc_out< sc_lv<8> > m_axi_result_vx_AWLEN;
    sc_out< sc_lv<3> > m_axi_result_vx_AWSIZE;
    sc_out< sc_lv<2> > m_axi_result_vx_AWBURST;
    sc_out< sc_lv<2> > m_axi_result_vx_AWLOCK;
    sc_out< sc_lv<4> > m_axi_result_vx_AWCACHE;
    sc_out< sc_lv<3> > m_axi_result_vx_AWPROT;
    sc_out< sc_lv<4> > m_axi_result_vx_AWQOS;
    sc_out< sc_lv<4> > m_axi_result_vx_AWREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_VX_AWUSER_WIDTH> > m_axi_result_vx_AWUSER;
    sc_out< sc_logic > m_axi_result_vx_WVALID;
    sc_in< sc_logic > m_axi_result_vx_WREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_VX_DATA_WIDTH> > m_axi_result_vx_WDATA;
    sc_out< sc_uint<C_M_AXI_RESULT_VX_DATA_WIDTH/8> > m_axi_result_vx_WSTRB;
    sc_out< sc_logic > m_axi_result_vx_WLAST;
    sc_out< sc_uint<C_M_AXI_RESULT_VX_ID_WIDTH> > m_axi_result_vx_WID;
    sc_out< sc_uint<C_M_AXI_RESULT_VX_WUSER_WIDTH> > m_axi_result_vx_WUSER;
    sc_out< sc_logic > m_axi_result_vx_ARVALID;
    sc_in< sc_logic > m_axi_result_vx_ARREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_VX_ADDR_WIDTH> > m_axi_result_vx_ARADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_VX_ID_WIDTH> > m_axi_result_vx_ARID;
    sc_out< sc_lv<8> > m_axi_result_vx_ARLEN;
    sc_out< sc_lv<3> > m_axi_result_vx_ARSIZE;
    sc_out< sc_lv<2> > m_axi_result_vx_ARBURST;
    sc_out< sc_lv<2> > m_axi_result_vx_ARLOCK;
    sc_out< sc_lv<4> > m_axi_result_vx_ARCACHE;
    sc_out< sc_lv<3> > m_axi_result_vx_ARPROT;
    sc_out< sc_lv<4> > m_axi_result_vx_ARQOS;
    sc_out< sc_lv<4> > m_axi_result_vx_ARREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_VX_ARUSER_WIDTH> > m_axi_result_vx_ARUSER;
    sc_in< sc_logic > m_axi_result_vx_RVALID;
    sc_out< sc_logic > m_axi_result_vx_RREADY;
    sc_in< sc_uint<C_M_AXI_RESULT_VX_DATA_WIDTH> > m_axi_result_vx_RDATA;
    sc_in< sc_logic > m_axi_result_vx_RLAST;
    sc_in< sc_uint<C_M_AXI_RESULT_VX_ID_WIDTH> > m_axi_result_vx_RID;
    sc_in< sc_uint<C_M_AXI_RESULT_VX_RUSER_WIDTH> > m_axi_result_vx_RUSER;
    sc_in< sc_lv<2> > m_axi_result_vx_RRESP;
    sc_in< sc_logic > m_axi_result_vx_BVALID;
    sc_out< sc_logic > m_axi_result_vx_BREADY;
    sc_in< sc_lv<2> > m_axi_result_vx_BRESP;
    sc_in< sc_uint<C_M_AXI_RESULT_VX_ID_WIDTH> > m_axi_result_vx_BID;
    sc_in< sc_uint<C_M_AXI_RESULT_VX_BUSER_WIDTH> > m_axi_result_vx_BUSER;
    sc_out< sc_logic > m_axi_result_vy_AWVALID;
    sc_in< sc_logic > m_axi_result_vy_AWREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_VY_ADDR_WIDTH> > m_axi_result_vy_AWADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_VY_ID_WIDTH> > m_axi_result_vy_AWID;
    sc_out< sc_lv<8> > m_axi_result_vy_AWLEN;
    sc_out< sc_lv<3> > m_axi_result_vy_AWSIZE;
    sc_out< sc_lv<2> > m_axi_result_vy_AWBURST;
    sc_out< sc_lv<2> > m_axi_result_vy_AWLOCK;
    sc_out< sc_lv<4> > m_axi_result_vy_AWCACHE;
    sc_out< sc_lv<3> > m_axi_result_vy_AWPROT;
    sc_out< sc_lv<4> > m_axi_result_vy_AWQOS;
    sc_out< sc_lv<4> > m_axi_result_vy_AWREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_VY_AWUSER_WIDTH> > m_axi_result_vy_AWUSER;
    sc_out< sc_logic > m_axi_result_vy_WVALID;
    sc_in< sc_logic > m_axi_result_vy_WREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_VY_DATA_WIDTH> > m_axi_result_vy_WDATA;
    sc_out< sc_uint<C_M_AXI_RESULT_VY_DATA_WIDTH/8> > m_axi_result_vy_WSTRB;
    sc_out< sc_logic > m_axi_result_vy_WLAST;
    sc_out< sc_uint<C_M_AXI_RESULT_VY_ID_WIDTH> > m_axi_result_vy_WID;
    sc_out< sc_uint<C_M_AXI_RESULT_VY_WUSER_WIDTH> > m_axi_result_vy_WUSER;
    sc_out< sc_logic > m_axi_result_vy_ARVALID;
    sc_in< sc_logic > m_axi_result_vy_ARREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_VY_ADDR_WIDTH> > m_axi_result_vy_ARADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_VY_ID_WIDTH> > m_axi_result_vy_ARID;
    sc_out< sc_lv<8> > m_axi_result_vy_ARLEN;
    sc_out< sc_lv<3> > m_axi_result_vy_ARSIZE;
    sc_out< sc_lv<2> > m_axi_result_vy_ARBURST;
    sc_out< sc_lv<2> > m_axi_result_vy_ARLOCK;
    sc_out< sc_lv<4> > m_axi_result_vy_ARCACHE;
    sc_out< sc_lv<3> > m_axi_result_vy_ARPROT;
    sc_out< sc_lv<4> > m_axi_result_vy_ARQOS;
    sc_out< sc_lv<4> > m_axi_result_vy_ARREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_VY_ARUSER_WIDTH> > m_axi_result_vy_ARUSER;
    sc_in< sc_logic > m_axi_result_vy_RVALID;
    sc_out< sc_logic > m_axi_result_vy_RREADY;
    sc_in< sc_uint<C_M_AXI_RESULT_VY_DATA_WIDTH> > m_axi_result_vy_RDATA;
    sc_in< sc_logic > m_axi_result_vy_RLAST;
    sc_in< sc_uint<C_M_AXI_RESULT_VY_ID_WIDTH> > m_axi_result_vy_RID;
    sc_in< sc_uint<C_M_AXI_RESULT_VY_RUSER_WIDTH> > m_axi_result_vy_RUSER;
    sc_in< sc_lv<2> > m_axi_result_vy_RRESP;
    sc_in< sc_logic > m_axi_result_vy_BVALID;
    sc_out< sc_logic > m_axi_result_vy_BREADY;
    sc_in< sc_lv<2> > m_axi_result_vy_BRESP;
    sc_in< sc_uint<C_M_AXI_RESULT_VY_ID_WIDTH> > m_axi_result_vy_BID;
    sc_in< sc_uint<C_M_AXI_RESULT_VY_BUSER_WIDTH> > m_axi_result_vy_BUSER;
    sc_out< sc_logic > m_axi_result_vz_AWVALID;
    sc_in< sc_logic > m_axi_result_vz_AWREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_VZ_ADDR_WIDTH> > m_axi_result_vz_AWADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_VZ_ID_WIDTH> > m_axi_result_vz_AWID;
    sc_out< sc_lv<8> > m_axi_result_vz_AWLEN;
    sc_out< sc_lv<3> > m_axi_result_vz_AWSIZE;
    sc_out< sc_lv<2> > m_axi_result_vz_AWBURST;
    sc_out< sc_lv<2> > m_axi_result_vz_AWLOCK;
    sc_out< sc_lv<4> > m_axi_result_vz_AWCACHE;
    sc_out< sc_lv<3> > m_axi_result_vz_AWPROT;
    sc_out< sc_lv<4> > m_axi_result_vz_AWQOS;
    sc_out< sc_lv<4> > m_axi_result_vz_AWREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_VZ_AWUSER_WIDTH> > m_axi_result_vz_AWUSER;
    sc_out< sc_logic > m_axi_result_vz_WVALID;
    sc_in< sc_logic > m_axi_result_vz_WREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_VZ_DATA_WIDTH> > m_axi_result_vz_WDATA;
    sc_out< sc_uint<C_M_AXI_RESULT_VZ_DATA_WIDTH/8> > m_axi_result_vz_WSTRB;
    sc_out< sc_logic > m_axi_result_vz_WLAST;
    sc_out< sc_uint<C_M_AXI_RESULT_VZ_ID_WIDTH> > m_axi_result_vz_WID;
    sc_out< sc_uint<C_M_AXI_RESULT_VZ_WUSER_WIDTH> > m_axi_result_vz_WUSER;
    sc_out< sc_logic > m_axi_result_vz_ARVALID;
    sc_in< sc_logic > m_axi_result_vz_ARREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_VZ_ADDR_WIDTH> > m_axi_result_vz_ARADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_VZ_ID_WIDTH> > m_axi_result_vz_ARID;
    sc_out< sc_lv<8> > m_axi_result_vz_ARLEN;
    sc_out< sc_lv<3> > m_axi_result_vz_ARSIZE;
    sc_out< sc_lv<2> > m_axi_result_vz_ARBURST;
    sc_out< sc_lv<2> > m_axi_result_vz_ARLOCK;
    sc_out< sc_lv<4> > m_axi_result_vz_ARCACHE;
    sc_out< sc_lv<3> > m_axi_result_vz_ARPROT;
    sc_out< sc_lv<4> > m_axi_result_vz_ARQOS;
    sc_out< sc_lv<4> > m_axi_result_vz_ARREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_VZ_ARUSER_WIDTH> > m_axi_result_vz_ARUSER;
    sc_in< sc_logic > m_axi_result_vz_RVALID;
    sc_out< sc_logic > m_axi_result_vz_RREADY;
    sc_in< sc_uint<C_M_AXI_RESULT_VZ_DATA_WIDTH> > m_axi_result_vz_RDATA;
    sc_in< sc_logic > m_axi_result_vz_RLAST;
    sc_in< sc_uint<C_M_AXI_RESULT_VZ_ID_WIDTH> > m_axi_result_vz_RID;
    sc_in< sc_uint<C_M_AXI_RESULT_VZ_RUSER_WIDTH> > m_axi_result_vz_RUSER;
    sc_in< sc_lv<2> > m_axi_result_vz_RRESP;
    sc_in< sc_logic > m_axi_result_vz_BVALID;
    sc_out< sc_logic > m_axi_result_vz_BREADY;
    sc_in< sc_lv<2> > m_axi_result_vz_BRESP;
    sc_in< sc_uint<C_M_AXI_RESULT_VZ_ID_WIDTH> > m_axi_result_vz_BID;
    sc_in< sc_uint<C_M_AXI_RESULT_VZ_BUSER_WIDTH> > m_axi_result_vz_BUSER;
    sc_out< sc_logic > m_axi_result_ax_AWVALID;
    sc_in< sc_logic > m_axi_result_ax_AWREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_AX_ADDR_WIDTH> > m_axi_result_ax_AWADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_AX_ID_WIDTH> > m_axi_result_ax_AWID;
    sc_out< sc_lv<8> > m_axi_result_ax_AWLEN;
    sc_out< sc_lv<3> > m_axi_result_ax_AWSIZE;
    sc_out< sc_lv<2> > m_axi_result_ax_AWBURST;
    sc_out< sc_lv<2> > m_axi_result_ax_AWLOCK;
    sc_out< sc_lv<4> > m_axi_result_ax_AWCACHE;
    sc_out< sc_lv<3> > m_axi_result_ax_AWPROT;
    sc_out< sc_lv<4> > m_axi_result_ax_AWQOS;
    sc_out< sc_lv<4> > m_axi_result_ax_AWREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_AX_AWUSER_WIDTH> > m_axi_result_ax_AWUSER;
    sc_out< sc_logic > m_axi_result_ax_WVALID;
    sc_in< sc_logic > m_axi_result_ax_WREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_AX_DATA_WIDTH> > m_axi_result_ax_WDATA;
    sc_out< sc_uint<C_M_AXI_RESULT_AX_DATA_WIDTH/8> > m_axi_result_ax_WSTRB;
    sc_out< sc_logic > m_axi_result_ax_WLAST;
    sc_out< sc_uint<C_M_AXI_RESULT_AX_ID_WIDTH> > m_axi_result_ax_WID;
    sc_out< sc_uint<C_M_AXI_RESULT_AX_WUSER_WIDTH> > m_axi_result_ax_WUSER;
    sc_out< sc_logic > m_axi_result_ax_ARVALID;
    sc_in< sc_logic > m_axi_result_ax_ARREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_AX_ADDR_WIDTH> > m_axi_result_ax_ARADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_AX_ID_WIDTH> > m_axi_result_ax_ARID;
    sc_out< sc_lv<8> > m_axi_result_ax_ARLEN;
    sc_out< sc_lv<3> > m_axi_result_ax_ARSIZE;
    sc_out< sc_lv<2> > m_axi_result_ax_ARBURST;
    sc_out< sc_lv<2> > m_axi_result_ax_ARLOCK;
    sc_out< sc_lv<4> > m_axi_result_ax_ARCACHE;
    sc_out< sc_lv<3> > m_axi_result_ax_ARPROT;
    sc_out< sc_lv<4> > m_axi_result_ax_ARQOS;
    sc_out< sc_lv<4> > m_axi_result_ax_ARREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_AX_ARUSER_WIDTH> > m_axi_result_ax_ARUSER;
    sc_in< sc_logic > m_axi_result_ax_RVALID;
    sc_out< sc_logic > m_axi_result_ax_RREADY;
    sc_in< sc_uint<C_M_AXI_RESULT_AX_DATA_WIDTH> > m_axi_result_ax_RDATA;
    sc_in< sc_logic > m_axi_result_ax_RLAST;
    sc_in< sc_uint<C_M_AXI_RESULT_AX_ID_WIDTH> > m_axi_result_ax_RID;
    sc_in< sc_uint<C_M_AXI_RESULT_AX_RUSER_WIDTH> > m_axi_result_ax_RUSER;
    sc_in< sc_lv<2> > m_axi_result_ax_RRESP;
    sc_in< sc_logic > m_axi_result_ax_BVALID;
    sc_out< sc_logic > m_axi_result_ax_BREADY;
    sc_in< sc_lv<2> > m_axi_result_ax_BRESP;
    sc_in< sc_uint<C_M_AXI_RESULT_AX_ID_WIDTH> > m_axi_result_ax_BID;
    sc_in< sc_uint<C_M_AXI_RESULT_AX_BUSER_WIDTH> > m_axi_result_ax_BUSER;
    sc_out< sc_logic > m_axi_result_ay_AWVALID;
    sc_in< sc_logic > m_axi_result_ay_AWREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_AY_ADDR_WIDTH> > m_axi_result_ay_AWADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_AY_ID_WIDTH> > m_axi_result_ay_AWID;
    sc_out< sc_lv<8> > m_axi_result_ay_AWLEN;
    sc_out< sc_lv<3> > m_axi_result_ay_AWSIZE;
    sc_out< sc_lv<2> > m_axi_result_ay_AWBURST;
    sc_out< sc_lv<2> > m_axi_result_ay_AWLOCK;
    sc_out< sc_lv<4> > m_axi_result_ay_AWCACHE;
    sc_out< sc_lv<3> > m_axi_result_ay_AWPROT;
    sc_out< sc_lv<4> > m_axi_result_ay_AWQOS;
    sc_out< sc_lv<4> > m_axi_result_ay_AWREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_AY_AWUSER_WIDTH> > m_axi_result_ay_AWUSER;
    sc_out< sc_logic > m_axi_result_ay_WVALID;
    sc_in< sc_logic > m_axi_result_ay_WREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_AY_DATA_WIDTH> > m_axi_result_ay_WDATA;
    sc_out< sc_uint<C_M_AXI_RESULT_AY_DATA_WIDTH/8> > m_axi_result_ay_WSTRB;
    sc_out< sc_logic > m_axi_result_ay_WLAST;
    sc_out< sc_uint<C_M_AXI_RESULT_AY_ID_WIDTH> > m_axi_result_ay_WID;
    sc_out< sc_uint<C_M_AXI_RESULT_AY_WUSER_WIDTH> > m_axi_result_ay_WUSER;
    sc_out< sc_logic > m_axi_result_ay_ARVALID;
    sc_in< sc_logic > m_axi_result_ay_ARREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_AY_ADDR_WIDTH> > m_axi_result_ay_ARADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_AY_ID_WIDTH> > m_axi_result_ay_ARID;
    sc_out< sc_lv<8> > m_axi_result_ay_ARLEN;
    sc_out< sc_lv<3> > m_axi_result_ay_ARSIZE;
    sc_out< sc_lv<2> > m_axi_result_ay_ARBURST;
    sc_out< sc_lv<2> > m_axi_result_ay_ARLOCK;
    sc_out< sc_lv<4> > m_axi_result_ay_ARCACHE;
    sc_out< sc_lv<3> > m_axi_result_ay_ARPROT;
    sc_out< sc_lv<4> > m_axi_result_ay_ARQOS;
    sc_out< sc_lv<4> > m_axi_result_ay_ARREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_AY_ARUSER_WIDTH> > m_axi_result_ay_ARUSER;
    sc_in< sc_logic > m_axi_result_ay_RVALID;
    sc_out< sc_logic > m_axi_result_ay_RREADY;
    sc_in< sc_uint<C_M_AXI_RESULT_AY_DATA_WIDTH> > m_axi_result_ay_RDATA;
    sc_in< sc_logic > m_axi_result_ay_RLAST;
    sc_in< sc_uint<C_M_AXI_RESULT_AY_ID_WIDTH> > m_axi_result_ay_RID;
    sc_in< sc_uint<C_M_AXI_RESULT_AY_RUSER_WIDTH> > m_axi_result_ay_RUSER;
    sc_in< sc_lv<2> > m_axi_result_ay_RRESP;
    sc_in< sc_logic > m_axi_result_ay_BVALID;
    sc_out< sc_logic > m_axi_result_ay_BREADY;
    sc_in< sc_lv<2> > m_axi_result_ay_BRESP;
    sc_in< sc_uint<C_M_AXI_RESULT_AY_ID_WIDTH> > m_axi_result_ay_BID;
    sc_in< sc_uint<C_M_AXI_RESULT_AY_BUSER_WIDTH> > m_axi_result_ay_BUSER;
    sc_out< sc_logic > m_axi_result_az_AWVALID;
    sc_in< sc_logic > m_axi_result_az_AWREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_AZ_ADDR_WIDTH> > m_axi_result_az_AWADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_AZ_ID_WIDTH> > m_axi_result_az_AWID;
    sc_out< sc_lv<8> > m_axi_result_az_AWLEN;
    sc_out< sc_lv<3> > m_axi_result_az_AWSIZE;
    sc_out< sc_lv<2> > m_axi_result_az_AWBURST;
    sc_out< sc_lv<2> > m_axi_result_az_AWLOCK;
    sc_out< sc_lv<4> > m_axi_result_az_AWCACHE;
    sc_out< sc_lv<3> > m_axi_result_az_AWPROT;
    sc_out< sc_lv<4> > m_axi_result_az_AWQOS;
    sc_out< sc_lv<4> > m_axi_result_az_AWREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_AZ_AWUSER_WIDTH> > m_axi_result_az_AWUSER;
    sc_out< sc_logic > m_axi_result_az_WVALID;
    sc_in< sc_logic > m_axi_result_az_WREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_AZ_DATA_WIDTH> > m_axi_result_az_WDATA;
    sc_out< sc_uint<C_M_AXI_RESULT_AZ_DATA_WIDTH/8> > m_axi_result_az_WSTRB;
    sc_out< sc_logic > m_axi_result_az_WLAST;
    sc_out< sc_uint<C_M_AXI_RESULT_AZ_ID_WIDTH> > m_axi_result_az_WID;
    sc_out< sc_uint<C_M_AXI_RESULT_AZ_WUSER_WIDTH> > m_axi_result_az_WUSER;
    sc_out< sc_logic > m_axi_result_az_ARVALID;
    sc_in< sc_logic > m_axi_result_az_ARREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_AZ_ADDR_WIDTH> > m_axi_result_az_ARADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_AZ_ID_WIDTH> > m_axi_result_az_ARID;
    sc_out< sc_lv<8> > m_axi_result_az_ARLEN;
    sc_out< sc_lv<3> > m_axi_result_az_ARSIZE;
    sc_out< sc_lv<2> > m_axi_result_az_ARBURST;
    sc_out< sc_lv<2> > m_axi_result_az_ARLOCK;
    sc_out< sc_lv<4> > m_axi_result_az_ARCACHE;
    sc_out< sc_lv<3> > m_axi_result_az_ARPROT;
    sc_out< sc_lv<4> > m_axi_result_az_ARQOS;
    sc_out< sc_lv<4> > m_axi_result_az_ARREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_AZ_ARUSER_WIDTH> > m_axi_result_az_ARUSER;
    sc_in< sc_logic > m_axi_result_az_RVALID;
    sc_out< sc_logic > m_axi_result_az_RREADY;
    sc_in< sc_uint<C_M_AXI_RESULT_AZ_DATA_WIDTH> > m_axi_result_az_RDATA;
    sc_in< sc_logic > m_axi_result_az_RLAST;
    sc_in< sc_uint<C_M_AXI_RESULT_AZ_ID_WIDTH> > m_axi_result_az_RID;
    sc_in< sc_uint<C_M_AXI_RESULT_AZ_RUSER_WIDTH> > m_axi_result_az_RUSER;
    sc_in< sc_lv<2> > m_axi_result_az_RRESP;
    sc_in< sc_logic > m_axi_result_az_BVALID;
    sc_out< sc_logic > m_axi_result_az_BREADY;
    sc_in< sc_lv<2> > m_axi_result_az_BRESP;
    sc_in< sc_uint<C_M_AXI_RESULT_AZ_ID_WIDTH> > m_axi_result_az_BID;
    sc_in< sc_uint<C_M_AXI_RESULT_AZ_BUSER_WIDTH> > m_axi_result_az_BUSER;
    sc_out< sc_logic > m_axi_result_m_AWVALID;
    sc_in< sc_logic > m_axi_result_m_AWREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_M_ADDR_WIDTH> > m_axi_result_m_AWADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_M_ID_WIDTH> > m_axi_result_m_AWID;
    sc_out< sc_lv<8> > m_axi_result_m_AWLEN;
    sc_out< sc_lv<3> > m_axi_result_m_AWSIZE;
    sc_out< sc_lv<2> > m_axi_result_m_AWBURST;
    sc_out< sc_lv<2> > m_axi_result_m_AWLOCK;
    sc_out< sc_lv<4> > m_axi_result_m_AWCACHE;
    sc_out< sc_lv<3> > m_axi_result_m_AWPROT;
    sc_out< sc_lv<4> > m_axi_result_m_AWQOS;
    sc_out< sc_lv<4> > m_axi_result_m_AWREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_M_AWUSER_WIDTH> > m_axi_result_m_AWUSER;
    sc_out< sc_logic > m_axi_result_m_WVALID;
    sc_in< sc_logic > m_axi_result_m_WREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_M_DATA_WIDTH> > m_axi_result_m_WDATA;
    sc_out< sc_uint<C_M_AXI_RESULT_M_DATA_WIDTH/8> > m_axi_result_m_WSTRB;
    sc_out< sc_logic > m_axi_result_m_WLAST;
    sc_out< sc_uint<C_M_AXI_RESULT_M_ID_WIDTH> > m_axi_result_m_WID;
    sc_out< sc_uint<C_M_AXI_RESULT_M_WUSER_WIDTH> > m_axi_result_m_WUSER;
    sc_out< sc_logic > m_axi_result_m_ARVALID;
    sc_in< sc_logic > m_axi_result_m_ARREADY;
    sc_out< sc_uint<C_M_AXI_RESULT_M_ADDR_WIDTH> > m_axi_result_m_ARADDR;
    sc_out< sc_uint<C_M_AXI_RESULT_M_ID_WIDTH> > m_axi_result_m_ARID;
    sc_out< sc_lv<8> > m_axi_result_m_ARLEN;
    sc_out< sc_lv<3> > m_axi_result_m_ARSIZE;
    sc_out< sc_lv<2> > m_axi_result_m_ARBURST;
    sc_out< sc_lv<2> > m_axi_result_m_ARLOCK;
    sc_out< sc_lv<4> > m_axi_result_m_ARCACHE;
    sc_out< sc_lv<3> > m_axi_result_m_ARPROT;
    sc_out< sc_lv<4> > m_axi_result_m_ARQOS;
    sc_out< sc_lv<4> > m_axi_result_m_ARREGION;
    sc_out< sc_uint<C_M_AXI_RESULT_M_ARUSER_WIDTH> > m_axi_result_m_ARUSER;
    sc_in< sc_logic > m_axi_result_m_RVALID;
    sc_out< sc_logic > m_axi_result_m_RREADY;
    sc_in< sc_uint<C_M_AXI_RESULT_M_DATA_WIDTH> > m_axi_result_m_RDATA;
    sc_in< sc_logic > m_axi_result_m_RLAST;
    sc_in< sc_uint<C_M_AXI_RESULT_M_ID_WIDTH> > m_axi_result_m_RID;
    sc_in< sc_uint<C_M_AXI_RESULT_M_RUSER_WIDTH> > m_axi_result_m_RUSER;
    sc_in< sc_lv<2> > m_axi_result_m_RRESP;
    sc_in< sc_logic > m_axi_result_m_BVALID;
    sc_out< sc_logic > m_axi_result_m_BREADY;
    sc_in< sc_lv<2> > m_axi_result_m_BRESP;
    sc_in< sc_uint<C_M_AXI_RESULT_M_ID_WIDTH> > m_axi_result_m_BID;
    sc_in< sc_uint<C_M_AXI_RESULT_M_BUSER_WIDTH> > m_axi_result_m_BUSER;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<32> > ap_var_for_const7;
    sc_signal< sc_lv<1> > ap_var_for_const3;
    sc_signal< sc_lv<3> > ap_var_for_const4;
    sc_signal< sc_lv<2> > ap_var_for_const5;
    sc_signal< sc_lv<4> > ap_var_for_const6;
    sc_signal< sc_lv<8> > ap_var_for_const8;


    // Module declarations
    astroSim(sc_module_name name);
    SC_HAS_PROCESS(astroSim);

    ~astroSim();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    astroSim_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* astroSim_AXILiteS_s_axi_U;
    astroSim_result_x_m_axi<64,32,5,16,16,16,16,C_M_AXI_RESULT_X_ID_WIDTH,C_M_AXI_RESULT_X_ADDR_WIDTH,C_M_AXI_RESULT_X_DATA_WIDTH,C_M_AXI_RESULT_X_AWUSER_WIDTH,C_M_AXI_RESULT_X_ARUSER_WIDTH,C_M_AXI_RESULT_X_WUSER_WIDTH,C_M_AXI_RESULT_X_RUSER_WIDTH,C_M_AXI_RESULT_X_BUSER_WIDTH,C_M_AXI_RESULT_X_TARGET_ADDR,C_M_AXI_RESULT_X_USER_VALUE,C_M_AXI_RESULT_X_PROT_VALUE,C_M_AXI_RESULT_X_CACHE_VALUE>* astroSim_result_x_m_axi_U;
    astroSim_result_y_m_axi<64,32,5,16,16,16,16,C_M_AXI_RESULT_Y_ID_WIDTH,C_M_AXI_RESULT_Y_ADDR_WIDTH,C_M_AXI_RESULT_Y_DATA_WIDTH,C_M_AXI_RESULT_Y_AWUSER_WIDTH,C_M_AXI_RESULT_Y_ARUSER_WIDTH,C_M_AXI_RESULT_Y_WUSER_WIDTH,C_M_AXI_RESULT_Y_RUSER_WIDTH,C_M_AXI_RESULT_Y_BUSER_WIDTH,C_M_AXI_RESULT_Y_TARGET_ADDR,C_M_AXI_RESULT_Y_USER_VALUE,C_M_AXI_RESULT_Y_PROT_VALUE,C_M_AXI_RESULT_Y_CACHE_VALUE>* astroSim_result_y_m_axi_U;
    astroSim_result_z_m_axi<64,32,5,16,16,16,16,C_M_AXI_RESULT_Z_ID_WIDTH,C_M_AXI_RESULT_Z_ADDR_WIDTH,C_M_AXI_RESULT_Z_DATA_WIDTH,C_M_AXI_RESULT_Z_AWUSER_WIDTH,C_M_AXI_RESULT_Z_ARUSER_WIDTH,C_M_AXI_RESULT_Z_WUSER_WIDTH,C_M_AXI_RESULT_Z_RUSER_WIDTH,C_M_AXI_RESULT_Z_BUSER_WIDTH,C_M_AXI_RESULT_Z_TARGET_ADDR,C_M_AXI_RESULT_Z_USER_VALUE,C_M_AXI_RESULT_Z_PROT_VALUE,C_M_AXI_RESULT_Z_CACHE_VALUE>* astroSim_result_z_m_axi_U;
    astroSim_result_vx_m_axi<64,32,5,16,16,16,16,C_M_AXI_RESULT_VX_ID_WIDTH,C_M_AXI_RESULT_VX_ADDR_WIDTH,C_M_AXI_RESULT_VX_DATA_WIDTH,C_M_AXI_RESULT_VX_AWUSER_WIDTH,C_M_AXI_RESULT_VX_ARUSER_WIDTH,C_M_AXI_RESULT_VX_WUSER_WIDTH,C_M_AXI_RESULT_VX_RUSER_WIDTH,C_M_AXI_RESULT_VX_BUSER_WIDTH,C_M_AXI_RESULT_VX_TARGET_ADDR,C_M_AXI_RESULT_VX_USER_VALUE,C_M_AXI_RESULT_VX_PROT_VALUE,C_M_AXI_RESULT_VX_CACHE_VALUE>* astroSim_result_vx_m_axi_U;
    astroSim_result_vy_m_axi<64,32,5,16,16,16,16,C_M_AXI_RESULT_VY_ID_WIDTH,C_M_AXI_RESULT_VY_ADDR_WIDTH,C_M_AXI_RESULT_VY_DATA_WIDTH,C_M_AXI_RESULT_VY_AWUSER_WIDTH,C_M_AXI_RESULT_VY_ARUSER_WIDTH,C_M_AXI_RESULT_VY_WUSER_WIDTH,C_M_AXI_RESULT_VY_RUSER_WIDTH,C_M_AXI_RESULT_VY_BUSER_WIDTH,C_M_AXI_RESULT_VY_TARGET_ADDR,C_M_AXI_RESULT_VY_USER_VALUE,C_M_AXI_RESULT_VY_PROT_VALUE,C_M_AXI_RESULT_VY_CACHE_VALUE>* astroSim_result_vy_m_axi_U;
    astroSim_result_vz_m_axi<64,32,5,16,16,16,16,C_M_AXI_RESULT_VZ_ID_WIDTH,C_M_AXI_RESULT_VZ_ADDR_WIDTH,C_M_AXI_RESULT_VZ_DATA_WIDTH,C_M_AXI_RESULT_VZ_AWUSER_WIDTH,C_M_AXI_RESULT_VZ_ARUSER_WIDTH,C_M_AXI_RESULT_VZ_WUSER_WIDTH,C_M_AXI_RESULT_VZ_RUSER_WIDTH,C_M_AXI_RESULT_VZ_BUSER_WIDTH,C_M_AXI_RESULT_VZ_TARGET_ADDR,C_M_AXI_RESULT_VZ_USER_VALUE,C_M_AXI_RESULT_VZ_PROT_VALUE,C_M_AXI_RESULT_VZ_CACHE_VALUE>* astroSim_result_vz_m_axi_U;
    astroSim_result_ax_m_axi<64,32,5,16,16,16,16,C_M_AXI_RESULT_AX_ID_WIDTH,C_M_AXI_RESULT_AX_ADDR_WIDTH,C_M_AXI_RESULT_AX_DATA_WIDTH,C_M_AXI_RESULT_AX_AWUSER_WIDTH,C_M_AXI_RESULT_AX_ARUSER_WIDTH,C_M_AXI_RESULT_AX_WUSER_WIDTH,C_M_AXI_RESULT_AX_RUSER_WIDTH,C_M_AXI_RESULT_AX_BUSER_WIDTH,C_M_AXI_RESULT_AX_TARGET_ADDR,C_M_AXI_RESULT_AX_USER_VALUE,C_M_AXI_RESULT_AX_PROT_VALUE,C_M_AXI_RESULT_AX_CACHE_VALUE>* astroSim_result_ax_m_axi_U;
    astroSim_result_ay_m_axi<64,32,5,16,16,16,16,C_M_AXI_RESULT_AY_ID_WIDTH,C_M_AXI_RESULT_AY_ADDR_WIDTH,C_M_AXI_RESULT_AY_DATA_WIDTH,C_M_AXI_RESULT_AY_AWUSER_WIDTH,C_M_AXI_RESULT_AY_ARUSER_WIDTH,C_M_AXI_RESULT_AY_WUSER_WIDTH,C_M_AXI_RESULT_AY_RUSER_WIDTH,C_M_AXI_RESULT_AY_BUSER_WIDTH,C_M_AXI_RESULT_AY_TARGET_ADDR,C_M_AXI_RESULT_AY_USER_VALUE,C_M_AXI_RESULT_AY_PROT_VALUE,C_M_AXI_RESULT_AY_CACHE_VALUE>* astroSim_result_ay_m_axi_U;
    astroSim_result_az_m_axi<64,32,5,16,16,16,16,C_M_AXI_RESULT_AZ_ID_WIDTH,C_M_AXI_RESULT_AZ_ADDR_WIDTH,C_M_AXI_RESULT_AZ_DATA_WIDTH,C_M_AXI_RESULT_AZ_AWUSER_WIDTH,C_M_AXI_RESULT_AZ_ARUSER_WIDTH,C_M_AXI_RESULT_AZ_WUSER_WIDTH,C_M_AXI_RESULT_AZ_RUSER_WIDTH,C_M_AXI_RESULT_AZ_BUSER_WIDTH,C_M_AXI_RESULT_AZ_TARGET_ADDR,C_M_AXI_RESULT_AZ_USER_VALUE,C_M_AXI_RESULT_AZ_PROT_VALUE,C_M_AXI_RESULT_AZ_CACHE_VALUE>* astroSim_result_az_m_axi_U;
    astroSim_result_m_m_axi<64,32,5,16,16,16,16,C_M_AXI_RESULT_M_ID_WIDTH,C_M_AXI_RESULT_M_ADDR_WIDTH,C_M_AXI_RESULT_M_DATA_WIDTH,C_M_AXI_RESULT_M_AWUSER_WIDTH,C_M_AXI_RESULT_M_ARUSER_WIDTH,C_M_AXI_RESULT_M_WUSER_WIDTH,C_M_AXI_RESULT_M_RUSER_WIDTH,C_M_AXI_RESULT_M_BUSER_WIDTH,C_M_AXI_RESULT_M_TARGET_ADDR,C_M_AXI_RESULT_M_USER_VALUE,C_M_AXI_RESULT_M_PROT_VALUE,C_M_AXI_RESULT_M_CACHE_VALUE>* astroSim_result_m_m_axi_U;
    janus_step* grp_janus_step_fu_1548;
    to_int* grp_to_int_fu_1768;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<19> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_logic > result_x_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<1> > exitcond_4_fu_3140_p2;
    sc_signal< sc_logic > result_x_blk_n_W;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_flag00000000;
    sc_signal< sc_lv<1> > exitcond1_reg_4497;
    sc_signal< sc_logic > result_x_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > result_y_blk_n_AW;
    sc_signal< sc_logic > result_y_blk_n_W;
    sc_signal< sc_logic > result_y_blk_n_B;
    sc_signal< sc_logic > result_z_blk_n_AW;
    sc_signal< sc_logic > result_z_blk_n_W;
    sc_signal< sc_logic > result_z_blk_n_B;
    sc_signal< sc_logic > result_vx_blk_n_AW;
    sc_signal< sc_logic > result_vx_blk_n_W;
    sc_signal< sc_logic > result_vx_blk_n_B;
    sc_signal< sc_logic > result_vy_blk_n_AW;
    sc_signal< sc_logic > result_vy_blk_n_W;
    sc_signal< sc_logic > result_vy_blk_n_B;
    sc_signal< sc_logic > result_vz_blk_n_AW;
    sc_signal< sc_logic > result_vz_blk_n_W;
    sc_signal< sc_logic > result_vz_blk_n_B;
    sc_signal< sc_logic > result_ax_blk_n_AW;
    sc_signal< sc_logic > result_ax_blk_n_W;
    sc_signal< sc_logic > result_ax_blk_n_B;
    sc_signal< sc_logic > result_ay_blk_n_AW;
    sc_signal< sc_logic > result_ay_blk_n_W;
    sc_signal< sc_logic > result_ay_blk_n_B;
    sc_signal< sc_logic > result_az_blk_n_AW;
    sc_signal< sc_logic > result_az_blk_n_W;
    sc_signal< sc_logic > result_az_blk_n_B;
    sc_signal< sc_logic > result_m_blk_n_AW;
    sc_signal< sc_logic > result_m_blk_n_W;
    sc_signal< sc_logic > result_m_blk_n_B;
    sc_signal< sc_logic > result_x_AWVALID;
    sc_signal< sc_logic > result_x_AWREADY;
    sc_signal< sc_logic > result_x_WVALID;
    sc_signal< sc_logic > result_x_WREADY;
    sc_signal< sc_logic > result_x_ARREADY;
    sc_signal< sc_logic > result_x_RVALID;
    sc_signal< sc_lv<64> > result_x_RDATA;
    sc_signal< sc_logic > result_x_RLAST;
    sc_signal< sc_lv<1> > result_x_RID;
    sc_signal< sc_lv<1> > result_x_RUSER;
    sc_signal< sc_lv<2> > result_x_RRESP;
    sc_signal< sc_logic > result_x_BVALID;
    sc_signal< sc_logic > result_x_BREADY;
    sc_signal< sc_lv<2> > result_x_BRESP;
    sc_signal< sc_lv<1> > result_x_BID;
    sc_signal< sc_lv<1> > result_x_BUSER;
    sc_signal< sc_logic > result_y_AWVALID;
    sc_signal< sc_logic > result_y_AWREADY;
    sc_signal< sc_logic > result_y_WVALID;
    sc_signal< sc_logic > result_y_WREADY;
    sc_signal< sc_logic > result_y_ARREADY;
    sc_signal< sc_logic > result_y_RVALID;
    sc_signal< sc_lv<64> > result_y_RDATA;
    sc_signal< sc_logic > result_y_RLAST;
    sc_signal< sc_lv<1> > result_y_RID;
    sc_signal< sc_lv<1> > result_y_RUSER;
    sc_signal< sc_lv<2> > result_y_RRESP;
    sc_signal< sc_logic > result_y_BVALID;
    sc_signal< sc_logic > result_y_BREADY;
    sc_signal< sc_lv<2> > result_y_BRESP;
    sc_signal< sc_lv<1> > result_y_BID;
    sc_signal< sc_lv<1> > result_y_BUSER;
    sc_signal< sc_logic > result_z_AWVALID;
    sc_signal< sc_logic > result_z_AWREADY;
    sc_signal< sc_logic > result_z_WVALID;
    sc_signal< sc_logic > result_z_WREADY;
    sc_signal< sc_logic > result_z_ARREADY;
    sc_signal< sc_logic > result_z_RVALID;
    sc_signal< sc_lv<64> > result_z_RDATA;
    sc_signal< sc_logic > result_z_RLAST;
    sc_signal< sc_lv<1> > result_z_RID;
    sc_signal< sc_lv<1> > result_z_RUSER;
    sc_signal< sc_lv<2> > result_z_RRESP;
    sc_signal< sc_logic > result_z_BVALID;
    sc_signal< sc_logic > result_z_BREADY;
    sc_signal< sc_lv<2> > result_z_BRESP;
    sc_signal< sc_lv<1> > result_z_BID;
    sc_signal< sc_lv<1> > result_z_BUSER;
    sc_signal< sc_logic > result_vx_AWVALID;
    sc_signal< sc_logic > result_vx_AWREADY;
    sc_signal< sc_logic > result_vx_WVALID;
    sc_signal< sc_logic > result_vx_WREADY;
    sc_signal< sc_logic > result_vx_ARREADY;
    sc_signal< sc_logic > result_vx_RVALID;
    sc_signal< sc_lv<64> > result_vx_RDATA;
    sc_signal< sc_logic > result_vx_RLAST;
    sc_signal< sc_lv<1> > result_vx_RID;
    sc_signal< sc_lv<1> > result_vx_RUSER;
    sc_signal< sc_lv<2> > result_vx_RRESP;
    sc_signal< sc_logic > result_vx_BVALID;
    sc_signal< sc_logic > result_vx_BREADY;
    sc_signal< sc_lv<2> > result_vx_BRESP;
    sc_signal< sc_lv<1> > result_vx_BID;
    sc_signal< sc_lv<1> > result_vx_BUSER;
    sc_signal< sc_logic > result_vy_AWVALID;
    sc_signal< sc_logic > result_vy_AWREADY;
    sc_signal< sc_logic > result_vy_WVALID;
    sc_signal< sc_logic > result_vy_WREADY;
    sc_signal< sc_logic > result_vy_ARREADY;
    sc_signal< sc_logic > result_vy_RVALID;
    sc_signal< sc_lv<64> > result_vy_RDATA;
    sc_signal< sc_logic > result_vy_RLAST;
    sc_signal< sc_lv<1> > result_vy_RID;
    sc_signal< sc_lv<1> > result_vy_RUSER;
    sc_signal< sc_lv<2> > result_vy_RRESP;
    sc_signal< sc_logic > result_vy_BVALID;
    sc_signal< sc_logic > result_vy_BREADY;
    sc_signal< sc_lv<2> > result_vy_BRESP;
    sc_signal< sc_lv<1> > result_vy_BID;
    sc_signal< sc_lv<1> > result_vy_BUSER;
    sc_signal< sc_logic > result_vz_AWVALID;
    sc_signal< sc_logic > result_vz_AWREADY;
    sc_signal< sc_logic > result_vz_WVALID;
    sc_signal< sc_logic > result_vz_WREADY;
    sc_signal< sc_logic > result_vz_ARREADY;
    sc_signal< sc_logic > result_vz_RVALID;
    sc_signal< sc_lv<64> > result_vz_RDATA;
    sc_signal< sc_logic > result_vz_RLAST;
    sc_signal< sc_lv<1> > result_vz_RID;
    sc_signal< sc_lv<1> > result_vz_RUSER;
    sc_signal< sc_lv<2> > result_vz_RRESP;
    sc_signal< sc_logic > result_vz_BVALID;
    sc_signal< sc_logic > result_vz_BREADY;
    sc_signal< sc_lv<2> > result_vz_BRESP;
    sc_signal< sc_lv<1> > result_vz_BID;
    sc_signal< sc_lv<1> > result_vz_BUSER;
    sc_signal< sc_logic > result_ax_AWVALID;
    sc_signal< sc_logic > result_ax_AWREADY;
    sc_signal< sc_logic > result_ax_WVALID;
    sc_signal< sc_logic > result_ax_WREADY;
    sc_signal< sc_logic > result_ax_ARREADY;
    sc_signal< sc_logic > result_ax_RVALID;
    sc_signal< sc_lv<64> > result_ax_RDATA;
    sc_signal< sc_logic > result_ax_RLAST;
    sc_signal< sc_lv<1> > result_ax_RID;
    sc_signal< sc_lv<1> > result_ax_RUSER;
    sc_signal< sc_lv<2> > result_ax_RRESP;
    sc_signal< sc_logic > result_ax_BVALID;
    sc_signal< sc_logic > result_ax_BREADY;
    sc_signal< sc_lv<2> > result_ax_BRESP;
    sc_signal< sc_lv<1> > result_ax_BID;
    sc_signal< sc_lv<1> > result_ax_BUSER;
    sc_signal< sc_logic > result_ay_AWVALID;
    sc_signal< sc_logic > result_ay_AWREADY;
    sc_signal< sc_logic > result_ay_WVALID;
    sc_signal< sc_logic > result_ay_WREADY;
    sc_signal< sc_logic > result_ay_ARREADY;
    sc_signal< sc_logic > result_ay_RVALID;
    sc_signal< sc_lv<64> > result_ay_RDATA;
    sc_signal< sc_logic > result_ay_RLAST;
    sc_signal< sc_lv<1> > result_ay_RID;
    sc_signal< sc_lv<1> > result_ay_RUSER;
    sc_signal< sc_lv<2> > result_ay_RRESP;
    sc_signal< sc_logic > result_ay_BVALID;
    sc_signal< sc_logic > result_ay_BREADY;
    sc_signal< sc_lv<2> > result_ay_BRESP;
    sc_signal< sc_lv<1> > result_ay_BID;
    sc_signal< sc_lv<1> > result_ay_BUSER;
    sc_signal< sc_logic > result_az_AWVALID;
    sc_signal< sc_logic > result_az_AWREADY;
    sc_signal< sc_logic > result_az_WVALID;
    sc_signal< sc_logic > result_az_WREADY;
    sc_signal< sc_logic > result_az_ARREADY;
    sc_signal< sc_logic > result_az_RVALID;
    sc_signal< sc_lv<64> > result_az_RDATA;
    sc_signal< sc_logic > result_az_RLAST;
    sc_signal< sc_lv<1> > result_az_RID;
    sc_signal< sc_lv<1> > result_az_RUSER;
    sc_signal< sc_lv<2> > result_az_RRESP;
    sc_signal< sc_logic > result_az_BVALID;
    sc_signal< sc_logic > result_az_BREADY;
    sc_signal< sc_lv<2> > result_az_BRESP;
    sc_signal< sc_lv<1> > result_az_BID;
    sc_signal< sc_lv<1> > result_az_BUSER;
    sc_signal< sc_logic > result_m_AWVALID;
    sc_signal< sc_logic > result_m_AWREADY;
    sc_signal< sc_logic > result_m_WVALID;
    sc_signal< sc_logic > result_m_WREADY;
    sc_signal< sc_logic > result_m_ARREADY;
    sc_signal< sc_logic > result_m_RVALID;
    sc_signal< sc_lv<64> > result_m_RDATA;
    sc_signal< sc_logic > result_m_RLAST;
    sc_signal< sc_lv<1> > result_m_RID;
    sc_signal< sc_lv<1> > result_m_RUSER;
    sc_signal< sc_lv<2> > result_m_RRESP;
    sc_signal< sc_logic > result_m_BVALID;
    sc_signal< sc_logic > result_m_BREADY;
    sc_signal< sc_lv<2> > result_m_BRESP;
    sc_signal< sc_lv<1> > result_m_BID;
    sc_signal< sc_lv<1> > result_m_BUSER;
    sc_signal< sc_lv<3> > indvar_reg_1537;
    sc_signal< sc_lv<64> > reg_2312;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > grp_janus_step_fu_1548_ap_done;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_sig_ioackin_result_x_AWREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_y_AWREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_z_AWREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_vx_AWREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_vy_AWREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_vz_AWREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_ax_AWREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_ay_AWREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_az_AWREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_m_AWREADY;
    sc_signal< bool > ap_block_state7_io;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<64> > reg_2317;
    sc_signal< sc_lv<64> > reg_2322;
    sc_signal< sc_lv<64> > reg_2327;
    sc_signal< sc_lv<64> > reg_2332;
    sc_signal< sc_lv<64> > reg_2337;
    sc_signal< sc_lv<64> > reg_2342;
    sc_signal< sc_lv<64> > reg_2347;
    sc_signal< sc_lv<64> > reg_2352;
    sc_signal< sc_lv<64> > reg_2357;
    sc_signal< sc_lv<64> > reg_2362;
    sc_signal< sc_lv<64> > reg_2367;
    sc_signal< sc_lv<64> > reg_2372;
    sc_signal< sc_lv<64> > reg_2377;
    sc_signal< sc_lv<64> > reg_2382;
    sc_signal< sc_lv<64> > reg_2387;
    sc_signal< sc_lv<64> > reg_2392;
    sc_signal< sc_lv<64> > reg_2397;
    sc_signal< sc_lv<64> > reg_2402;
    sc_signal< sc_lv<64> > reg_2407;
    sc_signal< sc_lv<64> > reg_2412;
    sc_signal< sc_lv<64> > reg_2417;
    sc_signal< sc_lv<64> > reg_2422;
    sc_signal< sc_lv<64> > reg_2427;
    sc_signal< sc_lv<64> > reg_2432;
    sc_signal< sc_lv<64> > reg_2437;
    sc_signal< sc_lv<64> > reg_2442;
    sc_signal< sc_lv<64> > reg_2447;
    sc_signal< sc_lv<64> > reg_2452;
    sc_signal< sc_lv<64> > reg_2457;
    sc_signal< sc_lv<64> > reg_2462;
    sc_signal< sc_lv<64> > reg_2467;
    sc_signal< sc_lv<64> > reg_2472;
    sc_signal< sc_lv<64> > reg_2477;
    sc_signal< sc_lv<64> > reg_2482;
    sc_signal< sc_lv<64> > reg_2487;
    sc_signal< sc_lv<64> > reg_2492;
    sc_signal< sc_lv<64> > reg_2497;
    sc_signal< sc_lv<64> > reg_2502;
    sc_signal< sc_lv<64> > reg_2507;
    sc_signal< sc_lv<64> > reg_2512;
    sc_signal< sc_lv<64> > reg_2517;
    sc_signal< sc_lv<64> > reg_2522;
    sc_signal< sc_lv<64> > reg_2527;
    sc_signal< sc_lv<64> > reg_2532;
    sc_signal< sc_lv<64> > reg_2537;
    sc_signal< sc_lv<64> > reg_2542;
    sc_signal< sc_lv<64> > reg_2547;
    sc_signal< sc_lv<64> > reg_2552;
    sc_signal< sc_lv<64> > reg_2557;
    sc_signal< sc_lv<64> > reg_2562;
    sc_signal< sc_lv<64> > reg_2567;
    sc_signal< sc_lv<64> > reg_2572;
    sc_signal< sc_lv<64> > reg_2577;
    sc_signal< sc_lv<64> > reg_2582;
    sc_signal< sc_lv<64> > reg_2587;
    sc_signal< sc_lv<64> > reg_2592;
    sc_signal< sc_lv<64> > reg_2597;
    sc_signal< sc_lv<64> > reg_2602;
    sc_signal< sc_lv<64> > reg_2607;
    sc_signal< sc_lv<64> > reg_2612;
    sc_signal< sc_lv<64> > reg_2617;
    sc_signal< sc_lv<64> > reg_2622;
    sc_signal< sc_lv<64> > reg_2627;
    sc_signal< sc_lv<64> > reg_2632;
    sc_signal< sc_lv<64> > reg_2637;
    sc_signal< sc_lv<64> > reg_2642;
    sc_signal< sc_lv<64> > reg_2647;
    sc_signal< sc_lv<64> > reg_2652;
    sc_signal< sc_lv<64> > reg_2657;
    sc_signal< sc_lv<64> > reg_2662;
    sc_signal< sc_lv<64> > reg_2667;
    sc_signal< sc_lv<64> > reg_2672;
    sc_signal< sc_lv<64> > reg_2677;
    sc_signal< sc_lv<64> > reg_2682;
    sc_signal< sc_lv<64> > reg_2687;
    sc_signal< sc_lv<64> > reg_2692;
    sc_signal< sc_lv<64> > reg_2697;
    sc_signal< sc_lv<64> > reg_2702;
    sc_signal< sc_lv<64> > reg_2707;
    sc_signal< sc_lv<64> > reg_2712;
    sc_signal< sc_lv<64> > reg_2717;
    sc_signal< sc_lv<64> > reg_2722;
    sc_signal< sc_lv<64> > reg_2727;
    sc_signal< sc_lv<64> > reg_2732;
    sc_signal< sc_lv<64> > reg_2737;
    sc_signal< sc_lv<64> > reg_2742;
    sc_signal< sc_lv<64> > reg_2747;
    sc_signal< sc_lv<64> > reg_2752;
    sc_signal< sc_lv<64> > reg_2757;
    sc_signal< sc_lv<64> > reg_2762;
    sc_signal< sc_lv<64> > reg_2767;
    sc_signal< sc_lv<64> > reg_2772;
    sc_signal< sc_lv<64> > reg_2777;
    sc_signal< sc_lv<64> > reg_2782;
    sc_signal< sc_lv<64> > reg_2787;
    sc_signal< sc_lv<64> > reg_2792;
    sc_signal< sc_lv<64> > reg_2797;
    sc_signal< sc_lv<64> > reg_2802;
    sc_signal< sc_lv<64> > reg_2807;
    sc_signal< sc_lv<64> > reg_2812;
    sc_signal< sc_lv<64> > reg_2817;
    sc_signal< sc_lv<64> > reg_2822;
    sc_signal< sc_lv<64> > reg_2827;
    sc_signal< sc_lv<64> > reg_2832;
    sc_signal< sc_lv<64> > reg_2837;
    sc_signal< sc_lv<64> > reg_2842;
    sc_signal< sc_lv<64> > reg_2847;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > grp_to_int_fu_1768_ap_done;
    sc_signal< sc_lv<64> > p_0_ax_reg_3858;
    sc_signal< sc_lv<64> > p_1_ax_reg_3863;
    sc_signal< sc_lv<64> > p_2_ax_reg_3868;
    sc_signal< sc_lv<64> > p_3_ax_reg_3873;
    sc_signal< sc_lv<64> > p_4_ax_reg_3878;
    sc_signal< sc_lv<64> > p_5_ax_reg_3883;
    sc_signal< sc_lv<64> > p_0_ay_reg_3888;
    sc_signal< sc_lv<64> > p_1_ay_reg_3893;
    sc_signal< sc_lv<64> > p_2_ay_reg_3898;
    sc_signal< sc_lv<64> > p_3_ay_reg_3903;
    sc_signal< sc_lv<64> > p_4_ay_reg_3908;
    sc_signal< sc_lv<64> > p_5_ay_reg_3913;
    sc_signal< sc_lv<64> > p_0_az_reg_3918;
    sc_signal< sc_lv<64> > p_1_az_reg_3923;
    sc_signal< sc_lv<64> > p_2_az_reg_3928;
    sc_signal< sc_lv<64> > p_3_az_reg_3933;
    sc_signal< sc_lv<64> > p_4_az_reg_3938;
    sc_signal< sc_lv<64> > p_5_az_reg_3943;
    sc_signal< sc_lv<13> > t_1_9_fu_3146_p2;
    sc_signal< sc_lv<13> > t_1_9_reg_3952;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<1> > exitcond1_fu_3152_p2;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter1;
    sc_signal< sc_logic > ap_sig_ioackin_result_x_WREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_y_WREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_z_WREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_vx_WREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_vy_WREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_vz_WREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_ax_WREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_ay_WREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_az_WREADY;
    sc_signal< sc_logic > ap_sig_ioackin_result_m_WREADY;
    sc_signal< bool > ap_block_state15_io;
    sc_signal< bool > ap_block_pp0_stage0_flag00011001;
    sc_signal< sc_lv<3> > indvar_next_fu_3158_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > p_x_gep3_phi_fu_3226_p3;
    sc_signal< sc_lv<64> > p_x_gep3_phi_reg_4506;
    sc_signal< sc_lv<64> > p_y_gep6_phi_fu_3266_p3;
    sc_signal< sc_lv<64> > p_y_gep6_phi_reg_4511;
    sc_signal< sc_lv<64> > p_z_gep9_phi_fu_3306_p3;
    sc_signal< sc_lv<64> > p_z_gep9_phi_reg_4516;
    sc_signal< sc_lv<64> > p_vx_gep12_phi_fu_3346_p3;
    sc_signal< sc_lv<64> > p_vx_gep12_phi_reg_4521;
    sc_signal< sc_lv<64> > p_vy_gep15_phi_fu_3386_p3;
    sc_signal< sc_lv<64> > p_vy_gep15_phi_reg_4526;
    sc_signal< sc_lv<64> > p_vz_gep18_phi_fu_3426_p3;
    sc_signal< sc_lv<64> > p_vz_gep18_phi_reg_4531;
    sc_signal< sc_lv<64> > p_ax_gep21_phi_fu_3461_p3;
    sc_signal< sc_lv<64> > p_ax_gep21_phi_reg_4536;
    sc_signal< sc_lv<64> > p_ay_gep24_phi_fu_3495_p3;
    sc_signal< sc_lv<64> > p_ay_gep24_phi_reg_4541;
    sc_signal< sc_lv<64> > p_az_gep27_phi_fu_3529_p3;
    sc_signal< sc_lv<64> > p_az_gep27_phi_reg_4546;
    sc_signal< sc_lv<64> > p_m_gep30_phi_fu_3580_p3;
    sc_signal< sc_lv<64> > p_m_gep30_phi_reg_4551;
    sc_signal< bool > ap_block_pp0_stage0_flag00011011;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state14;
    sc_signal< sc_logic > grp_janus_step_fu_1548_ap_start;
    sc_signal< sc_logic > grp_janus_step_fu_1548_ap_idle;
    sc_signal< sc_logic > grp_janus_step_fu_1548_ap_ready;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_0_x_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_1_x_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_2_x_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_3_x_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_4_x_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_5_x_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_6_x_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_7_x_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_8_x_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_0_y_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_1_y_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_2_y_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_3_y_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_4_y_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_5_y_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_6_y_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_7_y_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_8_y_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_0_z_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_1_z_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_2_z_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_3_z_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_4_z_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_5_z_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_6_z_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_7_z_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_8_z_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_0_vx_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_1_vx_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_2_vx_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_3_vx_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_4_vx_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_5_vx_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_6_vx_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_7_vx_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_8_vx_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_0_vy_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_1_vy_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_2_vy_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_3_vy_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_4_vy_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_5_vy_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_6_vy_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_7_vy_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_8_vy_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_0_vz_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_1_vz_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_2_vz_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_3_vz_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_4_vz_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_5_vz_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_6_vz_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_7_vz_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_int_8_vz_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_0_x_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_1_x_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_2_x_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_3_x_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_4_x_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_5_x_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_6_x_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_7_x_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_8_x_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_0_y_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_1_y_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_2_y_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_3_y_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_4_y_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_5_y_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_6_y_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_7_y_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_8_y_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_0_z_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_1_z_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_2_z_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_3_z_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_4_z_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_5_z_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_6_z_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_7_z_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_8_z_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_0_vx_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_1_vx_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_2_vx_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_3_vx_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_4_vx_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_5_vx_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_6_vx_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_7_vx_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_8_vx_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_0_vy_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_1_vy_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_2_vy_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_3_vy_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_4_vy_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_5_vy_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_6_vy_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_7_vy_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_8_vy_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_0_vz_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_1_vz_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_2_vz_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_3_vz_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_4_vz_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_5_vz_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_6_vz_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_7_vz_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_p_8_vz_read;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_0;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_1;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_2;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_3;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_4;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_5;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_6;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_7;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_8;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_9;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_10;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_11;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_12;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_13;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_14;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_15;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_16;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_17;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_18;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_19;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_20;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_21;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_22;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_23;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_24;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_25;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_26;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_27;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_28;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_29;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_30;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_31;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_32;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_33;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_34;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_35;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_36;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_37;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_38;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_39;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_40;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_41;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_42;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_43;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_44;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_45;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_46;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_47;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_48;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_49;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_50;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_51;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_52;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_53;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_54;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_55;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_56;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_57;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_58;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_59;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_60;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_61;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_62;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_63;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_64;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_65;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_66;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_67;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_68;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_69;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_70;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_71;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_72;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_73;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_74;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_75;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_76;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_77;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_78;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_79;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_80;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_81;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_82;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_83;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_84;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_85;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_86;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_87;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_88;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_89;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_90;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_91;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_92;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_93;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_94;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_95;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_96;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_97;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_98;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_99;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_100;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_101;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_102;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_103;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_104;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_105;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_106;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_107;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_108;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_109;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_110;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_111;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_112;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_113;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_114;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_115;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_116;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_117;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_118;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_119;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_120;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_121;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_122;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_123;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_124;
    sc_signal< sc_lv<64> > grp_janus_step_fu_1548_ap_return_125;
    sc_signal< sc_logic > grp_to_int_fu_1768_ap_start;
    sc_signal< sc_logic > grp_to_int_fu_1768_ap_idle;
    sc_signal< sc_logic > grp_to_int_fu_1768_ap_ready;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_0;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_1;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_2;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_3;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_4;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_5;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_6;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_7;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_8;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_9;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_10;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_11;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_12;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_13;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_14;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_15;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_16;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_17;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_18;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_19;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_20;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_21;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_22;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_23;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_24;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_25;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_26;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_27;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_28;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_29;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_30;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_31;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_32;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_33;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_34;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_35;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_36;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_37;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_38;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_39;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_40;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_41;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_42;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_43;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_44;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_45;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_46;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_47;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_48;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_49;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_50;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_51;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_52;
    sc_signal< sc_lv<64> > grp_to_int_fu_1768_ap_return_53;
    sc_signal< sc_lv<64> > p_vz_8_reg_338;
    sc_signal< sc_lv<64> > p_vz_7_reg_350;
    sc_signal< sc_lv<64> > p_vz_6_reg_362;
    sc_signal< sc_lv<64> > p_vz_5_reg_374;
    sc_signal< sc_lv<64> > p_vz_4_reg_386;
    sc_signal< sc_lv<64> > p_vz_3_reg_398;
    sc_signal< sc_lv<64> > p_vz_2_reg_410;
    sc_signal< sc_lv<64> > p_vz_1_reg_422;
    sc_signal< sc_lv<64> > p_vz_reg_434;
    sc_signal< sc_lv<64> > p_vy_8_reg_446;
    sc_signal< sc_lv<64> > p_vy_7_reg_458;
    sc_signal< sc_lv<64> > p_vy_6_reg_470;
    sc_signal< sc_lv<64> > p_vy_5_reg_482;
    sc_signal< sc_lv<64> > p_vy_4_reg_494;
    sc_signal< sc_lv<64> > p_vy_3_reg_506;
    sc_signal< sc_lv<64> > p_vy_2_reg_518;
    sc_signal< sc_lv<64> > p_vy_1_reg_530;
    sc_signal< sc_lv<64> > p_vy_reg_542;
    sc_signal< sc_lv<64> > p_vx_8_reg_554;
    sc_signal< sc_lv<64> > p_vx_7_reg_566;
    sc_signal< sc_lv<64> > p_vx_6_reg_578;
    sc_signal< sc_lv<64> > p_vx_5_reg_590;
    sc_signal< sc_lv<64> > p_vx_4_reg_602;
    sc_signal< sc_lv<64> > p_vx_3_reg_614;
    sc_signal< sc_lv<64> > p_vx_2_reg_626;
    sc_signal< sc_lv<64> > p_vx_1_reg_638;
    sc_signal< sc_lv<64> > p_vx_reg_650;
    sc_signal< sc_lv<64> > p_z_8_reg_662;
    sc_signal< sc_lv<64> > p_z_7_reg_674;
    sc_signal< sc_lv<64> > p_z_6_reg_686;
    sc_signal< sc_lv<64> > p_z_5_reg_698;
    sc_signal< sc_lv<64> > p_z_4_reg_710;
    sc_signal< sc_lv<64> > p_z_3_reg_722;
    sc_signal< sc_lv<64> > p_z_2_reg_734;
    sc_signal< sc_lv<64> > p_z_1_reg_746;
    sc_signal< sc_lv<64> > p_z_reg_758;
    sc_signal< sc_lv<64> > p_y_8_reg_770;
    sc_signal< sc_lv<64> > p_y_7_reg_782;
    sc_signal< sc_lv<64> > p_y_6_reg_794;
    sc_signal< sc_lv<64> > p_y_5_reg_806;
    sc_signal< sc_lv<64> > p_y_4_reg_818;
    sc_signal< sc_lv<64> > p_y_3_reg_830;
    sc_signal< sc_lv<64> > p_y_2_reg_842;
    sc_signal< sc_lv<64> > p_y_1_reg_854;
    sc_signal< sc_lv<64> > p_y_reg_866;
    sc_signal< sc_lv<64> > p_x_8_reg_878;
    sc_signal< sc_lv<64> > p_x_7_reg_890;
    sc_signal< sc_lv<64> > p_x_6_reg_902;
    sc_signal< sc_lv<64> > p_x_5_reg_914;
    sc_signal< sc_lv<64> > p_x_4_reg_926;
    sc_signal< sc_lv<64> > p_x_3_reg_938;
    sc_signal< sc_lv<64> > p_x_2_reg_950;
    sc_signal< sc_lv<64> > p_x_1_reg_962;
    sc_signal< sc_lv<64> > p_x_reg_974;
    sc_signal< sc_lv<64> > p_int_vz_8_reg_986;
    sc_signal< sc_lv<64> > p_int_vz_7_reg_996;
    sc_signal< sc_lv<64> > p_int_vz_6_reg_1006;
    sc_signal< sc_lv<64> > p_int_vz_5_reg_1016;
    sc_signal< sc_lv<64> > p_int_vz_4_reg_1026;
    sc_signal< sc_lv<64> > p_int_vz_3_reg_1036;
    sc_signal< sc_lv<64> > p_int_vz_2_reg_1046;
    sc_signal< sc_lv<64> > p_int_vz_1_reg_1056;
    sc_signal< sc_lv<64> > p_int_vz_reg_1066;
    sc_signal< sc_lv<64> > p_int_vy_8_reg_1076;
    sc_signal< sc_lv<64> > p_int_vy_7_reg_1086;
    sc_signal< sc_lv<64> > p_int_vy_6_reg_1096;
    sc_signal< sc_lv<64> > p_int_vy_5_reg_1106;
    sc_signal< sc_lv<64> > p_int_vy_4_reg_1116;
    sc_signal< sc_lv<64> > p_int_vy_3_reg_1126;
    sc_signal< sc_lv<64> > p_int_vy_2_reg_1136;
    sc_signal< sc_lv<64> > p_int_vy_1_reg_1146;
    sc_signal< sc_lv<64> > p_int_vy_reg_1156;
    sc_signal< sc_lv<64> > p_int_vx_8_reg_1166;
    sc_signal< sc_lv<64> > p_int_vx_7_reg_1176;
    sc_signal< sc_lv<64> > p_int_vx_6_reg_1186;
    sc_signal< sc_lv<64> > p_int_vx_5_reg_1196;
    sc_signal< sc_lv<64> > p_int_vx_4_reg_1206;
    sc_signal< sc_lv<64> > p_int_vx_3_reg_1216;
    sc_signal< sc_lv<64> > p_int_vx_2_reg_1226;
    sc_signal< sc_lv<64> > p_int_vx_1_reg_1236;
    sc_signal< sc_lv<64> > p_int_vx_reg_1246;
    sc_signal< sc_lv<64> > p_int_z_8_reg_1256;
    sc_signal< sc_lv<64> > p_int_z_7_reg_1266;
    sc_signal< sc_lv<64> > p_int_z_6_reg_1276;
    sc_signal< sc_lv<64> > p_int_z_5_reg_1286;
    sc_signal< sc_lv<64> > p_int_z_4_reg_1296;
    sc_signal< sc_lv<64> > p_int_z_3_reg_1306;
    sc_signal< sc_lv<64> > p_int_z_2_reg_1316;
    sc_signal< sc_lv<64> > p_int_z_1_reg_1326;
    sc_signal< sc_lv<64> > p_int_z_reg_1336;
    sc_signal< sc_lv<64> > p_int_y_8_reg_1346;
    sc_signal< sc_lv<64> > p_int_y_7_reg_1356;
    sc_signal< sc_lv<64> > p_int_y_6_reg_1366;
    sc_signal< sc_lv<64> > p_int_y_5_reg_1376;
    sc_signal< sc_lv<64> > p_int_y_4_reg_1386;
    sc_signal< sc_lv<64> > p_int_y_3_reg_1396;
    sc_signal< sc_lv<64> > p_int_y_2_reg_1406;
    sc_signal< sc_lv<64> > p_int_y_1_reg_1416;
    sc_signal< sc_lv<64> > p_int_y_reg_1426;
    sc_signal< sc_lv<64> > p_int_x_8_reg_1436;
    sc_signal< sc_lv<64> > p_int_x_7_reg_1446;
    sc_signal< sc_lv<64> > p_int_x_6_reg_1456;
    sc_signal< sc_lv<64> > p_int_x_5_reg_1466;
    sc_signal< sc_lv<64> > p_int_x_4_reg_1476;
    sc_signal< sc_lv<64> > p_int_x_3_reg_1486;
    sc_signal< sc_lv<64> > p_int_x_2_reg_1496;
    sc_signal< sc_lv<64> > p_int_x_1_reg_1506;
    sc_signal< sc_lv<64> > p_int_x_reg_1516;
    sc_signal< sc_lv<13> > t_reg_1526;
    sc_signal< sc_logic > ap_reg_grp_janus_step_fu_1548_ap_start;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_reg_grp_to_int_fu_1768_ap_start;
    sc_signal< sc_logic > ap_reg_ioackin_result_x_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_x_WREADY;
    sc_signal< bool > ap_block_pp0_stage0_flag00001001;
    sc_signal< bool > ap_block_state20;
    sc_signal< sc_logic > ap_reg_ioackin_result_y_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_y_WREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_z_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_z_WREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_vx_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_vx_WREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_vy_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_vy_WREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_vz_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_vz_WREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_ax_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_ax_WREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_ay_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_ay_WREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_az_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_az_WREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_m_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_result_m_WREADY;
    sc_signal< sc_lv<1> > sel_tmp_fu_3164_p2;
    sc_signal< sc_lv<1> > sel_tmp2_fu_3178_p2;
    sc_signal< sc_lv<64> > sel_tmp1_fu_3170_p3;
    sc_signal< sc_lv<1> > sel_tmp4_fu_3192_p2;
    sc_signal< sc_lv<64> > sel_tmp3_fu_3184_p3;
    sc_signal< sc_lv<1> > sel_tmp6_fu_3206_p2;
    sc_signal< sc_lv<64> > sel_tmp5_fu_3198_p3;
    sc_signal< sc_lv<1> > sel_tmp8_fu_3220_p2;
    sc_signal< sc_lv<64> > sel_tmp7_fu_3212_p3;
    sc_signal< sc_lv<64> > tmp_s_fu_3234_p3;
    sc_signal< sc_lv<64> > tmp_91_fu_3242_p3;
    sc_signal< sc_lv<64> > tmp_92_fu_3250_p3;
    sc_signal< sc_lv<64> > tmp_93_fu_3258_p3;
    sc_signal< sc_lv<64> > tmp_94_fu_3274_p3;
    sc_signal< sc_lv<64> > tmp_95_fu_3282_p3;
    sc_signal< sc_lv<64> > tmp_96_fu_3290_p3;
    sc_signal< sc_lv<64> > tmp_97_fu_3298_p3;
    sc_signal< sc_lv<64> > tmp_98_fu_3314_p3;
    sc_signal< sc_lv<64> > tmp_99_fu_3322_p3;
    sc_signal< sc_lv<64> > tmp_100_fu_3330_p3;
    sc_signal< sc_lv<64> > tmp_101_fu_3338_p3;
    sc_signal< sc_lv<64> > tmp_102_fu_3354_p3;
    sc_signal< sc_lv<64> > tmp_103_fu_3362_p3;
    sc_signal< sc_lv<64> > tmp_104_fu_3370_p3;
    sc_signal< sc_lv<64> > tmp_105_fu_3378_p3;
    sc_signal< sc_lv<64> > tmp_106_fu_3394_p3;
    sc_signal< sc_lv<64> > tmp_107_fu_3402_p3;
    sc_signal< sc_lv<64> > tmp_108_fu_3410_p3;
    sc_signal< sc_lv<64> > tmp_109_fu_3418_p3;
    sc_signal< sc_lv<64> > tmp_110_fu_3434_p3;
    sc_signal< sc_lv<64> > tmp_111_fu_3440_p3;
    sc_signal< sc_lv<64> > tmp_112_fu_3447_p3;
    sc_signal< sc_lv<64> > tmp_113_fu_3454_p3;
    sc_signal< sc_lv<64> > tmp_114_fu_3468_p3;
    sc_signal< sc_lv<64> > tmp_115_fu_3474_p3;
    sc_signal< sc_lv<64> > tmp_116_fu_3481_p3;
    sc_signal< sc_lv<64> > tmp_117_fu_3488_p3;
    sc_signal< sc_lv<64> > tmp_118_fu_3502_p3;
    sc_signal< sc_lv<64> > tmp_119_fu_3508_p3;
    sc_signal< sc_lv<64> > tmp_120_fu_3515_p3;
    sc_signal< sc_lv<64> > tmp_121_fu_3522_p3;
    sc_signal< sc_lv<1> > tmp_29_fu_3552_p2;
    sc_signal< sc_lv<64> > tmp_123_fu_3544_p3;
    sc_signal< sc_lv<64> > tmp_122_fu_3536_p3;
    sc_signal< sc_lv<1> > tmp_30_fu_3574_p2;
    sc_signal< sc_lv<64> > tmp_125_fu_3566_p3;
    sc_signal< sc_lv<64> > tmp_124_fu_3558_p3;
    sc_signal< sc_lv<19> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_22111;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<19> ap_ST_fsm_state1;
    static const sc_lv<19> ap_ST_fsm_state2;
    static const sc_lv<19> ap_ST_fsm_state3;
    static const sc_lv<19> ap_ST_fsm_state4;
    static const sc_lv<19> ap_ST_fsm_state5;
    static const sc_lv<19> ap_ST_fsm_state6;
    static const sc_lv<19> ap_ST_fsm_state7;
    static const sc_lv<19> ap_ST_fsm_state8;
    static const sc_lv<19> ap_ST_fsm_state9;
    static const sc_lv<19> ap_ST_fsm_state10;
    static const sc_lv<19> ap_ST_fsm_state11;
    static const sc_lv<19> ap_ST_fsm_state12;
    static const sc_lv<19> ap_ST_fsm_state13;
    static const sc_lv<19> ap_ST_fsm_pp0_stage0;
    static const sc_lv<19> ap_ST_fsm_state16;
    static const sc_lv<19> ap_ST_fsm_state17;
    static const sc_lv<19> ap_ST_fsm_state18;
    static const sc_lv<19> ap_ST_fsm_state19;
    static const sc_lv<19> ap_ST_fsm_state20;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_D;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_12;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_RESULT_X_TARGET_ADDR;
    static const int C_M_AXI_RESULT_X_USER_VALUE;
    static const int C_M_AXI_RESULT_X_PROT_VALUE;
    static const int C_M_AXI_RESULT_X_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_RESULT_Y_TARGET_ADDR;
    static const int C_M_AXI_RESULT_Y_USER_VALUE;
    static const int C_M_AXI_RESULT_Y_PROT_VALUE;
    static const int C_M_AXI_RESULT_Y_CACHE_VALUE;
    static const int C_M_AXI_RESULT_Z_TARGET_ADDR;
    static const int C_M_AXI_RESULT_Z_USER_VALUE;
    static const int C_M_AXI_RESULT_Z_PROT_VALUE;
    static const int C_M_AXI_RESULT_Z_CACHE_VALUE;
    static const int C_M_AXI_RESULT_VX_TARGET_ADDR;
    static const int C_M_AXI_RESULT_VX_USER_VALUE;
    static const int C_M_AXI_RESULT_VX_PROT_VALUE;
    static const int C_M_AXI_RESULT_VX_CACHE_VALUE;
    static const int C_M_AXI_RESULT_VY_TARGET_ADDR;
    static const int C_M_AXI_RESULT_VY_USER_VALUE;
    static const int C_M_AXI_RESULT_VY_PROT_VALUE;
    static const int C_M_AXI_RESULT_VY_CACHE_VALUE;
    static const int C_M_AXI_RESULT_VZ_TARGET_ADDR;
    static const int C_M_AXI_RESULT_VZ_USER_VALUE;
    static const int C_M_AXI_RESULT_VZ_PROT_VALUE;
    static const int C_M_AXI_RESULT_VZ_CACHE_VALUE;
    static const int C_M_AXI_RESULT_AX_TARGET_ADDR;
    static const int C_M_AXI_RESULT_AX_USER_VALUE;
    static const int C_M_AXI_RESULT_AX_PROT_VALUE;
    static const int C_M_AXI_RESULT_AX_CACHE_VALUE;
    static const int C_M_AXI_RESULT_AY_TARGET_ADDR;
    static const int C_M_AXI_RESULT_AY_USER_VALUE;
    static const int C_M_AXI_RESULT_AY_PROT_VALUE;
    static const int C_M_AXI_RESULT_AY_CACHE_VALUE;
    static const int C_M_AXI_RESULT_AZ_TARGET_ADDR;
    static const int C_M_AXI_RESULT_AZ_USER_VALUE;
    static const int C_M_AXI_RESULT_AZ_PROT_VALUE;
    static const int C_M_AXI_RESULT_AZ_CACHE_VALUE;
    static const int C_M_AXI_RESULT_M_TARGET_ADDR;
    static const int C_M_AXI_RESULT_M_USER_VALUE;
    static const int C_M_AXI_RESULT_M_PROT_VALUE;
    static const int C_M_AXI_RESULT_M_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<64> ap_const_lv64_BF73BF9E2E3C5383;
    static const sc_lv<64> ap_const_lv64_3F60DCF854CE4C7C;
    static const sc_lv<64> ap_const_lv64_BF88973D44583149;
    static const sc_lv<64> ap_const_lv64_BF6F613A0D086259;
    static const sc_lv<64> ap_const_lv64_BF853C4453159B2B;
    static const sc_lv<64> ap_const_lv64_BEFA43F02C76C8AB;
    static const sc_lv<64> ap_const_lv64_BF6F2F613DADF176;
    static const sc_lv<64> ap_const_lv64_BFC319BD79AF55DD;
    static const sc_lv<64> ap_const_lv64_3EDE8F5A3EB9DCFC;
    static const sc_lv<64> ap_const_lv64_3FC677B23A587859;
    static const sc_lv<64> ap_const_lv64_3FC8DB85A5B42410;
    static const sc_lv<64> ap_const_lv64_BF85F0F79C6BDB23;
    static const sc_lv<64> ap_const_lv64_BFD6241DECB5C325;
    static const sc_lv<64> ap_const_lv64_BFE6D947030952B4;
    static const sc_lv<64> ap_const_lv64_3FEA8FA78A436C92;
    static const sc_lv<64> ap_const_lv64_BFF29B21E53B95B9;
    static const sc_lv<64> ap_const_lv64_BFDDACB633B56C17;
    static const sc_lv<64> ap_const_lv64_3F34BDC20AA5CC77;
    static const sc_lv<64> ap_const_lv64_3FAACF601FAEFFED;
    static const sc_lv<64> ap_const_lv64_BFBA6C2D89FC4D33;
    static const sc_lv<64> ap_const_lv64_3FD39B66EF2B2F4F;
    static const sc_lv<64> ap_const_lv64_3FCE23C71B55DC83;
    static const sc_lv<64> ap_const_lv64_BFC7FEE458000E0D;
    static const sc_lv<64> ap_const_lv64_BFE238DAECF98D5A;
    static const sc_lv<64> ap_const_lv64_BFCAF89B7302DA8D;
    static const sc_lv<64> ap_const_lv64_3FF368D039E12295;
    static const sc_lv<64> ap_const_lv64_BF34379C52A2C552;
    static const sc_lv<64> ap_const_lv64_BFDEA187B634DB1A;
    static const sc_lv<64> ap_const_lv64_BFC961E0BE157C12;
    static const sc_lv<64> ap_const_lv64_3FC7E5989FEBDF52;
    static const sc_lv<64> ap_const_lv64_3FBD2FDCD0179FA4;
    static const sc_lv<64> ap_const_lv64_3FA8D9956609AAD1;
    static const sc_lv<64> ap_const_lv64_BF2465D41C124A40;
    static const sc_lv<64> ap_const_lv64_3FA5B5322CF8CE05;
    static const sc_lv<64> ap_const_lv64_BF964698DBEFCB0B;
    static const sc_lv<64> ap_const_lv64_BF20E99E2D034213;
    static const sc_lv<64> ap_const_lv64_C0219502573C37FA;
    static const sc_lv<64> ap_const_lv64_4021AFCF747ADCA3;
    static const sc_lv<64> ap_const_lv64_C0241A39E25E85F4;
    static const sc_lv<64> ap_const_lv64_C007D955EEEAB803;
    static const sc_lv<64> ap_const_lv64_3FDCD9A6C1889FBB;
    static const sc_lv<64> ap_const_lv64_3FE1C3FE1FA86D35;
    static const sc_lv<64> ap_const_lv64_3FC0B46DAED4F4AD;
    static const sc_lv<64> ap_const_lv64_BFDBB5B2C08236D6;
    static const sc_lv<64> ap_const_lv64_3F77B17E896D4129;
    static const sc_lv<64> ap_const_lv64_403C9F7653CCEE75;
    static const sc_lv<64> ap_const_lv64_4031D783AF637DB7;
    static const sc_lv<64> ap_const_lv64_BFD3307121192C06;
    static const sc_lv<64> ap_const_lv64_C0122D8A2D8E41D1;
    static const sc_lv<64> ap_const_lv64_BFF99CB9F9E42F76;
    static const sc_lv<64> ap_const_lv64_3FEA9286B17974A3;
    static const sc_lv<64> ap_const_lv64_BFE6907EC81DDB80;
    static const sc_lv<64> ap_const_lv64_BFC3927878C2E34A;
    static const sc_lv<64> ap_const_lv64_3F61C8E693683811;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<13> ap_const_lv13_1888;
    static const sc_lv<13> ap_const_lv13_A;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<64> ap_const_lv64_3FF0000000000000;
    static const sc_lv<64> ap_const_lv64_3F4F49600670CC2E;
    static const sc_lv<64> ap_const_lv64_3EC488B1548664FE;
    static const sc_lv<64> ap_const_lv64_3E86481BDA0ACB48;
    static const sc_lv<64> ap_const_lv64_3E95A8363C414D00;
    static const sc_lv<64> ap_const_lv64_3EC9814786649F85;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const8();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0_flag00000000();
    void thread_ap_block_pp0_stage0_flag00001001();
    void thread_ap_block_pp0_stage0_flag00011001();
    void thread_ap_block_pp0_stage0_flag00011011();
    void thread_ap_block_state14_pp0_stage0_iter0();
    void thread_ap_block_state15_io();
    void thread_ap_block_state15_pp0_stage0_iter1();
    void thread_ap_block_state20();
    void thread_ap_block_state7_io();
    void thread_ap_condition_22111();
    void thread_ap_condition_pp0_exit_iter0_state14();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_ioackin_result_ax_AWREADY();
    void thread_ap_sig_ioackin_result_ax_WREADY();
    void thread_ap_sig_ioackin_result_ay_AWREADY();
    void thread_ap_sig_ioackin_result_ay_WREADY();
    void thread_ap_sig_ioackin_result_az_AWREADY();
    void thread_ap_sig_ioackin_result_az_WREADY();
    void thread_ap_sig_ioackin_result_m_AWREADY();
    void thread_ap_sig_ioackin_result_m_WREADY();
    void thread_ap_sig_ioackin_result_vx_AWREADY();
    void thread_ap_sig_ioackin_result_vx_WREADY();
    void thread_ap_sig_ioackin_result_vy_AWREADY();
    void thread_ap_sig_ioackin_result_vy_WREADY();
    void thread_ap_sig_ioackin_result_vz_AWREADY();
    void thread_ap_sig_ioackin_result_vz_WREADY();
    void thread_ap_sig_ioackin_result_x_AWREADY();
    void thread_ap_sig_ioackin_result_x_WREADY();
    void thread_ap_sig_ioackin_result_y_AWREADY();
    void thread_ap_sig_ioackin_result_y_WREADY();
    void thread_ap_sig_ioackin_result_z_AWREADY();
    void thread_ap_sig_ioackin_result_z_WREADY();
    void thread_exitcond1_fu_3152_p2();
    void thread_exitcond_4_fu_3140_p2();
    void thread_grp_janus_step_fu_1548_ap_start();
    void thread_grp_janus_step_fu_1548_p_0_vx_read();
    void thread_grp_janus_step_fu_1548_p_0_vy_read();
    void thread_grp_janus_step_fu_1548_p_0_vz_read();
    void thread_grp_janus_step_fu_1548_p_0_x_read();
    void thread_grp_janus_step_fu_1548_p_0_y_read();
    void thread_grp_janus_step_fu_1548_p_0_z_read();
    void thread_grp_janus_step_fu_1548_p_1_vx_read();
    void thread_grp_janus_step_fu_1548_p_1_vy_read();
    void thread_grp_janus_step_fu_1548_p_1_vz_read();
    void thread_grp_janus_step_fu_1548_p_1_x_read();
    void thread_grp_janus_step_fu_1548_p_1_y_read();
    void thread_grp_janus_step_fu_1548_p_1_z_read();
    void thread_grp_janus_step_fu_1548_p_2_vx_read();
    void thread_grp_janus_step_fu_1548_p_2_vy_read();
    void thread_grp_janus_step_fu_1548_p_2_vz_read();
    void thread_grp_janus_step_fu_1548_p_2_x_read();
    void thread_grp_janus_step_fu_1548_p_2_y_read();
    void thread_grp_janus_step_fu_1548_p_2_z_read();
    void thread_grp_janus_step_fu_1548_p_3_vx_read();
    void thread_grp_janus_step_fu_1548_p_3_vy_read();
    void thread_grp_janus_step_fu_1548_p_3_vz_read();
    void thread_grp_janus_step_fu_1548_p_3_x_read();
    void thread_grp_janus_step_fu_1548_p_3_y_read();
    void thread_grp_janus_step_fu_1548_p_3_z_read();
    void thread_grp_janus_step_fu_1548_p_4_vx_read();
    void thread_grp_janus_step_fu_1548_p_4_vy_read();
    void thread_grp_janus_step_fu_1548_p_4_vz_read();
    void thread_grp_janus_step_fu_1548_p_4_x_read();
    void thread_grp_janus_step_fu_1548_p_4_y_read();
    void thread_grp_janus_step_fu_1548_p_4_z_read();
    void thread_grp_janus_step_fu_1548_p_5_vx_read();
    void thread_grp_janus_step_fu_1548_p_5_vy_read();
    void thread_grp_janus_step_fu_1548_p_5_vz_read();
    void thread_grp_janus_step_fu_1548_p_5_x_read();
    void thread_grp_janus_step_fu_1548_p_5_y_read();
    void thread_grp_janus_step_fu_1548_p_5_z_read();
    void thread_grp_janus_step_fu_1548_p_6_vx_read();
    void thread_grp_janus_step_fu_1548_p_6_vy_read();
    void thread_grp_janus_step_fu_1548_p_6_vz_read();
    void thread_grp_janus_step_fu_1548_p_6_x_read();
    void thread_grp_janus_step_fu_1548_p_6_y_read();
    void thread_grp_janus_step_fu_1548_p_6_z_read();
    void thread_grp_janus_step_fu_1548_p_7_vx_read();
    void thread_grp_janus_step_fu_1548_p_7_vy_read();
    void thread_grp_janus_step_fu_1548_p_7_vz_read();
    void thread_grp_janus_step_fu_1548_p_7_x_read();
    void thread_grp_janus_step_fu_1548_p_7_y_read();
    void thread_grp_janus_step_fu_1548_p_7_z_read();
    void thread_grp_janus_step_fu_1548_p_8_vx_read();
    void thread_grp_janus_step_fu_1548_p_8_vy_read();
    void thread_grp_janus_step_fu_1548_p_8_vz_read();
    void thread_grp_janus_step_fu_1548_p_8_x_read();
    void thread_grp_janus_step_fu_1548_p_8_y_read();
    void thread_grp_janus_step_fu_1548_p_8_z_read();
    void thread_grp_janus_step_fu_1548_p_int_0_vx_read();
    void thread_grp_janus_step_fu_1548_p_int_0_vy_read();
    void thread_grp_janus_step_fu_1548_p_int_0_vz_read();
    void thread_grp_janus_step_fu_1548_p_int_0_x_read();
    void thread_grp_janus_step_fu_1548_p_int_0_y_read();
    void thread_grp_janus_step_fu_1548_p_int_0_z_read();
    void thread_grp_janus_step_fu_1548_p_int_1_vx_read();
    void thread_grp_janus_step_fu_1548_p_int_1_vy_read();
    void thread_grp_janus_step_fu_1548_p_int_1_vz_read();
    void thread_grp_janus_step_fu_1548_p_int_1_x_read();
    void thread_grp_janus_step_fu_1548_p_int_1_y_read();
    void thread_grp_janus_step_fu_1548_p_int_1_z_read();
    void thread_grp_janus_step_fu_1548_p_int_2_vx_read();
    void thread_grp_janus_step_fu_1548_p_int_2_vy_read();
    void thread_grp_janus_step_fu_1548_p_int_2_vz_read();
    void thread_grp_janus_step_fu_1548_p_int_2_x_read();
    void thread_grp_janus_step_fu_1548_p_int_2_y_read();
    void thread_grp_janus_step_fu_1548_p_int_2_z_read();
    void thread_grp_janus_step_fu_1548_p_int_3_vx_read();
    void thread_grp_janus_step_fu_1548_p_int_3_vy_read();
    void thread_grp_janus_step_fu_1548_p_int_3_vz_read();
    void thread_grp_janus_step_fu_1548_p_int_3_x_read();
    void thread_grp_janus_step_fu_1548_p_int_3_y_read();
    void thread_grp_janus_step_fu_1548_p_int_3_z_read();
    void thread_grp_janus_step_fu_1548_p_int_4_vx_read();
    void thread_grp_janus_step_fu_1548_p_int_4_vy_read();
    void thread_grp_janus_step_fu_1548_p_int_4_vz_read();
    void thread_grp_janus_step_fu_1548_p_int_4_x_read();
    void thread_grp_janus_step_fu_1548_p_int_4_y_read();
    void thread_grp_janus_step_fu_1548_p_int_4_z_read();
    void thread_grp_janus_step_fu_1548_p_int_5_vx_read();
    void thread_grp_janus_step_fu_1548_p_int_5_vy_read();
    void thread_grp_janus_step_fu_1548_p_int_5_vz_read();
    void thread_grp_janus_step_fu_1548_p_int_5_x_read();
    void thread_grp_janus_step_fu_1548_p_int_5_y_read();
    void thread_grp_janus_step_fu_1548_p_int_5_z_read();
    void thread_grp_janus_step_fu_1548_p_int_6_vx_read();
    void thread_grp_janus_step_fu_1548_p_int_6_vy_read();
    void thread_grp_janus_step_fu_1548_p_int_6_vz_read();
    void thread_grp_janus_step_fu_1548_p_int_6_x_read();
    void thread_grp_janus_step_fu_1548_p_int_6_y_read();
    void thread_grp_janus_step_fu_1548_p_int_6_z_read();
    void thread_grp_janus_step_fu_1548_p_int_7_vx_read();
    void thread_grp_janus_step_fu_1548_p_int_7_vy_read();
    void thread_grp_janus_step_fu_1548_p_int_7_vz_read();
    void thread_grp_janus_step_fu_1548_p_int_7_x_read();
    void thread_grp_janus_step_fu_1548_p_int_7_y_read();
    void thread_grp_janus_step_fu_1548_p_int_7_z_read();
    void thread_grp_janus_step_fu_1548_p_int_8_vx_read();
    void thread_grp_janus_step_fu_1548_p_int_8_vy_read();
    void thread_grp_janus_step_fu_1548_p_int_8_vz_read();
    void thread_grp_janus_step_fu_1548_p_int_8_x_read();
    void thread_grp_janus_step_fu_1548_p_int_8_y_read();
    void thread_grp_janus_step_fu_1548_p_int_8_z_read();
    void thread_grp_to_int_fu_1768_ap_start();
    void thread_indvar_next_fu_3158_p2();
    void thread_p_ax_gep21_phi_fu_3461_p3();
    void thread_p_ay_gep24_phi_fu_3495_p3();
    void thread_p_az_gep27_phi_fu_3529_p3();
    void thread_p_m_gep30_phi_fu_3580_p3();
    void thread_p_vx_gep12_phi_fu_3346_p3();
    void thread_p_vy_gep15_phi_fu_3386_p3();
    void thread_p_vz_gep18_phi_fu_3426_p3();
    void thread_p_x_gep3_phi_fu_3226_p3();
    void thread_p_y_gep6_phi_fu_3266_p3();
    void thread_p_z_gep9_phi_fu_3306_p3();
    void thread_result_ax_AWVALID();
    void thread_result_ax_BREADY();
    void thread_result_ax_WVALID();
    void thread_result_ax_blk_n_AW();
    void thread_result_ax_blk_n_B();
    void thread_result_ax_blk_n_W();
    void thread_result_ay_AWVALID();
    void thread_result_ay_BREADY();
    void thread_result_ay_WVALID();
    void thread_result_ay_blk_n_AW();
    void thread_result_ay_blk_n_B();
    void thread_result_ay_blk_n_W();
    void thread_result_az_AWVALID();
    void thread_result_az_BREADY();
    void thread_result_az_WVALID();
    void thread_result_az_blk_n_AW();
    void thread_result_az_blk_n_B();
    void thread_result_az_blk_n_W();
    void thread_result_m_AWVALID();
    void thread_result_m_BREADY();
    void thread_result_m_WVALID();
    void thread_result_m_blk_n_AW();
    void thread_result_m_blk_n_B();
    void thread_result_m_blk_n_W();
    void thread_result_vx_AWVALID();
    void thread_result_vx_BREADY();
    void thread_result_vx_WVALID();
    void thread_result_vx_blk_n_AW();
    void thread_result_vx_blk_n_B();
    void thread_result_vx_blk_n_W();
    void thread_result_vy_AWVALID();
    void thread_result_vy_BREADY();
    void thread_result_vy_WVALID();
    void thread_result_vy_blk_n_AW();
    void thread_result_vy_blk_n_B();
    void thread_result_vy_blk_n_W();
    void thread_result_vz_AWVALID();
    void thread_result_vz_BREADY();
    void thread_result_vz_WVALID();
    void thread_result_vz_blk_n_AW();
    void thread_result_vz_blk_n_B();
    void thread_result_vz_blk_n_W();
    void thread_result_x_AWVALID();
    void thread_result_x_BREADY();
    void thread_result_x_WVALID();
    void thread_result_x_blk_n_AW();
    void thread_result_x_blk_n_B();
    void thread_result_x_blk_n_W();
    void thread_result_y_AWVALID();
    void thread_result_y_BREADY();
    void thread_result_y_WVALID();
    void thread_result_y_blk_n_AW();
    void thread_result_y_blk_n_B();
    void thread_result_y_blk_n_W();
    void thread_result_z_AWVALID();
    void thread_result_z_BREADY();
    void thread_result_z_WVALID();
    void thread_result_z_blk_n_AW();
    void thread_result_z_blk_n_B();
    void thread_result_z_blk_n_W();
    void thread_sel_tmp1_fu_3170_p3();
    void thread_sel_tmp2_fu_3178_p2();
    void thread_sel_tmp3_fu_3184_p3();
    void thread_sel_tmp4_fu_3192_p2();
    void thread_sel_tmp5_fu_3198_p3();
    void thread_sel_tmp6_fu_3206_p2();
    void thread_sel_tmp7_fu_3212_p3();
    void thread_sel_tmp8_fu_3220_p2();
    void thread_sel_tmp_fu_3164_p2();
    void thread_t_1_9_fu_3146_p2();
    void thread_tmp_100_fu_3330_p3();
    void thread_tmp_101_fu_3338_p3();
    void thread_tmp_102_fu_3354_p3();
    void thread_tmp_103_fu_3362_p3();
    void thread_tmp_104_fu_3370_p3();
    void thread_tmp_105_fu_3378_p3();
    void thread_tmp_106_fu_3394_p3();
    void thread_tmp_107_fu_3402_p3();
    void thread_tmp_108_fu_3410_p3();
    void thread_tmp_109_fu_3418_p3();
    void thread_tmp_110_fu_3434_p3();
    void thread_tmp_111_fu_3440_p3();
    void thread_tmp_112_fu_3447_p3();
    void thread_tmp_113_fu_3454_p3();
    void thread_tmp_114_fu_3468_p3();
    void thread_tmp_115_fu_3474_p3();
    void thread_tmp_116_fu_3481_p3();
    void thread_tmp_117_fu_3488_p3();
    void thread_tmp_118_fu_3502_p3();
    void thread_tmp_119_fu_3508_p3();
    void thread_tmp_120_fu_3515_p3();
    void thread_tmp_121_fu_3522_p3();
    void thread_tmp_122_fu_3536_p3();
    void thread_tmp_123_fu_3544_p3();
    void thread_tmp_124_fu_3558_p3();
    void thread_tmp_125_fu_3566_p3();
    void thread_tmp_29_fu_3552_p2();
    void thread_tmp_30_fu_3574_p2();
    void thread_tmp_91_fu_3242_p3();
    void thread_tmp_92_fu_3250_p3();
    void thread_tmp_93_fu_3258_p3();
    void thread_tmp_94_fu_3274_p3();
    void thread_tmp_95_fu_3282_p3();
    void thread_tmp_96_fu_3290_p3();
    void thread_tmp_97_fu_3298_p3();
    void thread_tmp_98_fu_3314_p3();
    void thread_tmp_99_fu_3322_p3();
    void thread_tmp_s_fu_3234_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
