<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - ZynqBF_2t_ip_src_SimpleDualPortRAM_generic.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../ZynqBF_2t_ip_src_SimpleDualPortRAM_generic.vhd" target="rtwreport_document_frame" id="linkToText_plain">ZynqBF_2t_ip_src_SimpleDualPortRAM_generic.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_SimpleDualPortRAM_generic.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2019-02-11 10:11:27</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.5 and HDL Coder 3.13</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: ZynqBF_2t_ip_src_SimpleDualPortRAM_generic</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: ZynqBF_2tx_fpga/channel_estimator/in_fifo/rx_i_fifo/SimpleDualPortRAM_generic</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 3</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- <a href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3180')" name="code2model"><font color="#117755"><i>&lt;S5&gt;/rx_i_fifo</i></font></a></span>
</span><span><a class="LN" id="18">   18   </a><span class="CT">-- </span>
</span><span><a class="LN" id="19">   19   </a><span class="CT">-- <a href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3181')" name="code2model"><font color="#117755"><i>&lt;S5&gt;/rx_q_fifo</i></font></a></span>
</span><span><a class="LN" id="20">   20   </a><span class="CT">-- </span>
</span><span><a class="LN" id="21">   21   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="22">   22   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="23">   23   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="24">   24   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="25">   25   </a>
</span><span><a class="LN" id="26">   26   </a><span class="KW">ENTITY</span> ZynqBF_2t_ip_src_SimpleDualPortRAM_generic <span class="KW">IS</span>
</span><span><a class="LN" id="27">   27   </a>  <span class="KW">GENERIC</span>( AddrWidth                      : integer := 1;
</span><span><a class="LN" id="28">   28   </a>           DataWidth                      : integer := 1
</span><span><a class="LN" id="29">   29   </a>           );
</span><span><a class="LN" id="30">   30   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="31">   31   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="32">   32   </a>        wr_din                            :   <span class="KW">IN</span>    std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="33">   33   </a>        wr_addr                           :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="34">   34   </a>        wr_en                             :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="35">   35   </a>        rd_addr                           :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="36">   36   </a>        rd_dout                           :   <span class="KW">OUT</span>   std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="37">   37   </a>        );
</span><span><a class="LN" id="38">   38   </a><span class="KW">END</span> ZynqBF_2t_ip_src_SimpleDualPortRAM_generic;
</span><span><a class="LN" id="39">   39   </a>
</span><span><a class="LN" id="40">   40   </a>
</span><span><a class="LN" id="41">   41   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> ZynqBF_2t_ip_src_SimpleDualPortRAM_generic <span class="KW">IS</span>
</span><span><a class="LN" id="42">   42   </a>
</span><span><a class="LN" id="43">   43   </a>  <span class="CT">-- Local Type Definitions</span>
</span><span><a class="LN" id="44">   44   </a>  <span class="KW">TYPE</span> ram_type <span class="KW">IS</span> <span class="KW">ARRAY</span> (2**AddrWidth - 1 <span class="KW">DOWNTO</span> 0) <span class="KW">of</span> std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="45">   45   </a>
</span><span><a class="LN" id="46">   46   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="47">   47   </a>  <span class="KW">SIGNAL</span> ram                              : ram_type := (<span class="KW">OTHERS</span> =&gt; (<span class="KW">OTHERS</span> =&gt; '0'));
</span><span><a class="LN" id="48">   48   </a>  <span class="KW">SIGNAL</span> data_int                         : std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0) := (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="49">   49   </a>  <span class="KW">SIGNAL</span> wr_addr_unsigned                 : unsigned(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="50">   50   </a>  <span class="KW">SIGNAL</span> rd_addr_unsigned                 : unsigned(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="51">   51   </a>
</span><span><a class="LN" id="52">   52   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="53">   53   </a>  wr_addr_unsigned &lt;= unsigned(wr_addr);
</span><span><a class="LN" id="54">   54   </a>
</span><span><a class="LN" id="55">   55   </a>  rd_addr_unsigned &lt;= unsigned(rd_addr);
</span><span><a class="LN" id="56">   56   </a>
</span><span><a class="LN" id="57">   57   </a>  SimpleDualPortRAM_generic_process: <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="58">   58   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="59">   59   </a>    <span class="KW">IF</span> clk'event <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="60">   60   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="61">   61   </a>        <span class="KW">IF</span> wr_en = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="62">   62   </a>          ram(to_integer(wr_addr_unsigned)) &lt;= wr_din;
</span><span><a class="LN" id="63">   63   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="64">   64   </a>        data_int &lt;= ram(to_integer(rd_addr_unsigned));
</span><span><a class="LN" id="65">   65   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="66">   66   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="67">   67   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> SimpleDualPortRAM_generic_process;
</span><span><a class="LN" id="68">   68   </a>
</span><span><a class="LN" id="69">   69   </a>  rd_dout &lt;= data_int;
</span><span><a class="LN" id="70">   70   </a>
</span><span><a class="LN" id="71">   71   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="72">   72   </a>
</span><span><a class="LN" id="73">   73   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
