<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="iris_hls_vitis" solutionName="solution1" date="2022-07-30T21:26:31.292+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7' (loop 'VITIS_LOOP_98_6_VITIS_LOOP_99_7'): Unable to enforce a carried dependence constraint (II = 42, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln102', main.cpp:102) of variable 'add_ln102_7', main.cpp:102 on array 'acc' and 'load' operation ('acc_load', main.cpp:100) on array 'acc'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="iris_hls_vitis" solutionName="solution1" date="2022-07-30T21:26:22.919+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7' (loop 'VITIS_LOOP_98_6_VITIS_LOOP_99_7'): Unable to enforce a carried dependence constraint (II = 41, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln102', main.cpp:102) of variable 'add_ln102_7', main.cpp:102 on array 'acc' and 'load' operation ('acc_load', main.cpp:100) on array 'acc'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="iris_hls_vitis" solutionName="solution1" date="2022-07-30T21:26:22.840+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7' (loop 'VITIS_LOOP_98_6_VITIS_LOOP_99_7'): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln102', main.cpp:102) of variable 'add_ln102_7', main.cpp:102 on array 'acc' and 'load' operation ('acc_load', main.cpp:100) on array 'acc'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="iris_hls_vitis" solutionName="solution1" date="2022-07-30T21:26:22.791+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7' (loop 'VITIS_LOOP_98_6_VITIS_LOOP_99_7'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln102', main.cpp:102) of variable 'add_ln102_6', main.cpp:102 on array 'acc' and 'load' operation ('acc_load', main.cpp:100) on array 'acc'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="iris_hls_vitis" solutionName="solution1" date="2022-07-30T21:26:22.718+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7' (loop 'VITIS_LOOP_98_6_VITIS_LOOP_99_7'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln102', main.cpp:102) of variable 'add_ln102', main.cpp:102 on array 'acc' and 'load' operation ('acc_load', main.cpp:100) on array 'acc'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="iris_hls_vitis" solutionName="solution1" date="2022-07-30T21:26:22.643+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7' (loop 'VITIS_LOOP_98_6_VITIS_LOOP_99_7'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln102', main.cpp:102) of variable 'add_ln102', main.cpp:102 on array 'acc' and 'load' operation ('acc_load', main.cpp:100) on array 'acc'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="iris_hls_vitis" solutionName="solution1" date="2022-07-30T21:26:22.570+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7' (loop 'VITIS_LOOP_98_6_VITIS_LOOP_99_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln100', main.cpp:100) of variable 'add_ln100_1', main.cpp:100 on array 'acc' and 'load' operation ('acc_load', main.cpp:100) on array 'acc'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="iris_hls_vitis" solutionName="solution1" date="2022-07-30T21:26:22.490+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7' (loop 'VITIS_LOOP_98_6_VITIS_LOOP_99_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln100', main.cpp:100) of variable 'add_ln100_1', main.cpp:100 on array 'acc' and 'load' operation ('acc_load', main.cpp:100) on array 'acc'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="iris_hls_vitis" solutionName="solution1" date="2022-07-30T21:26:22.449+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'sw_compute_Pipeline_VITIS_LOOP_89_5' (loop 'VITIS_LOOP_89_5'): Unable to schedule 'store' operation ('acc_addr_1_write_ln91', main.cpp:91) of constant 0 on array 'acc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'acc'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="iris_hls_vitis" solutionName="solution1" date="2022-07-30T21:26:21.265+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4' (loop 'VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('acc_addr_3_write_ln82', main.cpp:82) of variable 'add_ln82_2', main.cpp:82 on array 'acc' and 'load' operation ('acc_load_2', main.cpp:82) on array 'acc'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="iris_hls_vitis" solutionName="solution1" date="2022-07-30T21:26:20.779+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4' (loop 'VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('acc_addr_3_write_ln82', main.cpp:82) of variable 'add_ln82_2', main.cpp:82 on array 'acc' and 'load' operation ('acc_load_3', main.cpp:82) on array 'acc'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="iris_hls_vitis" solutionName="solution1" date="2022-07-30T21:26:20.764+0800" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
