# Computer Architecture Notes

---

## Session 1 - 06.10.24

- **ADC/DAC**: Analog-to-Digital Converter / Digital-to-Analog Converter
- **Pulse Code Modulation (PCM)**
- **CODEC**: Coder-Decoder / Encoder-Decoder
- **DFA, NFA, Turing Machine** (Automata)

- \( f(x) = \frac{\pi}{x^3} \)
  - Breaks at \( x = 3 \).
  - Discrete function.

- **Herbert's Conformance**: 27 Problems.

### Polynomial Roots Problem
- For a polynomial \( f(x) = a_n x^n + a_{n-1} x^{n-1} + \ldots + K = 0 \)
  - Question: Are roots integer?
  - Methods:
    1. **Brute Force** → **Dove Tail**
       - This method is not classified as an algorithm.
    - **No Solution Exists**: Proven by Turing using Turing Machine.

---

## Session 2

- **Von Neumann Architecture** → General Purpose Machine
  - Program = Combination of operands and operations.
  - Shared memory for program and data.

### Flynn's Classification

| Instruction Stream | Data Stream |           |
|--------------------|-------------|-----------|
|                    | Single      | Multiple  |
| Single             | **SISD**    | **SIMD**  |
| Multiple           | **MISD**    | **MIMD**  |

- **SISD**: Single Instruction, Single Data
- **SIMD**: Single Instruction, Multiple Data
- **MISD**: Multiple Instructions, Single Data
  - Not widely used.
  - Simultaneous execution of multiple instructions on a single data stream.
- **MIMD**: Multiple Instructions, Multiple Data

- **Von Neumann Machine** is typically classified as **SISD**.
- Example: **ILLIAC IV** (SIMD architecture)

### Additional Notes
- **Pipelining**: Commonly used in SIMD and MIMD but not widely in MISD.
- **Vector Processors**: Used in SIMD for parallel data processing.
  - **Break Tactic**: 4 architectures each for SIMD and MIMD.
  - **Applications**: Various applications in vector processing.

### Sequential Logic Circuits

- **(Sync) Use Clock**
- **Example**:
  - Combinational logic: \( x'j'z + x'y \cdot z' + x'y'z \)

- **Flip-Flops**
  - Types:
    - **RS Flip-Flop**
    - **D Flip-Flop**
    - **T Flip-Flop**
    - **JK Flip-Flop**
    - **Master-Slave Flip-Flop**


- #### D Flip-Flop
``` mermaid
%% D Flip-Flop Diagram
flowchart LR
    x_t --> FF --> x_t+1
    clk  --> FF
```

- #### D Flip-Flop
``` mermaid
%% D Flip-Flop Diagram
flowchart LR
    x_t --> FF --> x_t+1
    clk --> FF
```


---

### SIMD Examples

- Sony PS2 Emulation Engine
- IBM Blue Gene/L Supercomputers
- Intel AVX (Advanced Vector Extensions)
- Hitachi SuperH (SH-4)

---

### Pipelined Examples

- CDC 6600
- Intel Core i7
- SPARC (Scalable Processor Architecture)
- IBM zSeries pipelines

---

### MIMD Examples

- Oracle SPARC M7
- Snapdragon 865
- IBM RS/6000 (Power Architecture)
- NEC SX-9

---

### Appications of Vector Processors

- Financial Modeling
- Genomics and Bioinformatics
- Cryptography
- Big data analysis


## Session 3
DMA (Direct Memory Access) - Side talk

### Memory:

#### Memory cell using D flipflop:

``` mermaid
flowchart LR
    %% Define Inputs
    X[Input x_t] --> A1(AND)
    Enable[Control: Enable] --> A1
    Write[Control: Write] --> A1
    
    %% D Flip-Flop
    A1 -->|Output| DFF[D Flip-Flop]
    Clock[Clock Signal] --> DFF

    %% Second AND Gate
    Read[Control: Read] --> A2(AND)
    Enable --> A2
    DFF -->|Output| A2

    %% Outputs
    A2 -->|Output 2| Output2[Output X_t+1]


```

#### 4x4 memory:

``` mermaid
flowchart LR
    %% Define Inputs
    A0[Input A0] --> D2_4[2x4 Decoder]
    A1[Input A1] --> D2_4

    %% Memory Cells in a 4x4 Grid
    subgraph memory11
    direction TB
      subgraph Grid0[addr 0]
          MemCell00[MC]
          MemCell01[MC]
          MemCell02[MC]
          MemCell03[MC]
      end

      subgraph Grid1[addr 1]
          MemCell10[MC]
          MemCell11[MC]
          MemCell12[MC]
          MemCell13[MC]
      end

      subgraph Grid2[addr 2]
          MemCell20[MC]
          MemCell21[MC]
          MemCell22[MC]
          MemCell23[MC]
      end

      subgraph Grid3[addr 3]
          MemCell30[MC]
          MemCell31[MC]
          MemCell32[MC]
          MemCell33[MC]
      end
    end

    
    %% Decoder Outputs
    D2_4 -->|Decode 0| Grid0
    D2_4 -->|Decode 1| Grid1
    D2_4 -->|Decode 2| Grid2
    D2_4 -->|Decode 3| Grid3

     %% Read and Write Lines
    Read[Read] --- MemCell00
    Read --- MemCell01
    Read --- MemCell02
    Read --- MemCell03
    Read --- MemCell10
    Read --- MemCell11
    Read --- MemCell12
    Read --- MemCell13
    Read --- MemCell20
    Read --- MemCell21
    Read --- MemCell22
    Read --- MemCell23
    Read --- MemCell30
    Read --- MemCell31
    Read --- MemCell32
    Read --- MemCell33

    Write[Write] --- MemCell00
    Write --- MemCell01
    Write --- MemCell02
    Write --- MemCell03
    Write --- MemCell10
    Write --- MemCell11
    Write --- MemCell12
    Write --- MemCell13
    Write --- MemCell20
    Write --- MemCell21
    Write --- MemCell22
    Write --- MemCell23
    Write --- MemCell30
    Write --- MemCell31
    Write --- MemCell32
    Write --- MemCell33

    

```






### Experimental Diagram:

``` mermaid
flowchart LR
    %% Define Inputs
    A0[Input A0] --> D2_4[2x4 Decoder]
    A1[Input A1] --> D2_4

    %% Decoder Outputs
    D2_4 -->|Decode 0| Grid0
    D2_4 -->|Decode 1| Grid1
    D2_4 -->|Decode 2| Grid2
    D2_4 -->|Decode 3| Grid3

    %% Memory Cells in a 4x4 Grid (TB)
    subgraph Grid0[addr 0]
        direction TB
        MemCell00[MC] 
        MemCell01[MC] 
        MemCell02[MC] 
        MemCell03[MC]
    end

    subgraph Grid1[addr 1]
        direction TB
        MemCell10[MC] 
        MemCell11[MC] 
        MemCell12[MC] 
        MemCell13[MC]
    end

    subgraph Grid2[addr 2]
        direction TB
        MemCell20[MC] 
        MemCell21[MC] 
        MemCell22[MC] 
        MemCell23[MC]
    end

    subgraph Grid3[addr 3]
        direction TB
        MemCell30[MC] 
        MemCell31[MC] 
        MemCell32[MC] 
        MemCell33[MC]
    end

    %% OR Gate for Output
    OR[OR Gate] --> OutputD0[Output D0]

    %% Data Lines (Positioning from the Bottom)
    D0((D0)) ---|D0| MemCell00
    D0 ---|D0| MemCell10
    D0 ---|D0| MemCell20
    D0 ---|D0| MemCell30

    D1((D1)) ---|D1| MemCell01
    D1 ---|D1| MemCell11
    D1 ---|D1| MemCell21
    D1 ---|D1| MemCell31

    D2((D2)) ---|D2| MemCell02
    D2 ---|D2| MemCell12
    D2 ---|D2| MemCell22
    D2 ---|D2| MemCell32

    D3((D3)) ---|D3| MemCell03
    D3 ---|D3| MemCell13
    D3 ---|D3| MemCell23
    D3 ---|D3| MemCell33

    %% Connect Memory Cells to OR Gate
    MemCell00 --> OR
    MemCell10 --> OR
    MemCell20 --> OR
    MemCell30 --> OR

    %% Positioning Data Lines to Appear from Bottom
    D0 ---|D0| Grid0
    D0 ---|D0| Grid1
    D0 ---|D0| Grid2
    D0 ---|D0| Grid3

```