

================================================================
== Vitis HLS Report for 'Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1'
================================================================
* Date:           Wed May  8 02:27:14 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.463 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      514|      514|  1.713 us|  1.713 us|  514|  514|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_142_1  |      512|      512|         1|          1|          1|   512|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      116|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       27|     -|
|Register             |        -|      -|       33|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       33|      143|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_11_fu_87_p2        |         +|   0|  0|  38|          31|           1|
    |tmpOrder_d0          |         -|   0|  0|  39|          32|          32|
    |icmp_ln142_fu_81_p2  |      icmp|   0|  0|  39|          32|          32|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 116|          95|          65|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_10  |   9|          2|   31|         62|
    |i_fu_40                |   9|          2|   31|         62|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  27|          6|   63|        126|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |i_fu_40      |  31|   0|   31|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  33|   0|   33|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+-------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  Jacobi_svd<double, 16, 1, 16>_Pipeline_VITIS_LOOP_142_1|  return value|
|rank_1             |   in|   32|     ap_none|                                                   rank_1|        scalar|
|dim_1              |   in|   32|     ap_none|                                                    dim_1|        scalar|
|tmpOrder_address0  |  out|    4|   ap_memory|                                                 tmpOrder|         array|
|tmpOrder_ce0       |  out|    1|   ap_memory|                                                 tmpOrder|         array|
|tmpOrder_we0       |  out|    1|   ap_memory|                                                 tmpOrder|         array|
|tmpOrder_d0        |  out|   32|   ap_memory|                                                 tmpOrder|         array|
+-------------------+-----+-----+------------+---------------------------------------------------------+--------------+

