strict digraph "" {
	node [label="\N"];
	"243:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fd1e8de2ed0>",
		clk_sens=True,
		fillcolor=gold,
		label="243:AL",
		sens="['clk', 'rst_n']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst_n', 'IDLE', 'disable_core', 'next_state']"];
	"244:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fd1e8d9c090>",
		fillcolor=turquoise,
		label="244:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"243:AL" -> "244:BL"	 [cond="[]",
		lineno=None];
	"245:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd1e8d9c0d0>",
		fillcolor=springgreen,
		label="245:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"246:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd1e8d9c4d0>",
		fillcolor=firebrick,
		label="246:NS
state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd1e8d9c4d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"245:IF" -> "246:NS"	 [cond="['rst_n']",
		label="(!rst_n)",
		lineno=245];
	"248:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd1e8d9c150>",
		fillcolor=springgreen,
		label="248:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"245:IF" -> "248:IF"	 [cond="['rst_n']",
		label="!((!rst_n))",
		lineno=245];
	"Leaf_243:AL"	 [def_var="['state']",
		label="Leaf_243:AL"];
	"249:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd1e8d9c350>",
		fillcolor=firebrick,
		label="249:NS
state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd1e8d9c350>]",
		style=filled,
		typ=NonblockingSubstitution];
	"249:NS" -> "Leaf_243:AL"	 [cond="[]",
		lineno=None];
	"246:NS" -> "Leaf_243:AL"	 [cond="[]",
		lineno=None];
	"244:BL" -> "245:IF"	 [cond="[]",
		lineno=None];
	"248:IF" -> "249:NS"	 [cond="['disable_core']",
		label=disable_core,
		lineno=248];
	"251:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd1e8d9c190>",
		fillcolor=firebrick,
		label="251:NS
state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd1e8d9c190>]",
		style=filled,
		typ=NonblockingSubstitution];
	"248:IF" -> "251:NS"	 [cond="['disable_core']",
		label="!(disable_core)",
		lineno=248];
	"251:NS" -> "Leaf_243:AL"	 [cond="[]",
		lineno=None];
}
