Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jun 19 11:13:15 2024
| Host         : Sobremesa running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file proyecto_timing_summary_routed.rpt -pb proyecto_timing_summary_routed.pb -rpx proyecto_timing_summary_routed.rpx -warn_on_violation
| Design       : proyecto
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          13          
TIMING-18  Warning   Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.201      -49.966                     53                 1806        0.043        0.000                      0                 1806        4.020        0.000                       0                  1179  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk             -3.201      -49.966                     53                 1806        0.043        0.000                      0                 1806        4.020        0.000                       0                  1179  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysClk                      
(none)                      sysClk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :           53  Failing Endpoints,  Worst Slack       -3.201ns,  Total Violation      -49.966ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.201ns  (required time - arrival time)
  Source:                 fsm.j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.173ns  (logic 6.946ns (52.729%)  route 6.227ns (47.271%))
  Logic Levels:           17  (CARRY4=10 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.723     5.244    clk_IBUF_BUFG
    SLICE_X17Y122        FDRE                                         r  fsm.j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y122        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  fsm.j_reg[1]/Q
                         net (fo=4, routed)           0.299     5.999    screenInteface/fsm.j_reg[3]_0[1]
    SLICE_X16Y122        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     6.729 r  screenInteface/fsm.j_reg[3]_i_5/O[3]
                         net (fo=31, routed)          0.879     7.609    screenInteface/fsm.j_reg[3]_i_5_n_4
    SLICE_X20Y123        LUT3 (Prop_lut3_I1_O)        0.306     7.915 r  screenInteface/fsm.j[3]_i_340/O
                         net (fo=1, routed)           0.000     7.915    screenInteface/fsm.j[3]_i_340_n_0
    SLICE_X20Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.465 r  screenInteface/fsm.j_reg[3]_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.465    screenInteface/fsm.j_reg[3]_i_318_n_0
    SLICE_X20Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.579 r  screenInteface/fsm.j_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.009     8.588    screenInteface/fsm.j_reg[3]_i_288_n_0
    SLICE_X20Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.901 r  screenInteface/fsm.j_reg[3]_i_250/O[3]
                         net (fo=3, routed)           1.018     9.919    screenInteface/fsm.j_reg[3]_i_250_n_4
    SLICE_X21Y126        LUT5 (Prop_lut5_I3_O)        0.306    10.225 r  screenInteface/fsm.j[3]_i_167/O
                         net (fo=1, routed)           0.000    10.225    screenInteface/fsm.j[3]_i_167_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.757 r  screenInteface/fsm.j_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    10.757    screenInteface/fsm.j_reg[3]_i_116_n_0
    SLICE_X21Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.070 r  screenInteface/fsm.j_reg[3]_i_59/O[3]
                         net (fo=3, routed)           0.340    11.410    screenInteface/fsm.j_reg[3]_i_59_n_4
    SLICE_X18Y127        LUT3 (Prop_lut3_I2_O)        0.306    11.716 r  screenInteface/fsm.j[3]_i_34/O
                         net (fo=1, routed)           0.480    12.196    screenInteface/fsm.j[3]_i_34_n_0
    SLICE_X19Y129        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.722 r  screenInteface/fsm.j_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.722    screenInteface/fsm.j_reg[3]_i_20_n_0
    SLICE_X19Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.056 r  screenInteface/fsm.j_reg[3]_i_15/O[1]
                         net (fo=6, routed)           0.539    13.595    screenInteface/fsm.j_reg[3]_i_15_n_6
    SLICE_X18Y128        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    14.322 r  screenInteface/fsm.j_reg[3]_i_12/O[1]
                         net (fo=1, routed)           0.595    14.917    screenInteface/fsm.j_reg[3]_i_12_n_6
    SLICE_X18Y125        LUT2 (Prop_lut2_I1_O)        0.303    15.220 r  screenInteface/fsm.j[3]_i_9/O
                         net (fo=1, routed)           0.000    15.220    screenInteface/fsm.j[3]_i_9_n_0
    SLICE_X18Y125        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.800 r  screenInteface/fsm.j_reg[3]_i_3/O[2]
                         net (fo=8, routed)           0.890    16.690    screenInteface/fsm.j_reg[3]_i_3_n_5
    SLICE_X17Y126        LUT6 (Prop_lut6_I5_O)        0.302    16.992 f  screenInteface/fsm.state[0]_i_11_comp/O
                         net (fo=1, routed)           0.554    17.547    screenInteface/fsm.state[0]_i_11_n_0
    SLICE_X23Y125        LUT6 (Prop_lut6_I4_O)        0.124    17.671 f  screenInteface/fsm.state[0]_i_6_comp/O
                         net (fo=1, routed)           0.623    18.293    generaPieza/fsm.state[0]_i_6_n_0_alias
    SLICE_X18Y124        LUT6 (Prop_lut6_I2_O)        0.124    18.417 r  generaPieza/fsm.state[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.417    generaPieza_n_52
    SLICE_X18Y124        FDRE                                         r  fsm.state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.597    14.938    clk_IBUF_BUFG
    SLICE_X18Y124        FDRE                                         r  fsm.state_reg[0]/C
                         clock pessimism              0.281    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X18Y124        FDRE (Setup_fdre_C_D)        0.032    15.216    fsm.state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                         -18.417    
  -------------------------------------------------------------------
                         slack                                 -3.201    

Slack (VIOLATED) :        -2.791ns  (required time - arrival time)
  Source:                 fsm.j_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.j_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        12.676ns  (logic 6.549ns (51.665%)  route 6.127ns (48.335%))
  Logic Levels:           16  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.723     5.244    clk_IBUF_BUFG
    SLICE_X19Y122        FDRE                                         r  fsm.j_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  fsm.j_reg[0]_replica_1/Q
                         net (fo=17, routed)          0.366     6.067    screenInteface/j[0]_repN_1_alias
    SLICE_X16Y122        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     6.549 r  screenInteface/fsm.j_reg[3]_i_5/O[0]
                         net (fo=28, routed)          1.071     7.620    screenInteface/fsm.j_reg[3]_i_5_n_7
    SLICE_X20Y123        LUT4 (Prop_lut4_I1_O)        0.299     7.919 r  screenInteface/fsm.j[3]_i_341/O
                         net (fo=1, routed)           0.000     7.919    screenInteface/fsm.j[3]_i_341_n_0
    SLICE_X20Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.451 r  screenInteface/fsm.j_reg[3]_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.451    screenInteface/fsm.j_reg[3]_i_318_n_0
    SLICE_X20Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.565 r  screenInteface/fsm.j_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.009     8.574    screenInteface/fsm.j_reg[3]_i_288_n_0
    SLICE_X20Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.887 r  screenInteface/fsm.j_reg[3]_i_250/O[3]
                         net (fo=3, routed)           1.018     9.905    screenInteface/fsm.j_reg[3]_i_250_n_4
    SLICE_X21Y126        LUT5 (Prop_lut5_I3_O)        0.306    10.211 r  screenInteface/fsm.j[3]_i_167/O
                         net (fo=1, routed)           0.000    10.211    screenInteface/fsm.j[3]_i_167_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.743 r  screenInteface/fsm.j_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    10.743    screenInteface/fsm.j_reg[3]_i_116_n_0
    SLICE_X21Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.056 r  screenInteface/fsm.j_reg[3]_i_59/O[3]
                         net (fo=3, routed)           0.340    11.396    screenInteface/fsm.j_reg[3]_i_59_n_4
    SLICE_X18Y127        LUT3 (Prop_lut3_I2_O)        0.306    11.702 r  screenInteface/fsm.j[3]_i_34/O
                         net (fo=1, routed)           0.480    12.182    screenInteface/fsm.j[3]_i_34_n_0
    SLICE_X19Y129        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.708 r  screenInteface/fsm.j_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.708    screenInteface/fsm.j_reg[3]_i_20_n_0
    SLICE_X19Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.042 r  screenInteface/fsm.j_reg[3]_i_15/O[1]
                         net (fo=6, routed)           0.539    13.581    screenInteface/fsm.j_reg[3]_i_15_n_6
    SLICE_X18Y128        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    14.308 r  screenInteface/fsm.j_reg[3]_i_12/O[1]
                         net (fo=1, routed)           0.595    14.903    screenInteface/fsm.j_reg[3]_i_12_n_6
    SLICE_X18Y125        LUT2 (Prop_lut2_I1_O)        0.303    15.206 r  screenInteface/fsm.j[3]_i_9/O
                         net (fo=1, routed)           0.000    15.206    screenInteface/fsm.j[3]_i_9_n_0
    SLICE_X18Y125        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.786 r  screenInteface/fsm.j_reg[3]_i_3/O[2]
                         net (fo=8, routed)           0.734    16.520    screenInteface/fsm.j_reg[3]_i_3_n_5
    SLICE_X20Y121        LUT3 (Prop_lut3_I2_O)        0.302    16.822 r  screenInteface/fsm.j[2]_i_2_comp/O
                         net (fo=1, routed)           0.279    17.101    screenInteface/fsm.j[2]_i_2_n_0_repN
    SLICE_X20Y121        LUT6 (Prop_lut6_I5_O)        0.124    17.225 r  screenInteface/fsm.j[0]_i_1_comp/O
                         net (fo=3, routed)           0.695    17.920    screenInteface_n_78
    SLICE_X17Y122        FDRE                                         r  fsm.j_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.600    14.941    clk_IBUF_BUFG
    SLICE_X17Y122        FDRE                                         r  fsm.j_reg[0]/C
                         clock pessimism              0.281    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X17Y122        FDRE (Setup_fdre_C_D)       -0.058    15.129    fsm.j_reg[0]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -17.920    
  -------------------------------------------------------------------
                         slack                                 -2.791    

Slack (VIOLATED) :        -2.772ns  (required time - arrival time)
  Source:                 fsm.j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.j_reg[0]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        12.612ns  (logic 6.822ns (54.093%)  route 5.790ns (45.907%))
  Logic Levels:           16  (CARRY4=10 LUT2=1 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.723     5.244    clk_IBUF_BUFG
    SLICE_X17Y122        FDRE                                         r  fsm.j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y122        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  fsm.j_reg[1]/Q
                         net (fo=4, routed)           0.299     5.999    screenInteface/fsm.j_reg[3]_0[1]
    SLICE_X16Y122        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     6.729 r  screenInteface/fsm.j_reg[3]_i_5/O[3]
                         net (fo=31, routed)          0.879     7.609    screenInteface/fsm.j_reg[3]_i_5_n_4
    SLICE_X20Y123        LUT3 (Prop_lut3_I1_O)        0.306     7.915 r  screenInteface/fsm.j[3]_i_340/O
                         net (fo=1, routed)           0.000     7.915    screenInteface/fsm.j[3]_i_340_n_0
    SLICE_X20Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.465 r  screenInteface/fsm.j_reg[3]_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.465    screenInteface/fsm.j_reg[3]_i_318_n_0
    SLICE_X20Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.579 r  screenInteface/fsm.j_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.009     8.588    screenInteface/fsm.j_reg[3]_i_288_n_0
    SLICE_X20Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.901 r  screenInteface/fsm.j_reg[3]_i_250/O[3]
                         net (fo=3, routed)           1.018     9.919    screenInteface/fsm.j_reg[3]_i_250_n_4
    SLICE_X21Y126        LUT5 (Prop_lut5_I3_O)        0.306    10.225 r  screenInteface/fsm.j[3]_i_167/O
                         net (fo=1, routed)           0.000    10.225    screenInteface/fsm.j[3]_i_167_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.757 r  screenInteface/fsm.j_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    10.757    screenInteface/fsm.j_reg[3]_i_116_n_0
    SLICE_X21Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.070 r  screenInteface/fsm.j_reg[3]_i_59/O[3]
                         net (fo=3, routed)           0.340    11.410    screenInteface/fsm.j_reg[3]_i_59_n_4
    SLICE_X18Y127        LUT3 (Prop_lut3_I2_O)        0.306    11.716 r  screenInteface/fsm.j[3]_i_34/O
                         net (fo=1, routed)           0.480    12.196    screenInteface/fsm.j[3]_i_34_n_0
    SLICE_X19Y129        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.722 r  screenInteface/fsm.j_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.722    screenInteface/fsm.j_reg[3]_i_20_n_0
    SLICE_X19Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.056 r  screenInteface/fsm.j_reg[3]_i_15/O[1]
                         net (fo=6, routed)           0.539    13.595    screenInteface/fsm.j_reg[3]_i_15_n_6
    SLICE_X18Y128        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    14.322 r  screenInteface/fsm.j_reg[3]_i_12/O[1]
                         net (fo=1, routed)           0.595    14.917    screenInteface/fsm.j_reg[3]_i_12_n_6
    SLICE_X18Y125        LUT2 (Prop_lut2_I1_O)        0.303    15.220 r  screenInteface/fsm.j[3]_i_9/O
                         net (fo=1, routed)           0.000    15.220    screenInteface/fsm.j[3]_i_9_n_0
    SLICE_X18Y125        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.800 r  screenInteface/fsm.j_reg[3]_i_3/O[2]
                         net (fo=8, routed)           0.734    16.534    screenInteface/fsm.j_reg[3]_i_3_n_5
    SLICE_X20Y121        LUT3 (Prop_lut3_I2_O)        0.302    16.836 r  screenInteface/fsm.j[2]_i_2_comp/O
                         net (fo=1, routed)           0.279    17.115    screenInteface/fsm.j[2]_i_2_n_0_repN
    SLICE_X20Y121        LUT6 (Prop_lut6_I5_O)        0.124    17.239 r  screenInteface/fsm.j[0]_i_1_comp/O
                         net (fo=3, routed)           0.617    17.856    screenInteface_n_78
    SLICE_X19Y122        FDRE                                         r  fsm.j_reg[0]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.600    14.941    clk_IBUF_BUFG
    SLICE_X19Y122        FDRE                                         r  fsm.j_reg[0]_replica_1/C
                         clock pessimism              0.281    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X19Y122        FDRE (Setup_fdre_C_D)       -0.103    15.084    fsm.j_reg[0]_replica_1
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -17.856    
  -------------------------------------------------------------------
                         slack                                 -2.772    

Slack (VIOLATED) :        -2.573ns  (required time - arrival time)
  Source:                 fsm.j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.j_reg[0]_replica/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        12.444ns  (logic 6.822ns (54.823%)  route 5.622ns (45.177%))
  Logic Levels:           16  (CARRY4=10 LUT2=1 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.723     5.244    clk_IBUF_BUFG
    SLICE_X17Y122        FDRE                                         r  fsm.j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y122        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  fsm.j_reg[1]/Q
                         net (fo=4, routed)           0.299     5.999    screenInteface/fsm.j_reg[3]_0[1]
    SLICE_X16Y122        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     6.729 r  screenInteface/fsm.j_reg[3]_i_5/O[3]
                         net (fo=31, routed)          0.879     7.609    screenInteface/fsm.j_reg[3]_i_5_n_4
    SLICE_X20Y123        LUT3 (Prop_lut3_I1_O)        0.306     7.915 r  screenInteface/fsm.j[3]_i_340/O
                         net (fo=1, routed)           0.000     7.915    screenInteface/fsm.j[3]_i_340_n_0
    SLICE_X20Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.465 r  screenInteface/fsm.j_reg[3]_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.465    screenInteface/fsm.j_reg[3]_i_318_n_0
    SLICE_X20Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.579 r  screenInteface/fsm.j_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.009     8.588    screenInteface/fsm.j_reg[3]_i_288_n_0
    SLICE_X20Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.901 r  screenInteface/fsm.j_reg[3]_i_250/O[3]
                         net (fo=3, routed)           1.018     9.919    screenInteface/fsm.j_reg[3]_i_250_n_4
    SLICE_X21Y126        LUT5 (Prop_lut5_I3_O)        0.306    10.225 r  screenInteface/fsm.j[3]_i_167/O
                         net (fo=1, routed)           0.000    10.225    screenInteface/fsm.j[3]_i_167_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.757 r  screenInteface/fsm.j_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    10.757    screenInteface/fsm.j_reg[3]_i_116_n_0
    SLICE_X21Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.070 r  screenInteface/fsm.j_reg[3]_i_59/O[3]
                         net (fo=3, routed)           0.340    11.410    screenInteface/fsm.j_reg[3]_i_59_n_4
    SLICE_X18Y127        LUT3 (Prop_lut3_I2_O)        0.306    11.716 r  screenInteface/fsm.j[3]_i_34/O
                         net (fo=1, routed)           0.480    12.196    screenInteface/fsm.j[3]_i_34_n_0
    SLICE_X19Y129        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.722 r  screenInteface/fsm.j_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.722    screenInteface/fsm.j_reg[3]_i_20_n_0
    SLICE_X19Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.056 r  screenInteface/fsm.j_reg[3]_i_15/O[1]
                         net (fo=6, routed)           0.539    13.595    screenInteface/fsm.j_reg[3]_i_15_n_6
    SLICE_X18Y128        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    14.322 r  screenInteface/fsm.j_reg[3]_i_12/O[1]
                         net (fo=1, routed)           0.595    14.917    screenInteface/fsm.j_reg[3]_i_12_n_6
    SLICE_X18Y125        LUT2 (Prop_lut2_I1_O)        0.303    15.220 r  screenInteface/fsm.j[3]_i_9/O
                         net (fo=1, routed)           0.000    15.220    screenInteface/fsm.j[3]_i_9_n_0
    SLICE_X18Y125        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.800 r  screenInteface/fsm.j_reg[3]_i_3/O[2]
                         net (fo=8, routed)           0.734    16.534    screenInteface/fsm.j_reg[3]_i_3_n_5
    SLICE_X20Y121        LUT3 (Prop_lut3_I2_O)        0.302    16.836 r  screenInteface/fsm.j[2]_i_2_comp/O
                         net (fo=1, routed)           0.279    17.115    screenInteface/fsm.j[2]_i_2_n_0_repN
    SLICE_X20Y121        LUT6 (Prop_lut6_I5_O)        0.124    17.239 r  screenInteface/fsm.j[0]_i_1_comp/O
                         net (fo=3, routed)           0.449    17.688    screenInteface_n_78
    SLICE_X19Y122        FDRE                                         r  fsm.j_reg[0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.600    14.941    clk_IBUF_BUFG
    SLICE_X19Y122        FDRE                                         r  fsm.j_reg[0]_replica/C
                         clock pessimism              0.281    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X19Y122        FDRE (Setup_fdre_C_D)       -0.072    15.115    fsm.j_reg[0]_replica
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -17.688    
  -------------------------------------------------------------------
                         slack                                 -2.573    

Slack (VIOLATED) :        -2.433ns  (required time - arrival time)
  Source:                 fsm.i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.i_reg[1]_replica/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        12.306ns  (logic 6.293ns (51.138%)  route 6.013ns (48.862%))
  Logic Levels:           19  (CARRY4=10 LUT2=3 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.726     5.247    clk_IBUF_BUFG
    SLICE_X15Y121        FDRE                                         r  fsm.i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDRE (Prop_fdre_C_Q)         0.456     5.703 r  fsm.i_reg[0]/Q
                         net (fo=28, routed)          0.400     6.103    screenInteface/fsm.i_reg[4][0]
    SLICE_X14Y121        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     6.733 f  screenInteface/fsm.i_reg[4]_i_4/O[1]
                         net (fo=26, routed)          0.710     7.443    screenInteface/fsm.i_reg[4]_i_4_n_6
    SLICE_X14Y123        LUT2 (Prop_lut2_I1_O)        0.299     7.742 r  screenInteface/fsm.i[3]_i_180/O
                         net (fo=2, routed)           0.679     8.422    screenInteface/fsm.i[3]_i_180_n_0
    SLICE_X14Y123        LUT3 (Prop_lut3_I2_O)        0.331     8.753 r  screenInteface/fsm.i[3]_i_183/O
                         net (fo=1, routed)           0.000     8.753    screenInteface/fsm.i[3]_i_183_n_0
    SLICE_X14Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.129 r  screenInteface/fsm.i_reg[3]_i_147/CO[3]
                         net (fo=1, routed)           0.000     9.129    screenInteface/fsm.i_reg[3]_i_147_n_0
    SLICE_X14Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.246 r  screenInteface/fsm.i_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.009     9.255    screenInteface/fsm.i_reg[3]_i_110_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.372 r  screenInteface/fsm.i_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000     9.372    screenInteface/fsm.i_reg[3]_i_50_n_0
    SLICE_X14Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.687 r  screenInteface/fsm.i_reg[3]_i_34/O[3]
                         net (fo=3, routed)           0.770    10.456    screenInteface/fsm.i_reg[3]_i_34_n_4
    SLICE_X12Y127        LUT3 (Prop_lut3_I0_O)        0.307    10.763 r  screenInteface/fsm.i[3]_i_36/O
                         net (fo=2, routed)           0.318    11.082    screenInteface/fsm.i[3]_i_36_n_0
    SLICE_X12Y128        LUT5 (Prop_lut5_I4_O)        0.124    11.206 r  screenInteface/fsm.i[3]_i_14/O
                         net (fo=2, routed)           0.419    11.624    screenInteface/fsm.i[3]_i_14_n_0
    SLICE_X15Y127        LUT6 (Prop_lut6_I0_O)        0.124    11.748 r  screenInteface/fsm.i[3]_i_18/O
                         net (fo=1, routed)           0.000    11.748    screenInteface/fsm.i[3]_i_18_n_0
    SLICE_X15Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.280 r  screenInteface/fsm.i_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.280    screenInteface/fsm.i_reg[3]_i_9_n_0
    SLICE_X15Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.502 r  screenInteface/fsm.i_reg[4]_i_11/O[0]
                         net (fo=4, routed)           0.433    12.936    screenInteface/fsm.i_reg[4]_i_11_n_7
    SLICE_X15Y129        LUT2 (Prop_lut2_I0_O)        0.299    13.235 r  screenInteface/fsm.i[4]_i_14/O
                         net (fo=1, routed)           0.000    13.235    screenInteface/fsm.i[4]_i_14_n_0
    SLICE_X15Y129        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.815 r  screenInteface/fsm.i_reg[4]_i_9/O[2]
                         net (fo=1, routed)           0.453    14.267    screenInteface/fsm.i_reg[4]_i_9_n_5
    SLICE_X17Y127        LUT2 (Prop_lut2_I1_O)        0.302    14.569 r  screenInteface/fsm.i[3]_i_5/O
                         net (fo=1, routed)           0.000    14.569    screenInteface/fsm.i[3]_i_5_n_0
    SLICE_X17Y127        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.970 r  screenInteface/fsm.i_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.970    screenInteface/fsm.i_reg[3]_i_3_n_0
    SLICE_X17Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.304 f  screenInteface/fsm.i_reg[4]_i_2/O[1]
                         net (fo=9, routed)           0.868    16.172    screenInteface/fsm.i_reg[4]_i_2_n_6
    SLICE_X16Y123        LUT6 (Prop_lut6_I0_O)        0.303    16.475 r  screenInteface/fsm.i[2]_i_2/O
                         net (fo=2, routed)           0.477    16.952    screenInteface/fsm.i[2]_i_2_n_0
    SLICE_X12Y122        LUT5 (Prop_lut5_I1_O)        0.124    17.076 r  screenInteface/fsm.i[1]_i_1/O
                         net (fo=2, routed)           0.477    17.553    screenInteface_n_12
    SLICE_X15Y122        FDRE                                         r  fsm.i_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.601    14.942    clk_IBUF_BUFG
    SLICE_X15Y122        FDRE                                         r  fsm.i_reg[1]_replica/C
                         clock pessimism              0.280    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X15Y122        FDRE (Setup_fdre_C_D)       -0.067    15.120    fsm.i_reg[1]_replica
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -17.553    
  -------------------------------------------------------------------
                         slack                                 -2.433    

Slack (VIOLATED) :        -2.398ns  (required time - arrival time)
  Source:                 fsm.i_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        12.269ns  (logic 6.372ns (51.937%)  route 5.897ns (48.063%))
  Logic Levels:           18  (CARRY4=9 LUT2=3 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.723     5.244    clk_IBUF_BUFG
    SLICE_X15Y122        FDRE                                         r  fsm.i_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y122        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  fsm.i_reg[1]_replica/Q
                         net (fo=1, routed)           0.416     6.116    screenInteface/i__0[1]_repN_alias
    SLICE_X14Y121        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     6.784 f  screenInteface/fsm.i_reg[4]_i_4/O[2]
                         net (fo=23, routed)          0.711     7.496    screenInteface/fsm.i_reg[4]_i_4_n_5
    SLICE_X14Y123        LUT2 (Prop_lut2_I1_O)        0.296     7.792 r  screenInteface/fsm.i[3]_i_156/O
                         net (fo=2, routed)           0.607     8.398    screenInteface/fsm.i[3]_i_156_n_0
    SLICE_X14Y124        LUT3 (Prop_lut3_I2_O)        0.355     8.753 r  screenInteface/fsm.i[3]_i_160/O
                         net (fo=1, routed)           0.000     8.753    screenInteface/fsm.i[3]_i_160_n_0
    SLICE_X14Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.266 r  screenInteface/fsm.i_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.009     9.275    screenInteface/fsm.i_reg[3]_i_110_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.392 r  screenInteface/fsm.i_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000     9.392    screenInteface/fsm.i_reg[3]_i_50_n_0
    SLICE_X14Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.707 r  screenInteface/fsm.i_reg[3]_i_34/O[3]
                         net (fo=3, routed)           0.770    10.477    screenInteface/fsm.i_reg[3]_i_34_n_4
    SLICE_X12Y127        LUT3 (Prop_lut3_I0_O)        0.307    10.784 r  screenInteface/fsm.i[3]_i_36/O
                         net (fo=2, routed)           0.318    11.102    screenInteface/fsm.i[3]_i_36_n_0
    SLICE_X12Y128        LUT5 (Prop_lut5_I4_O)        0.124    11.226 r  screenInteface/fsm.i[3]_i_14/O
                         net (fo=2, routed)           0.419    11.645    screenInteface/fsm.i[3]_i_14_n_0
    SLICE_X15Y127        LUT6 (Prop_lut6_I0_O)        0.124    11.769 r  screenInteface/fsm.i[3]_i_18/O
                         net (fo=1, routed)           0.000    11.769    screenInteface/fsm.i[3]_i_18_n_0
    SLICE_X15Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.301 r  screenInteface/fsm.i_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.301    screenInteface/fsm.i_reg[3]_i_9_n_0
    SLICE_X15Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.523 r  screenInteface/fsm.i_reg[4]_i_11/O[0]
                         net (fo=4, routed)           0.433    12.956    screenInteface/fsm.i_reg[4]_i_11_n_7
    SLICE_X15Y129        LUT2 (Prop_lut2_I0_O)        0.299    13.255 r  screenInteface/fsm.i[4]_i_14/O
                         net (fo=1, routed)           0.000    13.255    screenInteface/fsm.i[4]_i_14_n_0
    SLICE_X15Y129        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.835 r  screenInteface/fsm.i_reg[4]_i_9/O[2]
                         net (fo=1, routed)           0.453    14.288    screenInteface/fsm.i_reg[4]_i_9_n_5
    SLICE_X17Y127        LUT2 (Prop_lut2_I1_O)        0.302    14.590 r  screenInteface/fsm.i[3]_i_5/O
                         net (fo=1, routed)           0.000    14.590    screenInteface/fsm.i[3]_i_5_n_0
    SLICE_X17Y127        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.991 r  screenInteface/fsm.i_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.991    screenInteface/fsm.i_reg[3]_i_3_n_0
    SLICE_X17Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.325 f  screenInteface/fsm.i_reg[4]_i_2/O[1]
                         net (fo=9, routed)           0.868    16.193    screenInteface/fsm.i_reg[4]_i_2_n_6
    SLICE_X16Y123        LUT6 (Prop_lut6_I0_O)        0.303    16.496 r  screenInteface/fsm.i[2]_i_2/O
                         net (fo=2, routed)           0.477    16.973    screenInteface/fsm.i[2]_i_2_n_0
    SLICE_X12Y122        LUT5 (Prop_lut5_I1_O)        0.124    17.097 r  screenInteface/fsm.i[1]_i_1/O
                         net (fo=2, routed)           0.416    17.513    screenInteface_n_12
    SLICE_X13Y120        FDRE                                         r  fsm.i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.604    14.945    clk_IBUF_BUFG
    SLICE_X13Y120        FDRE                                         r  fsm.i_reg[1]/C
                         clock pessimism              0.280    15.225    
                         clock uncertainty           -0.035    15.190    
    SLICE_X13Y120        FDRE (Setup_fdre_C_D)       -0.075    15.115    fsm.i_reg[1]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -17.513    
  -------------------------------------------------------------------
                         slack                                 -2.398    

Slack (VIOLATED) :        -2.340ns  (required time - arrival time)
  Source:                 fsm.j_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.j_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        12.312ns  (logic 6.738ns (54.728%)  route 5.574ns (45.272%))
  Logic Levels:           17  (CARRY4=11 LUT2=1 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.723     5.244    clk_IBUF_BUFG
    SLICE_X19Y122        FDRE                                         r  fsm.j_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  fsm.j_reg[0]_replica_1/Q
                         net (fo=17, routed)          0.366     6.067    screenInteface/j[0]_repN_1_alias
    SLICE_X16Y122        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     6.549 r  screenInteface/fsm.j_reg[3]_i_5/O[0]
                         net (fo=28, routed)          1.071     7.620    screenInteface/fsm.j_reg[3]_i_5_n_7
    SLICE_X20Y123        LUT4 (Prop_lut4_I1_O)        0.299     7.919 r  screenInteface/fsm.j[3]_i_341/O
                         net (fo=1, routed)           0.000     7.919    screenInteface/fsm.j[3]_i_341_n_0
    SLICE_X20Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.451 r  screenInteface/fsm.j_reg[3]_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.451    screenInteface/fsm.j_reg[3]_i_318_n_0
    SLICE_X20Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.565 r  screenInteface/fsm.j_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.009     8.574    screenInteface/fsm.j_reg[3]_i_288_n_0
    SLICE_X20Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.887 r  screenInteface/fsm.j_reg[3]_i_250/O[3]
                         net (fo=3, routed)           1.018     9.905    screenInteface/fsm.j_reg[3]_i_250_n_4
    SLICE_X21Y126        LUT5 (Prop_lut5_I3_O)        0.306    10.211 r  screenInteface/fsm.j[3]_i_167/O
                         net (fo=1, routed)           0.000    10.211    screenInteface/fsm.j[3]_i_167_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.743 r  screenInteface/fsm.j_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    10.743    screenInteface/fsm.j_reg[3]_i_116_n_0
    SLICE_X21Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.056 r  screenInteface/fsm.j_reg[3]_i_59/O[3]
                         net (fo=3, routed)           0.340    11.396    screenInteface/fsm.j_reg[3]_i_59_n_4
    SLICE_X18Y127        LUT3 (Prop_lut3_I2_O)        0.306    11.702 r  screenInteface/fsm.j[3]_i_34/O
                         net (fo=1, routed)           0.480    12.182    screenInteface/fsm.j[3]_i_34_n_0
    SLICE_X19Y129        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.708 r  screenInteface/fsm.j_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.708    screenInteface/fsm.j_reg[3]_i_20_n_0
    SLICE_X19Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.042 r  screenInteface/fsm.j_reg[3]_i_15/O[1]
                         net (fo=6, routed)           0.539    13.581    screenInteface/fsm.j_reg[3]_i_15_n_6
    SLICE_X18Y128        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    14.308 r  screenInteface/fsm.j_reg[3]_i_12/O[1]
                         net (fo=1, routed)           0.595    14.903    screenInteface/fsm.j_reg[3]_i_12_n_6
    SLICE_X18Y125        LUT2 (Prop_lut2_I1_O)        0.303    15.206 r  screenInteface/fsm.j[3]_i_9/O
                         net (fo=1, routed)           0.000    15.206    screenInteface/fsm.j[3]_i_9_n_0
    SLICE_X18Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.756 r  screenInteface/fsm.j_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.756    screenInteface/fsm.j_reg[3]_i_3_n_0
    SLICE_X18Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.978 f  screenInteface/fsm.j_reg[3]_i_4/O[0]
                         net (fo=6, routed)           0.584    16.562    screenInteface/fsm.j_reg[3]_i_4_n_7
    SLICE_X18Y124        LUT5 (Prop_lut5_I0_O)        0.299    16.861 r  screenInteface/fsm.j[2]_i_2/O
                         net (fo=3, routed)           0.571    17.432    screenInteface/fsm.j[2]_i_2_n_0
    SLICE_X17Y122        LUT5 (Prop_lut5_I1_O)        0.124    17.556 r  screenInteface/fsm.j[1]_i_1/O
                         net (fo=1, routed)           0.000    17.556    screenInteface_n_77
    SLICE_X17Y122        FDRE                                         r  fsm.j_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.600    14.941    clk_IBUF_BUFG
    SLICE_X17Y122        FDRE                                         r  fsm.j_reg[1]/C
                         clock pessimism              0.281    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X17Y122        FDRE (Setup_fdre_C_D)        0.029    15.216    fsm.j_reg[1]
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                         -17.556    
  -------------------------------------------------------------------
                         slack                                 -2.340    

Slack (VIOLATED) :        -2.222ns  (required time - arrival time)
  Source:                 fsm.j_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.j_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        12.196ns  (logic 6.738ns (55.248%)  route 5.458ns (44.752%))
  Logic Levels:           17  (CARRY4=11 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.723     5.244    clk_IBUF_BUFG
    SLICE_X19Y122        FDRE                                         r  fsm.j_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  fsm.j_reg[0]_replica_1/Q
                         net (fo=17, routed)          0.366     6.067    screenInteface/j[0]_repN_1_alias
    SLICE_X16Y122        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     6.549 r  screenInteface/fsm.j_reg[3]_i_5/O[0]
                         net (fo=28, routed)          1.071     7.620    screenInteface/fsm.j_reg[3]_i_5_n_7
    SLICE_X20Y123        LUT4 (Prop_lut4_I1_O)        0.299     7.919 r  screenInteface/fsm.j[3]_i_341/O
                         net (fo=1, routed)           0.000     7.919    screenInteface/fsm.j[3]_i_341_n_0
    SLICE_X20Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.451 r  screenInteface/fsm.j_reg[3]_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.451    screenInteface/fsm.j_reg[3]_i_318_n_0
    SLICE_X20Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.565 r  screenInteface/fsm.j_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.009     8.574    screenInteface/fsm.j_reg[3]_i_288_n_0
    SLICE_X20Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.887 r  screenInteface/fsm.j_reg[3]_i_250/O[3]
                         net (fo=3, routed)           1.018     9.905    screenInteface/fsm.j_reg[3]_i_250_n_4
    SLICE_X21Y126        LUT5 (Prop_lut5_I3_O)        0.306    10.211 r  screenInteface/fsm.j[3]_i_167/O
                         net (fo=1, routed)           0.000    10.211    screenInteface/fsm.j[3]_i_167_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.743 r  screenInteface/fsm.j_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    10.743    screenInteface/fsm.j_reg[3]_i_116_n_0
    SLICE_X21Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.056 r  screenInteface/fsm.j_reg[3]_i_59/O[3]
                         net (fo=3, routed)           0.340    11.396    screenInteface/fsm.j_reg[3]_i_59_n_4
    SLICE_X18Y127        LUT3 (Prop_lut3_I2_O)        0.306    11.702 r  screenInteface/fsm.j[3]_i_34/O
                         net (fo=1, routed)           0.480    12.182    screenInteface/fsm.j[3]_i_34_n_0
    SLICE_X19Y129        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.708 r  screenInteface/fsm.j_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.708    screenInteface/fsm.j_reg[3]_i_20_n_0
    SLICE_X19Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.042 r  screenInteface/fsm.j_reg[3]_i_15/O[1]
                         net (fo=6, routed)           0.539    13.581    screenInteface/fsm.j_reg[3]_i_15_n_6
    SLICE_X18Y128        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    14.308 r  screenInteface/fsm.j_reg[3]_i_12/O[1]
                         net (fo=1, routed)           0.595    14.903    screenInteface/fsm.j_reg[3]_i_12_n_6
    SLICE_X18Y125        LUT2 (Prop_lut2_I1_O)        0.303    15.206 r  screenInteface/fsm.j[3]_i_9/O
                         net (fo=1, routed)           0.000    15.206    screenInteface/fsm.j[3]_i_9_n_0
    SLICE_X18Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.756 r  screenInteface/fsm.j_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.756    screenInteface/fsm.j_reg[3]_i_3_n_0
    SLICE_X18Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.978 f  screenInteface/fsm.j_reg[3]_i_4/O[0]
                         net (fo=6, routed)           0.584    16.562    screenInteface/fsm.j_reg[3]_i_4_n_7
    SLICE_X18Y124        LUT5 (Prop_lut5_I0_O)        0.299    16.861 r  screenInteface/fsm.j[2]_i_2/O
                         net (fo=3, routed)           0.455    17.316    screenInteface/fsm.j[2]_i_2_n_0
    SLICE_X17Y122        LUT6 (Prop_lut6_I1_O)        0.124    17.440 r  screenInteface/fsm.j[2]_i_1/O
                         net (fo=1, routed)           0.000    17.440    screenInteface_n_76
    SLICE_X17Y122        FDRE                                         r  fsm.j_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.600    14.941    clk_IBUF_BUFG
    SLICE_X17Y122        FDRE                                         r  fsm.j_reg[2]/C
                         clock pessimism              0.281    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X17Y122        FDRE (Setup_fdre_C_D)        0.031    15.218    fsm.j_reg[2]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -17.440    
  -------------------------------------------------------------------
                         slack                                 -2.222    

Slack (VIOLATED) :        -1.977ns  (required time - arrival time)
  Source:                 fsm.j_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.j_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        11.950ns  (logic 6.549ns (54.801%)  route 5.401ns (45.199%))
  Logic Levels:           16  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.723     5.244    clk_IBUF_BUFG
    SLICE_X19Y122        FDRE                                         r  fsm.j_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y122        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  fsm.j_reg[0]_replica_1/Q
                         net (fo=17, routed)          0.366     6.067    screenInteface/j[0]_repN_1_alias
    SLICE_X16Y122        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     6.549 r  screenInteface/fsm.j_reg[3]_i_5/O[0]
                         net (fo=28, routed)          1.071     7.620    screenInteface/fsm.j_reg[3]_i_5_n_7
    SLICE_X20Y123        LUT4 (Prop_lut4_I1_O)        0.299     7.919 r  screenInteface/fsm.j[3]_i_341/O
                         net (fo=1, routed)           0.000     7.919    screenInteface/fsm.j[3]_i_341_n_0
    SLICE_X20Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.451 r  screenInteface/fsm.j_reg[3]_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.451    screenInteface/fsm.j_reg[3]_i_318_n_0
    SLICE_X20Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.565 r  screenInteface/fsm.j_reg[3]_i_288/CO[3]
                         net (fo=1, routed)           0.009     8.574    screenInteface/fsm.j_reg[3]_i_288_n_0
    SLICE_X20Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.887 r  screenInteface/fsm.j_reg[3]_i_250/O[3]
                         net (fo=3, routed)           1.018     9.905    screenInteface/fsm.j_reg[3]_i_250_n_4
    SLICE_X21Y126        LUT5 (Prop_lut5_I3_O)        0.306    10.211 r  screenInteface/fsm.j[3]_i_167/O
                         net (fo=1, routed)           0.000    10.211    screenInteface/fsm.j[3]_i_167_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.743 r  screenInteface/fsm.j_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    10.743    screenInteface/fsm.j_reg[3]_i_116_n_0
    SLICE_X21Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.056 r  screenInteface/fsm.j_reg[3]_i_59/O[3]
                         net (fo=3, routed)           0.340    11.396    screenInteface/fsm.j_reg[3]_i_59_n_4
    SLICE_X18Y127        LUT3 (Prop_lut3_I2_O)        0.306    11.702 r  screenInteface/fsm.j[3]_i_34/O
                         net (fo=1, routed)           0.480    12.182    screenInteface/fsm.j[3]_i_34_n_0
    SLICE_X19Y129        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.708 r  screenInteface/fsm.j_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.708    screenInteface/fsm.j_reg[3]_i_20_n_0
    SLICE_X19Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.042 r  screenInteface/fsm.j_reg[3]_i_15/O[1]
                         net (fo=6, routed)           0.539    13.581    screenInteface/fsm.j_reg[3]_i_15_n_6
    SLICE_X18Y128        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    14.308 r  screenInteface/fsm.j_reg[3]_i_12/O[1]
                         net (fo=1, routed)           0.595    14.903    screenInteface/fsm.j_reg[3]_i_12_n_6
    SLICE_X18Y125        LUT2 (Prop_lut2_I1_O)        0.303    15.206 r  screenInteface/fsm.j[3]_i_9/O
                         net (fo=1, routed)           0.000    15.206    screenInteface/fsm.j[3]_i_9_n_0
    SLICE_X18Y125        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.786 f  screenInteface/fsm.j_reg[3]_i_3/O[2]
                         net (fo=8, routed)           0.577    16.363    screenInteface/fsm.j_reg[3]_i_3_n_5
    SLICE_X16Y123        LUT3 (Prop_lut3_I2_O)        0.302    16.665 r  screenInteface/fsm.j[3]_i_2/O
                         net (fo=1, routed)           0.405    17.071    screenInteface/fsm.j[3]_i_2_n_0
    SLICE_X17Y122        LUT5 (Prop_lut5_I0_O)        0.124    17.195 r  screenInteface/fsm.j[3]_i_1/O
                         net (fo=1, routed)           0.000    17.195    screenInteface_n_75
    SLICE_X17Y122        FDRE                                         r  fsm.j_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.600    14.941    clk_IBUF_BUFG
    SLICE_X17Y122        FDRE                                         r  fsm.j_reg[3]/C
                         clock pessimism              0.281    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X17Y122        FDRE (Setup_fdre_C_D)        0.031    15.218    fsm.j_reg[3]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -17.195    
  -------------------------------------------------------------------
                         slack                                 -1.977    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 fsm.i_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        11.840ns  (logic 6.372ns (53.816%)  route 5.468ns (46.184%))
  Logic Levels:           18  (CARRY4=9 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.723     5.244    clk_IBUF_BUFG
    SLICE_X15Y122        FDRE                                         r  fsm.i_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y122        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  fsm.i_reg[1]_replica/Q
                         net (fo=1, routed)           0.416     6.116    screenInteface/i__0[1]_repN_alias
    SLICE_X14Y121        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     6.784 f  screenInteface/fsm.i_reg[4]_i_4/O[2]
                         net (fo=23, routed)          0.711     7.496    screenInteface/fsm.i_reg[4]_i_4_n_5
    SLICE_X14Y123        LUT2 (Prop_lut2_I1_O)        0.296     7.792 r  screenInteface/fsm.i[3]_i_156/O
                         net (fo=2, routed)           0.607     8.398    screenInteface/fsm.i[3]_i_156_n_0
    SLICE_X14Y124        LUT3 (Prop_lut3_I2_O)        0.355     8.753 r  screenInteface/fsm.i[3]_i_160/O
                         net (fo=1, routed)           0.000     8.753    screenInteface/fsm.i[3]_i_160_n_0
    SLICE_X14Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.266 r  screenInteface/fsm.i_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.009     9.275    screenInteface/fsm.i_reg[3]_i_110_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.392 r  screenInteface/fsm.i_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000     9.392    screenInteface/fsm.i_reg[3]_i_50_n_0
    SLICE_X14Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.707 r  screenInteface/fsm.i_reg[3]_i_34/O[3]
                         net (fo=3, routed)           0.770    10.477    screenInteface/fsm.i_reg[3]_i_34_n_4
    SLICE_X12Y127        LUT3 (Prop_lut3_I0_O)        0.307    10.784 r  screenInteface/fsm.i[3]_i_36/O
                         net (fo=2, routed)           0.318    11.102    screenInteface/fsm.i[3]_i_36_n_0
    SLICE_X12Y128        LUT5 (Prop_lut5_I4_O)        0.124    11.226 r  screenInteface/fsm.i[3]_i_14/O
                         net (fo=2, routed)           0.419    11.645    screenInteface/fsm.i[3]_i_14_n_0
    SLICE_X15Y127        LUT6 (Prop_lut6_I0_O)        0.124    11.769 r  screenInteface/fsm.i[3]_i_18/O
                         net (fo=1, routed)           0.000    11.769    screenInteface/fsm.i[3]_i_18_n_0
    SLICE_X15Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.301 r  screenInteface/fsm.i_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.301    screenInteface/fsm.i_reg[3]_i_9_n_0
    SLICE_X15Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.523 r  screenInteface/fsm.i_reg[4]_i_11/O[0]
                         net (fo=4, routed)           0.433    12.956    screenInteface/fsm.i_reg[4]_i_11_n_7
    SLICE_X15Y129        LUT2 (Prop_lut2_I0_O)        0.299    13.255 r  screenInteface/fsm.i[4]_i_14/O
                         net (fo=1, routed)           0.000    13.255    screenInteface/fsm.i[4]_i_14_n_0
    SLICE_X15Y129        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.835 r  screenInteface/fsm.i_reg[4]_i_9/O[2]
                         net (fo=1, routed)           0.453    14.288    screenInteface/fsm.i_reg[4]_i_9_n_5
    SLICE_X17Y127        LUT2 (Prop_lut2_I1_O)        0.302    14.590 r  screenInteface/fsm.i[3]_i_5/O
                         net (fo=1, routed)           0.000    14.590    screenInteface/fsm.i[3]_i_5_n_0
    SLICE_X17Y127        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.991 r  screenInteface/fsm.i_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.991    screenInteface/fsm.i_reg[3]_i_3_n_0
    SLICE_X17Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.325 f  screenInteface/fsm.i_reg[4]_i_2/O[1]
                         net (fo=9, routed)           0.868    16.193    screenInteface/fsm.i_reg[4]_i_2_n_6
    SLICE_X16Y123        LUT6 (Prop_lut6_I0_O)        0.303    16.496 r  screenInteface/fsm.i[2]_i_2/O
                         net (fo=2, routed)           0.465    16.961    screenInteface/fsm.i[2]_i_2_n_0
    SLICE_X15Y121        LUT4 (Prop_lut4_I1_O)        0.124    17.085 r  screenInteface/fsm.i[0]_i_1/O
                         net (fo=1, routed)           0.000    17.085    screenInteface_n_13
    SLICE_X15Y121        FDRE                                         r  fsm.i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.603    14.944    clk_IBUF_BUFG
    SLICE_X15Y121        FDRE                                         r  fsm.i_reg[0]/C
                         clock pessimism              0.280    15.224    
                         clock uncertainty           -0.035    15.189    
    SLICE_X15Y121        FDRE (Setup_fdre_C_D)        0.032    15.221    fsm.i_reg[0]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                         -17.085    
  -------------------------------------------------------------------
                         slack                                 -1.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.420ns (84.029%)  route 0.080ns (15.971%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.565     1.448    clk_IBUF_BUFG
    SLICE_X15Y97         FDSE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDSE (Prop_fdse_C_Q)         0.141     1.589 r  y_reg[2]/Q
                         net (fo=5, routed)           0.079     1.668    screenInteface/y_reg[4]_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.815 r  screenInteface/y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.815    screenInteface_n_2
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.854 r  y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.854    y_reg[8]_i_1_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.893 r  y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    y_reg[12]_i_1_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.948 r  y_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.948    y_reg[16]_i_1_n_7
    SLICE_X15Y100        FDRE                                         r  y_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.921     2.049    clk_IBUF_BUFG
    SLICE_X15Y100        FDRE                                         r  y_reg[13]/C
                         clock pessimism             -0.249     1.800    
    SLICE_X15Y100        FDRE (Hold_fdre_C_D)         0.105     1.905    y_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.431ns (84.372%)  route 0.080ns (15.627%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.565     1.448    clk_IBUF_BUFG
    SLICE_X15Y97         FDSE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDSE (Prop_fdse_C_Q)         0.141     1.589 r  y_reg[2]/Q
                         net (fo=5, routed)           0.079     1.668    screenInteface/y_reg[4]_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.815 r  screenInteface/y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.815    screenInteface_n_2
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.854 r  y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.854    y_reg[8]_i_1_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.893 r  y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    y_reg[12]_i_1_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.959 r  y_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.959    y_reg[16]_i_1_n_5
    SLICE_X15Y100        FDRE                                         r  y_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.921     2.049    clk_IBUF_BUFG
    SLICE_X15Y100        FDRE                                         r  y_reg[15]/C
                         clock pessimism             -0.249     1.800    
    SLICE_X15Y100        FDRE (Hold_fdre_C_D)         0.105     1.905    y_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.456ns (85.102%)  route 0.080ns (14.898%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.565     1.448    clk_IBUF_BUFG
    SLICE_X15Y97         FDSE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDSE (Prop_fdse_C_Q)         0.141     1.589 r  y_reg[2]/Q
                         net (fo=5, routed)           0.079     1.668    screenInteface/y_reg[4]_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.815 r  screenInteface/y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.815    screenInteface_n_2
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.854 r  y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.854    y_reg[8]_i_1_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.893 r  y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    y_reg[12]_i_1_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.984 r  y_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.984    y_reg[16]_i_1_n_6
    SLICE_X15Y100        FDRE                                         r  y_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.921     2.049    clk_IBUF_BUFG
    SLICE_X15Y100        FDRE                                         r  y_reg[14]/C
                         clock pessimism             -0.249     1.800    
    SLICE_X15Y100        FDRE (Hold_fdre_C_D)         0.105     1.905    y_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.456ns (85.102%)  route 0.080ns (14.898%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.565     1.448    clk_IBUF_BUFG
    SLICE_X15Y97         FDSE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDSE (Prop_fdse_C_Q)         0.141     1.589 r  y_reg[2]/Q
                         net (fo=5, routed)           0.079     1.668    screenInteface/y_reg[4]_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.815 r  screenInteface/y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.815    screenInteface_n_2
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.854 r  y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.854    y_reg[8]_i_1_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.893 r  y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    y_reg[12]_i_1_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.984 r  y_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.984    y_reg[16]_i_1_n_4
    SLICE_X15Y100        FDRE                                         r  y_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.921     2.049    clk_IBUF_BUFG
    SLICE_X15Y100        FDRE                                         r  y_reg[16]/C
                         clock pessimism             -0.249     1.800    
    SLICE_X15Y100        FDRE (Hold_fdre_C_D)         0.105     1.905    y_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.459ns (85.185%)  route 0.080ns (14.815%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.565     1.448    clk_IBUF_BUFG
    SLICE_X15Y97         FDSE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDSE (Prop_fdse_C_Q)         0.141     1.589 r  y_reg[2]/Q
                         net (fo=5, routed)           0.079     1.668    screenInteface/y_reg[4]_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.815 r  screenInteface/y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.815    screenInteface_n_2
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.854 r  y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.854    y_reg[8]_i_1_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.893 r  y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    y_reg[12]_i_1_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.933 r  y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    y_reg[16]_i_1_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  y_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.987    y_reg[20]_i_1_n_7
    SLICE_X15Y101        FDRE                                         r  y_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.921     2.049    clk_IBUF_BUFG
    SLICE_X15Y101        FDRE                                         r  y_reg[17]/C
                         clock pessimism             -0.249     1.800    
    SLICE_X15Y101        FDRE (Hold_fdre_C_D)         0.105     1.905    y_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.470ns (85.481%)  route 0.080ns (14.519%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.565     1.448    clk_IBUF_BUFG
    SLICE_X15Y97         FDSE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDSE (Prop_fdse_C_Q)         0.141     1.589 r  y_reg[2]/Q
                         net (fo=5, routed)           0.079     1.668    screenInteface/y_reg[4]_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.815 r  screenInteface/y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.815    screenInteface_n_2
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.854 r  y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.854    y_reg[8]_i_1_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.893 r  y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    y_reg[12]_i_1_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.933 r  y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    y_reg[16]_i_1_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.998 r  y_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.998    y_reg[20]_i_1_n_5
    SLICE_X15Y101        FDRE                                         r  y_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.921     2.049    clk_IBUF_BUFG
    SLICE_X15Y101        FDRE                                         r  y_reg[19]/C
                         clock pessimism             -0.249     1.800    
    SLICE_X15Y101        FDRE (Hold_fdre_C_D)         0.105     1.905    y_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 colorTablero_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/RGB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.028%)  route 0.209ns (49.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.647     1.531    clk_IBUF_BUFG
    SLICE_X12Y102        FDRE                                         r  colorTablero_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y102        FDRE (Prop_fdre_C_Q)         0.164     1.695 r  colorTablero_reg[5]/Q
                         net (fo=1, routed)           0.209     1.903    screenInteface/RGB_reg[8]_0[5]
    SLICE_X12Y98         LUT6 (Prop_lut6_I4_O)        0.045     1.948 r  screenInteface/RGB[5]_i_1/O
                         net (fo=1, routed)           0.000     1.948    screenInteface/G[1]
    SLICE_X12Y98         FDRE                                         r  screenInteface/RGB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.834     1.962    screenInteface/clk_IBUF_BUFG
    SLICE_X12Y98         FDRE                                         r  screenInteface/RGB_reg[5]/C
                         clock pessimism             -0.249     1.713    
    SLICE_X12Y98         FDRE (Hold_fdre_C_D)         0.121     1.834    screenInteface/RGB_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.495ns (86.112%)  route 0.080ns (13.888%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.565     1.448    clk_IBUF_BUFG
    SLICE_X15Y97         FDSE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDSE (Prop_fdse_C_Q)         0.141     1.589 r  y_reg[2]/Q
                         net (fo=5, routed)           0.079     1.668    screenInteface/y_reg[4]_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.815 r  screenInteface/y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.815    screenInteface_n_2
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.854 r  y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.854    y_reg[8]_i_1_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.893 r  y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    y_reg[12]_i_1_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.933 r  y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    y_reg[16]_i_1_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.023 r  y_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.023    y_reg[20]_i_1_n_6
    SLICE_X15Y101        FDRE                                         r  y_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.921     2.049    clk_IBUF_BUFG
    SLICE_X15Y101        FDRE                                         r  y_reg[18]/C
                         clock pessimism             -0.249     1.800    
    SLICE_X15Y101        FDRE (Hold_fdre_C_D)         0.105     1.905    y_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.495ns (86.112%)  route 0.080ns (13.888%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.565     1.448    clk_IBUF_BUFG
    SLICE_X15Y97         FDSE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDSE (Prop_fdse_C_Q)         0.141     1.589 r  y_reg[2]/Q
                         net (fo=5, routed)           0.079     1.668    screenInteface/y_reg[4]_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.815 r  screenInteface/y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.815    screenInteface_n_2
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.854 r  y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.854    y_reg[8]_i_1_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.893 r  y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    y_reg[12]_i_1_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.933 r  y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    y_reg[16]_i_1_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.023 r  y_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.023    y_reg[20]_i_1_n_4
    SLICE_X15Y101        FDRE                                         r  y_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.921     2.049    clk_IBUF_BUFG
    SLICE_X15Y101        FDRE                                         r  y_reg[20]/C
                         clock pessimism             -0.249     1.800    
    SLICE_X15Y101        FDRE (Hold_fdre_C_D)         0.105     1.905    y_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.498ns (86.185%)  route 0.080ns (13.815%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.565     1.448    clk_IBUF_BUFG
    SLICE_X15Y97         FDSE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDSE (Prop_fdse_C_Q)         0.141     1.589 r  y_reg[2]/Q
                         net (fo=5, routed)           0.079     1.668    screenInteface/y_reg[4]_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.815 r  screenInteface/y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.815    screenInteface_n_2
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.854 r  y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.854    y_reg[8]_i_1_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.893 r  y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    y_reg[12]_i_1_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.933 r  y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    y_reg[16]_i_1_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.972 r  y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.972    y_reg[20]_i_1_n_0
    SLICE_X15Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.026 r  y_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.026    y_reg[24]_i_1_n_7
    SLICE_X15Y102        FDRE                                         r  y_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.921     2.049    clk_IBUF_BUFG
    SLICE_X15Y102        FDRE                                         r  y_reg[21]/C
                         clock pessimism             -0.249     1.800    
    SLICE_X15Y102        FDRE (Hold_fdre_C_D)         0.105     1.905    y_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y113   LInvPos1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y120   LInvPos2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X24Y123  LInvPos3_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y113   LInvPos4_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y113   LPos1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y120   LPos2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y120   LPos3_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y113   LPos4_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y113   LinPos1_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y131  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y131  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y113   LInvPos1_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y113   LInvPos1_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y120   LInvPos2_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y120   LInvPos2_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X24Y123  LInvPos3_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X24Y123  LInvPos3_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y113   LInvPos4_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y113   LInvPos4_reg/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y131  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y131  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y113   LInvPos1_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y113   LInvPos1_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y120   LInvPos2_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y120   LInvPos2_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X24Y123  LInvPos3_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X24Y123  LInvPos3_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y113   LInvPos4_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y113   LInvPos4_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screenInteface/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.796ns  (logic 3.953ns (44.935%)  route 4.844ns (55.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.741     5.262    screenInteface/clk_IBUF_BUFG
    SLICE_X19Y100        FDRE                                         r  screenInteface/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y100        FDRE (Prop_fdre_C_Q)         0.456     5.718 r  screenInteface/hSync_reg/Q
                         net (fo=1, routed)           4.844    10.562    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    14.058 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000    14.058    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.267ns  (logic 4.020ns (48.633%)  route 4.246ns (51.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.557     5.078    screenInteface/clk_IBUF_BUFG
    SLICE_X12Y96         FDRE                                         r  screenInteface/RGB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  screenInteface/RGB_reg[11]/Q
                         net (fo=1, routed)           4.246     9.842    RGB_OBUF[11]
    N19                  OBUF (Prop_obuf_I_O)         3.502    13.345 r  RGB_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.345    RGB[11]
    N19                                                               r  RGB[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.264ns  (logic 4.043ns (48.922%)  route 4.221ns (51.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.558     5.079    screenInteface/clk_IBUF_BUFG
    SLICE_X12Y97         FDRE                                         r  screenInteface/RGB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  screenInteface/RGB_reg[3]/Q
                         net (fo=1, routed)           4.221     9.818    RGB_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    13.343 r  RGB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.343    RGB[3]
    J18                                                               r  RGB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.260ns  (logic 4.039ns (48.898%)  route 4.221ns (51.102%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.558     5.079    screenInteface/clk_IBUF_BUFG
    SLICE_X12Y98         FDRE                                         r  screenInteface/RGB_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  screenInteface/RGB_reg[4]/Q
                         net (fo=1, routed)           4.221     9.818    RGB_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.521    13.339 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.339    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.259ns  (logic 4.013ns (48.596%)  route 4.245ns (51.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.557     5.078    screenInteface/clk_IBUF_BUFG
    SLICE_X12Y96         FDRE                                         r  screenInteface/RGB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  screenInteface/RGB_reg[0]/Q
                         net (fo=1, routed)           4.245     9.841    RGB_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    13.336 r  RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.336    RGB[0]
    N18                                                               r  RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.248ns  (logic 4.047ns (49.070%)  route 4.201ns (50.930%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.558     5.079    screenInteface/clk_IBUF_BUFG
    SLICE_X12Y98         FDRE                                         r  screenInteface/RGB_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  screenInteface/RGB_reg[6]/Q
                         net (fo=1, routed)           4.201     9.797    RGB_OBUF[6]
    G17                  OBUF (Prop_obuf_I_O)         3.529    13.327 r  RGB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.327    RGB[6]
    G17                                                               r  RGB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.228ns  (logic 4.042ns (49.124%)  route 4.186ns (50.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.557     5.078    screenInteface/clk_IBUF_BUFG
    SLICE_X12Y96         FDRE                                         r  screenInteface/RGB_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  screenInteface/RGB_reg[10]/Q
                         net (fo=1, routed)           4.186     9.782    RGB_OBUF[10]
    J19                  OBUF (Prop_obuf_I_O)         3.524    13.306 r  RGB_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.306    RGB[10]
    J19                                                               r  RGB[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.129ns  (logic 4.037ns (49.660%)  route 4.092ns (50.340%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.558     5.079    screenInteface/clk_IBUF_BUFG
    SLICE_X12Y97         FDRE                                         r  screenInteface/RGB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  screenInteface/RGB_reg[2]/Q
                         net (fo=1, routed)           4.092     9.689    RGB_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    13.208 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.208    RGB[2]
    K18                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.113ns  (logic 4.021ns (49.564%)  route 4.092ns (50.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.558     5.079    screenInteface/clk_IBUF_BUFG
    SLICE_X12Y98         FDRE                                         r  screenInteface/RGB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  screenInteface/RGB_reg[1]/Q
                         net (fo=1, routed)           4.092     9.689    RGB_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    13.192 r  RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.192    RGB[1]
    L18                                                               r  RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.060ns  (logic 4.023ns (49.917%)  route 4.037ns (50.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.558     5.079    screenInteface/clk_IBUF_BUFG
    SLICE_X12Y98         FDRE                                         r  screenInteface/RGB_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  screenInteface/RGB_reg[5]/Q
                         net (fo=1, routed)           4.037     9.634    RGB_OBUF[5]
    H17                  OBUF (Prop_obuf_I_O)         3.505    13.139 r  RGB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.139    RGB[5]
    H17                                                               r  RGB[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.753ns  (logic 1.391ns (79.348%)  route 0.362ns (20.652%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.662     1.546    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.128     1.674 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=3, routed)           0.362     2.036    lrckDA_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.263     3.299 r  lrckDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.299    lrckDA
    A17                                                               r  lrckDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.796ns  (logic 1.407ns (78.312%)  route 0.390ns (21.688%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.663     1.547    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.128     1.675 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=8, routed)           0.390     2.064    sclkDA_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.279     3.343 r  sclkAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.343    sclkAD
    B15                                                               r  sclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.812ns  (logic 1.395ns (76.980%)  route 0.417ns (23.020%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.662     1.546    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.128     1.674 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=3, routed)           0.417     2.091    lrckDA_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.267     3.358 r  lrckAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.358    lrckAD
    A16                                                               r  lrckAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.387ns (76.024%)  route 0.437ns (23.976%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.663     1.547    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.128     1.675 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=8, routed)           0.437     2.112    sclkDA_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.259     3.371 r  sclkDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.371    sclkDA
    C15                                                               r  sclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 1.362ns (71.520%)  route 0.542ns (28.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.663     1.547    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=10, routed)          0.542     2.230    mclkDA_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.451 r  mclkAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.451    mclkAD
    A14                                                               r  mclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.941ns  (logic 1.345ns (69.319%)  route 0.595ns (30.681%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.663     1.547    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=10, routed)          0.595     2.283    mclkDA_OBUF
    A15                  OBUF (Prop_obuf_I_O)         1.204     3.487 r  mclkDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.487    mclkDA
    A15                                                               r  mclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/outSampleShifter.sample_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdti
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.948ns  (logic 1.368ns (70.245%)  route 0.580ns (29.755%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.674     1.558    codecInterface/clk_IBUF_BUFG
    SLICE_X6Y106         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.164     1.722 r  codecInterface/outSampleShifter.sample_reg[23]/Q
                         net (fo=1, routed)           0.580     2.301    sdti_OBUF
    B16                  OBUF (Prop_obuf_I_O)         1.204     3.506 r  sdti_OBUF_inst/O
                         net (fo=0)                   0.000     3.506    sdti
    B16                                                               r  sdti (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.451ns  (logic 1.384ns (56.481%)  route 1.067ns (43.519%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.565     1.448    screenInteface/clk_IBUF_BUFG
    SLICE_X12Y97         FDRE                                         r  screenInteface/RGB_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  screenInteface/RGB_reg[9]/Q
                         net (fo=1, routed)           1.067     2.679    RGB_OBUF[9]
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.899 r  RGB_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.899    RGB[9]
    H19                                                               r  RGB[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/vSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.521ns  (logic 1.345ns (53.373%)  route 1.175ns (46.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.647     1.531    screenInteface/clk_IBUF_BUFG
    SLICE_X13Y100        FDRE                                         r  screenInteface/vSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  screenInteface/vSync_reg/Q
                         net (fo=1, routed)           1.175     2.847    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     4.051 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000     4.051    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.696ns  (logic 1.395ns (51.760%)  route 1.300ns (48.240%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.565     1.448    screenInteface/clk_IBUF_BUFG
    SLICE_X12Y97         FDRE                                         r  screenInteface/RGB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  screenInteface/RGB_reg[7]/Q
                         net (fo=1, routed)           1.300     2.913    RGB_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         1.231     4.144 r  RGB_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.144    RGB[7]
    D17                                                               r  RGB[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.830ns  (logic 1.454ns (30.101%)  route 3.376ns (69.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.376     4.830    rstSynchronizer/D[0]
    SLICE_X0Y100         FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.684     5.025    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  rstSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Data
                            (input port)
  Destination:            ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.170ns  (logic 1.452ns (45.809%)  route 1.718ns (54.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  ps2Data (IN)
                         net (fo=0)                   0.000     0.000    ps2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  ps2Data_IBUF_inst/O
                         net (fo=1, routed)           1.718     3.170    ps2KeyboardInterface/ps2DataSynchronizer/D[0]
    SLICE_X13Y131        FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.605     4.946    ps2KeyboardInterface/ps2DataSynchronizer/clk_IBUF_BUFG
    SLICE_X13Y131        FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Clk
                            (input port)
  Destination:            ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.037ns  (logic 1.448ns (47.697%)  route 1.588ns (52.303%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  ps2Clk (IN)
                         net (fo=0)                   0.000     0.000    ps2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  ps2Clk_IBUF_inst/O
                         net (fo=1, routed)           1.588     3.037    ps2KeyboardInterface/ps2ClkSynchronizer/ps2Clk_IBUF
    SLICE_X13Y131        FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        1.605     4.946    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X13Y131        FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2Clk
                            (input port)
  Destination:            ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.909ns  (logic 0.217ns (23.831%)  route 0.692ns (76.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  ps2Clk (IN)
                         net (fo=0)                   0.000     0.000    ps2Clk
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  ps2Clk_IBUF_inst/O
                         net (fo=1, routed)           0.692     0.909    ps2KeyboardInterface/ps2ClkSynchronizer/ps2Clk_IBUF
    SLICE_X13Y131        FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.911     2.039    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X13Y131        FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Data
                            (input port)
  Destination:            ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.220ns (22.719%)  route 0.749ns (77.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  ps2Data (IN)
                         net (fo=0)                   0.000     0.000    ps2Data
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  ps2Data_IBUF_inst/O
                         net (fo=1, routed)           0.749     0.969    ps2KeyboardInterface/ps2DataSynchronizer/D[0]
    SLICE_X13Y131        FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.911     2.039    ps2KeyboardInterface/ps2DataSynchronizer/clk_IBUF_BUFG
    SLICE_X13Y131        FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.655ns  (logic 0.222ns (13.409%)  route 1.433ns (86.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.433     1.655    rstSynchronizer/D[0]
    SLICE_X0Y100         FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1179, routed)        0.951     2.079    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  rstSynchronizer/aux_reg[0]/C





