digraph "CFG for '_Z21MakeMerges_MarkSplitsiPiS_S_S_' function" {
	label="CFG for '_Z21MakeMerges_MarkSplitsiPiS_S_S_' function";

	Node0x4eee480 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  %15 = icmp slt i32 %14, %0\l  br i1 %15, label %16, label %35\l|{<s0>T|<s1>F}}"];
	Node0x4eee480:s0 -> Node0x4ef0380;
	Node0x4eee480:s1 -> Node0x4ef0410;
	Node0x4ef0380 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%16:\l16:                                               \l  %17 = sext i32 %14 to i64\l  %18 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %17\l  %19 = load i32, i32 addrspace(1)* %18, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %20 = sext i32 %19 to i64\l  %21 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %20\l  %22 = load i32, i32 addrspace(1)* %21, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %23 = icmp eq i32 %22, -1\l  br i1 %23, label %24, label %28\l|{<s0>T|<s1>F}}"];
	Node0x4ef0380:s0 -> Node0x4ef1760;
	Node0x4ef0380:s1 -> Node0x4ef17f0;
	Node0x4ef1760 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%24:\l24:                                               \l  %25 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %20\l  %26 = load i32, i32 addrspace(1)* %25, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %27 = sub nsw i32 %19, %26\l  store i32 %27, i32 addrspace(1)* %18, align 4, !tbaa !7\l  br label %35\l}"];
	Node0x4ef1760 -> Node0x4ef0410;
	Node0x4ef17f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%28:\l28:                                               \l  %29 = sext i32 %22 to i64\l  %30 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %29\l  %31 = load i32, i32 addrspace(1)* %30, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %32 = sub nsw i32 %22, %31\l  store i32 %32, i32 addrspace(1)* %18, align 4, !tbaa !7\l  %33 = sext i32 %32 to i64\l  %34 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %33\l  store i32 1, i32 addrspace(1)* %34, align 4, !tbaa !7\l  br label %35\l}"];
	Node0x4ef17f0 -> Node0x4ef0410;
	Node0x4ef0410 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%35:\l35:                                               \l  ret void\l}"];
}
