
project2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ec4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d4  08005058  08005058  00006058  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800542c  0800542c  000071c8  2**0
                  CONTENTS
  4 .ARM          00000008  0800542c  0800542c  0000642c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005434  08005434  000071c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005434  08005434  00006434  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005438  08005438  00006438  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001c8  20000000  0800543c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000274  200001c8  08005604  000071c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000043c  08005604  0000743c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000071c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009546  00000000  00000000  000071f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ae4  00000000  00000000  0001073e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c38  00000000  00000000  00012228  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000905  00000000  00000000  00012e60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011793  00000000  00000000  00013765  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c766  00000000  00000000  00024ef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005cc33  00000000  00000000  0003165e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0008e291  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000045e8  00000000  00000000  0008e2d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000d6  00000000  00000000  000928bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001c8 	.word	0x200001c8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800503c 	.word	0x0800503c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001cc 	.word	0x200001cc
 80001cc:	0800503c 	.word	0x0800503c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_181Cycles5: Sample time equal to 181.5 cycles	
  *     @arg ADC_SampleTime_601Cycles5: Sample time equal to 601.5 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b085      	sub	sp, #20
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
 8000bb0:	4608      	mov	r0, r1
 8000bb2:	4611      	mov	r1, r2
 8000bb4:	461a      	mov	r2, r3
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	70fb      	strb	r3, [r7, #3]
 8000bba:	460b      	mov	r3, r1
 8000bbc:	70bb      	strb	r3, [r7, #2]
 8000bbe:	4613      	mov	r3, r2
 8000bc0:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	60fb      	str	r3, [r7, #12]
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* Regular sequence configuration */
  /* For Rank 1 to 4 */
  if (Rank < 5)
 8000bca:	78bb      	ldrb	r3, [r7, #2]
 8000bcc:	2b04      	cmp	r3, #4
 8000bce:	d821      	bhi.n	8000c14 <ADC_RegularChannelConfig+0x6c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd4:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = 0x1F << (6 * (Rank ));
 8000bd6:	78ba      	ldrb	r2, [r7, #2]
 8000bd8:	4613      	mov	r3, r2
 8000bda:	005b      	lsls	r3, r3, #1
 8000bdc:	4413      	add	r3, r2
 8000bde:	005b      	lsls	r3, r3, #1
 8000be0:	461a      	mov	r2, r3
 8000be2:	231f      	movs	r3, #31
 8000be4:	4093      	lsls	r3, r2
 8000be6:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000be8:	68bb      	ldr	r3, [r7, #8]
 8000bea:	43db      	mvns	r3, r3
 8000bec:	68fa      	ldr	r2, [r7, #12]
 8000bee:	4013      	ands	r3, r2
 8000bf0:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank));
 8000bf2:	78f9      	ldrb	r1, [r7, #3]
 8000bf4:	78ba      	ldrb	r2, [r7, #2]
 8000bf6:	4613      	mov	r3, r2
 8000bf8:	005b      	lsls	r3, r3, #1
 8000bfa:	4413      	add	r3, r2
 8000bfc:	005b      	lsls	r3, r3, #1
 8000bfe:	fa01 f303 	lsl.w	r3, r1, r3
 8000c02:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000c04:	68fa      	ldr	r2, [r7, #12]
 8000c06:	68bb      	ldr	r3, [r7, #8]
 8000c08:	4313      	orrs	r3, r2
 8000c0a:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	68fa      	ldr	r2, [r7, #12]
 8000c10:	631a      	str	r2, [r3, #48]	@ 0x30
 8000c12:	e074      	b.n	8000cfe <ADC_RegularChannelConfig+0x156>
  }
  /* For Rank 5 to 9 */
  else if (Rank < 10)
 8000c14:	78bb      	ldrb	r3, [r7, #2]
 8000c16:	2b09      	cmp	r3, #9
 8000c18:	d823      	bhi.n	8000c62 <ADC_RegularChannelConfig+0xba>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c1e:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SQR2_SQ5 << (6 * (Rank - 5));
 8000c20:	78bb      	ldrb	r3, [r7, #2]
 8000c22:	1f5a      	subs	r2, r3, #5
 8000c24:	4613      	mov	r3, r2
 8000c26:	005b      	lsls	r3, r3, #1
 8000c28:	4413      	add	r3, r2
 8000c2a:	005b      	lsls	r3, r3, #1
 8000c2c:	461a      	mov	r2, r3
 8000c2e:	231f      	movs	r3, #31
 8000c30:	4093      	lsls	r3, r2
 8000c32:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000c34:	68bb      	ldr	r3, [r7, #8]
 8000c36:	43db      	mvns	r3, r3
 8000c38:	68fa      	ldr	r2, [r7, #12]
 8000c3a:	4013      	ands	r3, r2
 8000c3c:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank - 5));
 8000c3e:	78f9      	ldrb	r1, [r7, #3]
 8000c40:	78bb      	ldrb	r3, [r7, #2]
 8000c42:	1f5a      	subs	r2, r3, #5
 8000c44:	4613      	mov	r3, r2
 8000c46:	005b      	lsls	r3, r3, #1
 8000c48:	4413      	add	r3, r2
 8000c4a:	005b      	lsls	r3, r3, #1
 8000c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8000c50:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000c52:	68fa      	ldr	r2, [r7, #12]
 8000c54:	68bb      	ldr	r3, [r7, #8]
 8000c56:	4313      	orrs	r3, r2
 8000c58:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	68fa      	ldr	r2, [r7, #12]
 8000c5e:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c60:	e04d      	b.n	8000cfe <ADC_RegularChannelConfig+0x156>
  }
  /* For Rank 10 to 14 */
  else if (Rank < 15)
 8000c62:	78bb      	ldrb	r3, [r7, #2]
 8000c64:	2b0e      	cmp	r3, #14
 8000c66:	d825      	bhi.n	8000cb4 <ADC_RegularChannelConfig+0x10c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000c6c:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SQR3_SQ10 << (6 * (Rank - 10));
 8000c6e:	78bb      	ldrb	r3, [r7, #2]
 8000c70:	f1a3 020a 	sub.w	r2, r3, #10
 8000c74:	4613      	mov	r3, r2
 8000c76:	005b      	lsls	r3, r3, #1
 8000c78:	4413      	add	r3, r2
 8000c7a:	005b      	lsls	r3, r3, #1
 8000c7c:	461a      	mov	r2, r3
 8000c7e:	231f      	movs	r3, #31
 8000c80:	4093      	lsls	r3, r2
 8000c82:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000c84:	68bb      	ldr	r3, [r7, #8]
 8000c86:	43db      	mvns	r3, r3
 8000c88:	68fa      	ldr	r2, [r7, #12]
 8000c8a:	4013      	ands	r3, r2
 8000c8c:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank - 10));
 8000c8e:	78f9      	ldrb	r1, [r7, #3]
 8000c90:	78bb      	ldrb	r3, [r7, #2]
 8000c92:	f1a3 020a 	sub.w	r2, r3, #10
 8000c96:	4613      	mov	r3, r2
 8000c98:	005b      	lsls	r3, r3, #1
 8000c9a:	4413      	add	r3, r2
 8000c9c:	005b      	lsls	r3, r3, #1
 8000c9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000ca2:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000ca4:	68fa      	ldr	r2, [r7, #12]
 8000ca6:	68bb      	ldr	r3, [r7, #8]
 8000ca8:	4313      	orrs	r3, r2
 8000caa:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	68fa      	ldr	r2, [r7, #12]
 8000cb0:	639a      	str	r2, [r3, #56]	@ 0x38
 8000cb2:	e024      	b.n	8000cfe <ADC_RegularChannelConfig+0x156>
  }
  else 
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR4;
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000cb8:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SQR3_SQ15 << (6 * (Rank - 15));
 8000cba:	78bb      	ldrb	r3, [r7, #2]
 8000cbc:	f1a3 020f 	sub.w	r2, r3, #15
 8000cc0:	4613      	mov	r3, r2
 8000cc2:	005b      	lsls	r3, r3, #1
 8000cc4:	4413      	add	r3, r2
 8000cc6:	005b      	lsls	r3, r3, #1
 8000cc8:	461a      	mov	r2, r3
 8000cca:	231f      	movs	r3, #31
 8000ccc:	4093      	lsls	r3, r2
 8000cce:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000cd0:	68bb      	ldr	r3, [r7, #8]
 8000cd2:	43db      	mvns	r3, r3
 8000cd4:	68fa      	ldr	r2, [r7, #12]
 8000cd6:	4013      	ands	r3, r2
 8000cd8:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank - 15));
 8000cda:	78f9      	ldrb	r1, [r7, #3]
 8000cdc:	78bb      	ldrb	r3, [r7, #2]
 8000cde:	f1a3 020f 	sub.w	r2, r3, #15
 8000ce2:	4613      	mov	r3, r2
 8000ce4:	005b      	lsls	r3, r3, #1
 8000ce6:	4413      	add	r3, r2
 8000ce8:	005b      	lsls	r3, r3, #1
 8000cea:	fa01 f303 	lsl.w	r3, r1, r3
 8000cee:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000cf0:	68fa      	ldr	r2, [r7, #12]
 8000cf2:	68bb      	ldr	r3, [r7, #8]
 8000cf4:	4313      	orrs	r3, r2
 8000cf6:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR4 = tmpreg1;
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	68fa      	ldr	r2, [r7, #12]
 8000cfc:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Channel sampling configuration */
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000cfe:	78fb      	ldrb	r3, [r7, #3]
 8000d00:	2b09      	cmp	r3, #9
 8000d02:	d923      	bls.n	8000d4c <ADC_RegularChannelConfig+0x1a4>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	699b      	ldr	r3, [r3, #24]
 8000d08:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SMPR2_SMP10 << (3 * (ADC_Channel - 10));
 8000d0a:	78fb      	ldrb	r3, [r7, #3]
 8000d0c:	f1a3 020a 	sub.w	r2, r3, #10
 8000d10:	4613      	mov	r3, r2
 8000d12:	005b      	lsls	r3, r3, #1
 8000d14:	4413      	add	r3, r2
 8000d16:	2207      	movs	r2, #7
 8000d18:	fa02 f303 	lsl.w	r3, r2, r3
 8000d1c:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
	ADCx->SMPR2 &= ~tmpreg2;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	699a      	ldr	r2, [r3, #24]
 8000d22:	68bb      	ldr	r3, [r7, #8]
 8000d24:	43db      	mvns	r3, r3
 8000d26:	401a      	ands	r2, r3
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	619a      	str	r2, [r3, #24]
    /* Calculate the mask to set */
	ADCx->SMPR2 |= (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	6999      	ldr	r1, [r3, #24]
 8000d30:	7878      	ldrb	r0, [r7, #1]
 8000d32:	78fb      	ldrb	r3, [r7, #3]
 8000d34:	f1a3 020a 	sub.w	r2, r3, #10
 8000d38:	4613      	mov	r3, r2
 8000d3a:	005b      	lsls	r3, r3, #1
 8000d3c:	4413      	add	r3, r2
 8000d3e:	fa00 f303 	lsl.w	r3, r0, r3
 8000d42:	ea41 0203 	orr.w	r2, r1, r3
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	619a      	str	r2, [r3, #24]
    /* Clear the old channel sample time */
	ADCx->SMPR1 &= ~tmpreg2;
    /* Calculate the mask to set */
	ADCx->SMPR1 |= (uint32_t)ADC_SampleTime << (3 * (ADC_Channel));
  }
}
 8000d4a:	e01f      	b.n	8000d8c <ADC_RegularChannelConfig+0x1e4>
    tmpreg1 = ADCx->SMPR1;
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	695b      	ldr	r3, [r3, #20]
 8000d50:	60fb      	str	r3, [r7, #12]
    tmpreg2 = ADC_SMPR1_SMP1 << (3 * (ADC_Channel - 1));
 8000d52:	78fb      	ldrb	r3, [r7, #3]
 8000d54:	1e5a      	subs	r2, r3, #1
 8000d56:	4613      	mov	r3, r2
 8000d58:	005b      	lsls	r3, r3, #1
 8000d5a:	4413      	add	r3, r2
 8000d5c:	2238      	movs	r2, #56	@ 0x38
 8000d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d62:	60bb      	str	r3, [r7, #8]
	ADCx->SMPR1 &= ~tmpreg2;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	695a      	ldr	r2, [r3, #20]
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	43db      	mvns	r3, r3
 8000d6c:	401a      	ands	r2, r3
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	615a      	str	r2, [r3, #20]
	ADCx->SMPR1 |= (uint32_t)ADC_SampleTime << (3 * (ADC_Channel));
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	6959      	ldr	r1, [r3, #20]
 8000d76:	7878      	ldrb	r0, [r7, #1]
 8000d78:	78fa      	ldrb	r2, [r7, #3]
 8000d7a:	4613      	mov	r3, r2
 8000d7c:	005b      	lsls	r3, r3, #1
 8000d7e:	4413      	add	r3, r2
 8000d80:	fa00 f303 	lsl.w	r3, r0, r3
 8000d84:	ea41 0203 	orr.w	r2, r1, r3
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	615a      	str	r2, [r3, #20]
}
 8000d8c:	bf00      	nop
 8000d8e:	3714      	adds	r7, #20
 8000d90:	46bd      	mov	sp, r7
 8000d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d96:	4770      	bx	lr

08000d98 <ADC_StartConversion>:
  * @brief  Enables or disables the selected ADC start conversion .
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartConversion(ADC_TypeDef* ADCx)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b083      	sub	sp, #12
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Set the ADSTART bit */
  ADCx->CR |= ADC_CR_ADSTART;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	689b      	ldr	r3, [r3, #8]
 8000da4:	f043 0204 	orr.w	r2, r3, #4
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	609a      	str	r2, [r3, #8]
}
 8000dac:	bf00      	nop
 8000dae:	370c      	adds	r7, #12
 8000db0:	46bd      	mov	sp, r7
 8000db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db6:	4770      	bx	lr

08000db8 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dc4:	b29b      	uxth	r3, r3
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	370c      	adds	r7, #12
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr

08000dd2 <ADC_GetFlagStatus>:
  *     @arg ADC_FLAG_AWD3: ADC Analog watchdog 3 flag 
  *     @arg ADC_FLAG_JQOVF: ADC Injected Context Queue Overflow flag 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint32_t ADC_FLAG)
{
 8000dd2:	b480      	push	{r7}
 8000dd4:	b085      	sub	sp, #20
 8000dd6:	af00      	add	r7, sp, #0
 8000dd8:	6078      	str	r0, [r7, #4]
 8000dda:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->ISR & ADC_FLAG) != (uint32_t)RESET)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681a      	ldr	r2, [r3, #0]
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	4013      	ands	r3, r2
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d002      	beq.n	8000df2 <ADC_GetFlagStatus+0x20>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 8000dec:	2301      	movs	r3, #1
 8000dee:	73fb      	strb	r3, [r7, #15]
 8000df0:	e001      	b.n	8000df6 <ADC_GetFlagStatus+0x24>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 8000df2:	2300      	movs	r3, #0
 8000df4:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 8000df6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000df8:	4618      	mov	r0, r3
 8000dfa:	3714      	adds	r7, #20
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e02:	4770      	bx	lr

08000e04 <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..20).
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b085      	sub	sp, #20
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 8000e10:	2300      	movs	r3, #0
 8000e12:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  *(__IO uint32_t *) (((uint32_t) &(EXTI->IMR)) + ((EXTI_Line) >> 5 ) * 0x20) & (uint32_t)(1 << (EXTI_Line & 0x1F));
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	095b      	lsrs	r3, r3, #5
 8000e18:	f103 7300 	add.w	r3, r3, #33554432	@ 0x2000000
 8000e1c:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 8000e20:	015b      	lsls	r3, r3, #5
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	687a      	ldr	r2, [r7, #4]
 8000e26:	f002 021f 	and.w	r2, r2, #31
 8000e2a:	2101      	movs	r1, #1
 8000e2c:	fa01 f202 	lsl.w	r2, r1, r2
 8000e30:	4013      	ands	r3, r2
 8000e32:	60bb      	str	r3, [r7, #8]
 
  if ( (((*(__IO uint32_t *) (((uint32_t) &(EXTI->PR)) + (((EXTI_Line) >> 5 ) * 0x20) )) & (uint32_t)(1 << (EXTI_Line & 0x1F))) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	095b      	lsrs	r3, r3, #5
 8000e38:	015a      	lsls	r2, r3, #5
 8000e3a:	4b0d      	ldr	r3, [pc, #52]	@ (8000e70 <EXTI_GetITStatus+0x6c>)
 8000e3c:	4413      	add	r3, r2
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	687a      	ldr	r2, [r7, #4]
 8000e42:	f002 021f 	and.w	r2, r2, #31
 8000e46:	2101      	movs	r1, #1
 8000e48:	fa01 f202 	lsl.w	r2, r1, r2
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d005      	beq.n	8000e5e <EXTI_GetITStatus+0x5a>
 8000e52:	68bb      	ldr	r3, [r7, #8]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d002      	beq.n	8000e5e <EXTI_GetITStatus+0x5a>
  {
    bitstatus = SET;
 8000e58:	2301      	movs	r3, #1
 8000e5a:	73fb      	strb	r3, [r7, #15]
 8000e5c:	e001      	b.n	8000e62 <EXTI_GetITStatus+0x5e>
  }
  else
  {
    bitstatus = RESET;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000e62:	7bfb      	ldrb	r3, [r7, #15]
  
}
 8000e64:	4618      	mov	r0, r3
 8000e66:	3714      	adds	r7, #20
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6e:	4770      	bx	lr
 8000e70:	40010414 	.word	0x40010414

08000e74 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..20).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b083      	sub	sp, #12
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE_EXT(EXTI_Line));
  
  *(__IO uint32_t *) (((uint32_t) &(EXTI->PR)) + ((EXTI_Line) >> 5 ) * 0x20) = (1 << (EXTI_Line & 0x1F));
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	f003 031f 	and.w	r3, r3, #31
 8000e82:	2201      	movs	r2, #1
 8000e84:	fa02 f103 	lsl.w	r1, r2, r3
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	095b      	lsrs	r3, r3, #5
 8000e8c:	015a      	lsls	r2, r3, #5
 8000e8e:	4b05      	ldr	r3, [pc, #20]	@ (8000ea4 <EXTI_ClearITPendingBit+0x30>)
 8000e90:	4413      	add	r3, r2
 8000e92:	460a      	mov	r2, r1
 8000e94:	601a      	str	r2, [r3, #0]
}
 8000e96:	bf00      	nop
 8000e98:	370c      	adds	r7, #12
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	40010414 	.word	0x40010414

08000ea8 <GPIO_Init>:
  *         GPIO_Pin_0->GPIO_Pin_2, GPIO_Pin_4, GPIO_Pin_6, GPIO_Pin_9 
  *                       and GPIO_Pin_10 for GPIOF.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{ 
 8000ea8:	b480      	push	{r7}
 8000eaa:	b087      	sub	sp, #28
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
 8000eb0:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	617b      	str	r3, [r7, #20]
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	613b      	str	r3, [r7, #16]
 8000eba:	2300      	movs	r3, #0
 8000ebc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /*-------------------------- Configure the port pins -----------------------*/
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	617b      	str	r3, [r7, #20]
 8000ec2:	e07c      	b.n	8000fbe <GPIO_Init+0x116>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ecc:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	693a      	ldr	r2, [r7, #16]
 8000ed4:	4013      	ands	r3, r2
 8000ed6:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000ed8:	68fa      	ldr	r2, [r7, #12]
 8000eda:	693b      	ldr	r3, [r7, #16]
 8000edc:	429a      	cmp	r2, r3
 8000ede:	d16b      	bne.n	8000fb8 <GPIO_Init+0x110>
    {
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	791b      	ldrb	r3, [r3, #4]
 8000ee4:	2b01      	cmp	r3, #1
 8000ee6:	d003      	beq.n	8000ef0 <GPIO_Init+0x48>
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	791b      	ldrb	r3, [r3, #4]
 8000eec:	2b02      	cmp	r3, #2
 8000eee:	d134      	bne.n	8000f5a <GPIO_Init+0xb2>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	689a      	ldr	r2, [r3, #8]
 8000ef4:	697b      	ldr	r3, [r7, #20]
 8000ef6:	005b      	lsls	r3, r3, #1
 8000ef8:	2103      	movs	r1, #3
 8000efa:	fa01 f303 	lsl.w	r3, r1, r3
 8000efe:	43db      	mvns	r3, r3
 8000f00:	401a      	ands	r2, r3
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	689a      	ldr	r2, [r3, #8]
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	795b      	ldrb	r3, [r3, #5]
 8000f0e:	4619      	mov	r1, r3
 8000f10:	697b      	ldr	r3, [r7, #20]
 8000f12:	005b      	lsls	r3, r3, #1
 8000f14:	fa01 f303 	lsl.w	r3, r1, r3
 8000f18:	431a      	orrs	r2, r3
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos));
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	889b      	ldrh	r3, [r3, #4]
 8000f22:	b29a      	uxth	r2, r3
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	b29b      	uxth	r3, r3
 8000f28:	4619      	mov	r1, r3
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	408b      	lsls	r3, r1
 8000f2e:	b29b      	uxth	r3, r3
 8000f30:	43db      	mvns	r3, r3
 8000f32:	b29b      	uxth	r3, r3
 8000f34:	4013      	ands	r3, r2
 8000f36:	b29a      	uxth	r2, r3
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	889b      	ldrh	r3, [r3, #4]
 8000f40:	b29a      	uxth	r2, r3
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	799b      	ldrb	r3, [r3, #6]
 8000f46:	4619      	mov	r1, r3
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	b29b      	uxth	r3, r3
 8000f4c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f50:	b29b      	uxth	r3, r3
 8000f52:	4313      	orrs	r3, r2
 8000f54:	b29a      	uxth	r2, r3
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	809a      	strh	r2, [r3, #4]
      }
      
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681a      	ldr	r2, [r3, #0]
 8000f5e:	697b      	ldr	r3, [r7, #20]
 8000f60:	005b      	lsls	r3, r3, #1
 8000f62:	2103      	movs	r1, #3
 8000f64:	fa01 f303 	lsl.w	r3, r1, r3
 8000f68:	43db      	mvns	r3, r3
 8000f6a:	401a      	ands	r2, r3
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681a      	ldr	r2, [r3, #0]
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	791b      	ldrb	r3, [r3, #4]
 8000f78:	4619      	mov	r1, r3
 8000f7a:	697b      	ldr	r3, [r7, #20]
 8000f7c:	005b      	lsls	r3, r3, #1
 8000f7e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f82:	431a      	orrs	r2, r3
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	601a      	str	r2, [r3, #0]

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	68da      	ldr	r2, [r3, #12]
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	b29b      	uxth	r3, r3
 8000f90:	005b      	lsls	r3, r3, #1
 8000f92:	2103      	movs	r1, #3
 8000f94:	fa01 f303 	lsl.w	r3, r1, r3
 8000f98:	43db      	mvns	r3, r3
 8000f9a:	401a      	ands	r2, r3
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	68da      	ldr	r2, [r3, #12]
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	79db      	ldrb	r3, [r3, #7]
 8000fa8:	4619      	mov	r1, r3
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	005b      	lsls	r3, r3, #1
 8000fae:	fa01 f303 	lsl.w	r3, r1, r3
 8000fb2:	431a      	orrs	r2, r3
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000fb8:	697b      	ldr	r3, [r7, #20]
 8000fba:	3301      	adds	r3, #1
 8000fbc:	617b      	str	r3, [r7, #20]
 8000fbe:	697b      	ldr	r3, [r7, #20]
 8000fc0:	2b0f      	cmp	r3, #15
 8000fc2:	f67f af7f 	bls.w	8000ec4 <GPIO_Init+0x1c>
    }
  }
}
 8000fc6:	bf00      	nop
 8000fc8:	bf00      	nop
 8000fca:	371c      	adds	r7, #28
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd2:	4770      	bx	lr

08000fd4 <GPIO_StructInit>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b083      	sub	sp, #12
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000fe2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	2202      	movs	r2, #2
 8000fee:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	71da      	strb	r2, [r3, #7]
}
 8000ffc:	bf00      	nop
 8000ffe:	370c      	adds	r7, #12
 8001000:	46bd      	mov	sp, r7
 8001002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001006:	4770      	bx	lr

08001008 <GPIO_WriteBit>:
  *     @arg Bit_RESET: to clear the port pin
  *     @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8001008:	b480      	push	{r7}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
 8001010:	460b      	mov	r3, r1
 8001012:	807b      	strh	r3, [r7, #2]
 8001014:	4613      	mov	r3, r2
 8001016:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));
  
  if (BitVal != Bit_RESET)
 8001018:	787b      	ldrb	r3, [r7, #1]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d003      	beq.n	8001026 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800101e:	887a      	ldrh	r2, [r7, #2]
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001024:	e002      	b.n	800102c <GPIO_WriteBit+0x24>
    GPIOx->BRR = GPIO_Pin ;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	887a      	ldrh	r2, [r7, #2]
 800102a:	851a      	strh	r2, [r3, #40]	@ 0x28
}
 800102c:	bf00      	nop
 800102e:	370c      	adds	r7, #12
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr

08001038 <GPIO_PinAFConfig>:
  *        for the detailed mapping of the system and peripherals alternate 
  *        function I/O pins.
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8001038:	b480      	push	{r7}
 800103a:	b085      	sub	sp, #20
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	460b      	mov	r3, r1
 8001042:	807b      	strh	r3, [r7, #2]
 8001044:	4613      	mov	r3, r2
 8001046:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8001048:	2300      	movs	r3, #0
 800104a:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 800104c:	2300      	movs	r3, #0
 800104e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8001050:	787a      	ldrb	r2, [r7, #1]
 8001052:	887b      	ldrh	r3, [r7, #2]
 8001054:	f003 0307 	and.w	r3, r3, #7
 8001058:	009b      	lsls	r3, r3, #2
 800105a:	fa02 f303 	lsl.w	r3, r2, r3
 800105e:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8001060:	887b      	ldrh	r3, [r7, #2]
 8001062:	08db      	lsrs	r3, r3, #3
 8001064:	b29b      	uxth	r3, r3
 8001066:	461a      	mov	r2, r3
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	3208      	adds	r2, #8
 800106c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001070:	887b      	ldrh	r3, [r7, #2]
 8001072:	f003 0307 	and.w	r3, r3, #7
 8001076:	009b      	lsls	r3, r3, #2
 8001078:	210f      	movs	r1, #15
 800107a:	fa01 f303 	lsl.w	r3, r1, r3
 800107e:	43db      	mvns	r3, r3
 8001080:	8879      	ldrh	r1, [r7, #2]
 8001082:	08c9      	lsrs	r1, r1, #3
 8001084:	b289      	uxth	r1, r1
 8001086:	4608      	mov	r0, r1
 8001088:	ea02 0103 	and.w	r1, r2, r3
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	f100 0208 	add.w	r2, r0, #8
 8001092:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8001096:	887b      	ldrh	r3, [r7, #2]
 8001098:	08db      	lsrs	r3, r3, #3
 800109a:	b29b      	uxth	r3, r3
 800109c:	461a      	mov	r2, r3
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	3208      	adds	r2, #8
 80010a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010a6:	68fa      	ldr	r2, [r7, #12]
 80010a8:	4313      	orrs	r3, r2
 80010aa:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80010ac:	887b      	ldrh	r3, [r7, #2]
 80010ae:	08db      	lsrs	r3, r3, #3
 80010b0:	b29b      	uxth	r3, r3
 80010b2:	461a      	mov	r2, r3
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	3208      	adds	r2, #8
 80010b8:	68b9      	ldr	r1, [r7, #8]
 80010ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80010be:	bf00      	nop
 80010c0:	3714      	adds	r7, #20
 80010c2:	46bd      	mov	sp, r7
 80010c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c8:	4770      	bx	lr
	...

080010cc <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b08b      	sub	sp, #44	@ 0x2c
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0, presc = 0, pllclk = 0;
 80010d4:	2300      	movs	r3, #0
 80010d6:	623b      	str	r3, [r7, #32]
 80010d8:	2300      	movs	r3, #0
 80010da:	61fb      	str	r3, [r7, #28]
 80010dc:	2300      	movs	r3, #0
 80010de:	61bb      	str	r3, [r7, #24]
 80010e0:	2300      	movs	r3, #0
 80010e2:	617b      	str	r3, [r7, #20]
 80010e4:	2300      	movs	r3, #0
 80010e6:	613b      	str	r3, [r7, #16]
 80010e8:	2300      	movs	r3, #0
 80010ea:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t apb2presc = 0, ahbpresc = 0;
 80010ec:	2300      	movs	r3, #0
 80010ee:	60fb      	str	r3, [r7, #12]
 80010f0:	2300      	movs	r3, #0
 80010f2:	60bb      	str	r3, [r7, #8]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80010f4:	4b8b      	ldr	r3, [pc, #556]	@ (8001324 <RCC_GetClocksFreq+0x258>)
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	f003 030c 	and.w	r3, r3, #12
 80010fc:	623b      	str	r3, [r7, #32]
  
  switch (tmp)
 80010fe:	6a3b      	ldr	r3, [r7, #32]
 8001100:	2b08      	cmp	r3, #8
 8001102:	d011      	beq.n	8001128 <RCC_GetClocksFreq+0x5c>
 8001104:	6a3b      	ldr	r3, [r7, #32]
 8001106:	2b08      	cmp	r3, #8
 8001108:	d837      	bhi.n	800117a <RCC_GetClocksFreq+0xae>
 800110a:	6a3b      	ldr	r3, [r7, #32]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d003      	beq.n	8001118 <RCC_GetClocksFreq+0x4c>
 8001110:	6a3b      	ldr	r3, [r7, #32]
 8001112:	2b04      	cmp	r3, #4
 8001114:	d004      	beq.n	8001120 <RCC_GetClocksFreq+0x54>
 8001116:	e030      	b.n	800117a <RCC_GetClocksFreq+0xae>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	4a83      	ldr	r2, [pc, #524]	@ (8001328 <RCC_GetClocksFreq+0x25c>)
 800111c:	601a      	str	r2, [r3, #0]
      break;
 800111e:	e030      	b.n	8001182 <RCC_GetClocksFreq+0xb6>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	4a81      	ldr	r2, [pc, #516]	@ (8001328 <RCC_GetClocksFreq+0x25c>)
 8001124:	601a      	str	r2, [r3, #0]
      break;
 8001126:	e02c      	b.n	8001182 <RCC_GetClocksFreq+0xb6>
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8001128:	4b7e      	ldr	r3, [pc, #504]	@ (8001324 <RCC_GetClocksFreq+0x258>)
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8001130:	61fb      	str	r3, [r7, #28]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8001132:	4b7c      	ldr	r3, [pc, #496]	@ (8001324 <RCC_GetClocksFreq+0x258>)
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800113a:	61bb      	str	r3, [r7, #24]
      pllmull = ( pllmull >> 18) + 2;
 800113c:	69fb      	ldr	r3, [r7, #28]
 800113e:	0c9b      	lsrs	r3, r3, #18
 8001140:	3302      	adds	r3, #2
 8001142:	61fb      	str	r3, [r7, #28]
      
      if (pllsource == 0x00)
 8001144:	69bb      	ldr	r3, [r7, #24]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d105      	bne.n	8001156 <RCC_GetClocksFreq+0x8a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        pllclk = (HSI_VALUE >> 1) * pllmull;
 800114a:	69fb      	ldr	r3, [r7, #28]
 800114c:	4a77      	ldr	r2, [pc, #476]	@ (800132c <RCC_GetClocksFreq+0x260>)
 800114e:	fb02 f303 	mul.w	r3, r2, r3
 8001152:	627b      	str	r3, [r7, #36]	@ 0x24
 8001154:	e00d      	b.n	8001172 <RCC_GetClocksFreq+0xa6>
      }
      else
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 8001156:	4b73      	ldr	r3, [pc, #460]	@ (8001324 <RCC_GetClocksFreq+0x258>)
 8001158:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800115a:	f003 030f 	and.w	r3, r3, #15
 800115e:	3301      	adds	r3, #1
 8001160:	617b      	str	r3, [r7, #20]
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        pllclk = (HSE_VALUE / prediv1factor) * pllmull; 
 8001162:	4a71      	ldr	r2, [pc, #452]	@ (8001328 <RCC_GetClocksFreq+0x25c>)
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	fbb2 f2f3 	udiv	r2, r2, r3
 800116a:	69fb      	ldr	r3, [r7, #28]
 800116c:	fb02 f303 	mul.w	r3, r2, r3
 8001170:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      RCC_Clocks->SYSCLK_Frequency = pllclk;      
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001176:	601a      	str	r2, [r3, #0]
      break;
 8001178:	e003      	b.n	8001182 <RCC_GetClocksFreq+0xb6>
    default: /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	4a6a      	ldr	r2, [pc, #424]	@ (8001328 <RCC_GetClocksFreq+0x25c>)
 800117e:	601a      	str	r2, [r3, #0]
      break;
 8001180:	bf00      	nop
  }
    /* Compute HCLK, PCLK clocks frequencies -----------------------------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8001182:	4b68      	ldr	r3, [pc, #416]	@ (8001324 <RCC_GetClocksFreq+0x258>)
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800118a:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 800118c:	6a3b      	ldr	r3, [r7, #32]
 800118e:	091b      	lsrs	r3, r3, #4
 8001190:	623b      	str	r3, [r7, #32]
  ahbpresc = APBAHBPrescTable[tmp]; 
 8001192:	4a67      	ldr	r2, [pc, #412]	@ (8001330 <RCC_GetClocksFreq+0x264>)
 8001194:	6a3b      	ldr	r3, [r7, #32]
 8001196:	4413      	add	r3, r2
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	b2db      	uxtb	r3, r3
 800119c:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> ahbpresc;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681a      	ldr	r2, [r3, #0]
 80011a2:	68bb      	ldr	r3, [r7, #8]
 80011a4:	40da      	lsrs	r2, r3
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80011aa:	4b5e      	ldr	r3, [pc, #376]	@ (8001324 <RCC_GetClocksFreq+0x258>)
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80011b2:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 8;
 80011b4:	6a3b      	ldr	r3, [r7, #32]
 80011b6:	0a1b      	lsrs	r3, r3, #8
 80011b8:	623b      	str	r3, [r7, #32]
  presc = APBAHBPrescTable[tmp];
 80011ba:	4a5d      	ldr	r2, [pc, #372]	@ (8001330 <RCC_GetClocksFreq+0x264>)
 80011bc:	6a3b      	ldr	r3, [r7, #32]
 80011be:	4413      	add	r3, r2
 80011c0:	781b      	ldrb	r3, [r3, #0]
 80011c2:	b2db      	uxtb	r3, r3
 80011c4:	613b      	str	r3, [r7, #16]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	685a      	ldr	r2, [r3, #4]
 80011ca:	693b      	ldr	r3, [r7, #16]
 80011cc:	40da      	lsrs	r2, r3
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	609a      	str	r2, [r3, #8]
  
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80011d2:	4b54      	ldr	r3, [pc, #336]	@ (8001324 <RCC_GetClocksFreq+0x258>)
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80011da:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 11;
 80011dc:	6a3b      	ldr	r3, [r7, #32]
 80011de:	0adb      	lsrs	r3, r3, #11
 80011e0:	623b      	str	r3, [r7, #32]
  apb2presc = APBAHBPrescTable[tmp];
 80011e2:	4a53      	ldr	r2, [pc, #332]	@ (8001330 <RCC_GetClocksFreq+0x264>)
 80011e4:	6a3b      	ldr	r3, [r7, #32]
 80011e6:	4413      	add	r3, r2
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> apb2presc;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	685a      	ldr	r2, [r3, #4]
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	40da      	lsrs	r2, r3
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	60da      	str	r2, [r3, #12]
  
  /* Get ADC12CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE12;
 80011fa:	4b4a      	ldr	r3, [pc, #296]	@ (8001324 <RCC_GetClocksFreq+0x258>)
 80011fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011fe:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8001202:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8001204:	6a3b      	ldr	r3, [r7, #32]
 8001206:	091b      	lsrs	r3, r3, #4
 8001208:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 800120a:	4a4a      	ldr	r2, [pc, #296]	@ (8001334 <RCC_GetClocksFreq+0x268>)
 800120c:	6a3b      	ldr	r3, [r7, #32]
 800120e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001212:	b29b      	uxth	r3, r3
 8001214:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 8001216:	693b      	ldr	r3, [r7, #16]
 8001218:	f003 0310 	and.w	r3, r3, #16
 800121c:	2b00      	cmp	r3, #0
 800121e:	d006      	beq.n	800122e <RCC_GetClocksFreq+0x162>
  {
     /* ADC12CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC12CLK_Frequency = pllclk / presc;
 8001220:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	fbb2 f2f3 	udiv	r2, r2, r3
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	611a      	str	r2, [r3, #16]
 800122c:	e003      	b.n	8001236 <RCC_GetClocksFreq+0x16a>
  }
  else
  {
   /* ADC12CLK clock frequency is AHB clock */
     RCC_Clocks->ADC12CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681a      	ldr	r2, [r3, #0]
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	611a      	str	r2, [r3, #16]
  }
  
  /* Get ADC34CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE34;
 8001236:	4b3b      	ldr	r3, [pc, #236]	@ (8001324 <RCC_GetClocksFreq+0x258>)
 8001238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800123a:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 800123e:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 9;
 8001240:	6a3b      	ldr	r3, [r7, #32]
 8001242:	0a5b      	lsrs	r3, r3, #9
 8001244:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 8001246:	4a3b      	ldr	r2, [pc, #236]	@ (8001334 <RCC_GetClocksFreq+0x268>)
 8001248:	6a3b      	ldr	r3, [r7, #32]
 800124a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800124e:	b29b      	uxth	r3, r3
 8001250:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 8001252:	693b      	ldr	r3, [r7, #16]
 8001254:	f003 0310 	and.w	r3, r3, #16
 8001258:	2b00      	cmp	r3, #0
 800125a:	d006      	beq.n	800126a <RCC_GetClocksFreq+0x19e>
  {
     /* ADC34CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC34CLK_Frequency = pllclk / presc;
 800125c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800125e:	693b      	ldr	r3, [r7, #16]
 8001260:	fbb2 f2f3 	udiv	r2, r2, r3
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	615a      	str	r2, [r3, #20]
 8001268:	e003      	b.n	8001272 <RCC_GetClocksFreq+0x1a6>
  }
  else
  {
   /* ADC34CLK clock frequency is AHB clock */
     RCC_Clocks->ADC34CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	615a      	str	r2, [r3, #20]
  }

  /* I2C1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 8001272:	4b2c      	ldr	r3, [pc, #176]	@ (8001324 <RCC_GetClocksFreq+0x258>)
 8001274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001276:	f003 0310 	and.w	r3, r3, #16
 800127a:	2b10      	cmp	r3, #16
 800127c:	d003      	beq.n	8001286 <RCC_GetClocksFreq+0x1ba>
  {
    /* I2C1 Clock is HSI Osc. */
    RCC_Clocks->I2C1CLK_Frequency = HSI_VALUE;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4a29      	ldr	r2, [pc, #164]	@ (8001328 <RCC_GetClocksFreq+0x25c>)
 8001282:	619a      	str	r2, [r3, #24]
 8001284:	e003      	b.n	800128e <RCC_GetClocksFreq+0x1c2>
  }
  else
  {
    /* I2C1 Clock is System Clock */
    RCC_Clocks->I2C1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681a      	ldr	r2, [r3, #0]
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	619a      	str	r2, [r3, #24]
  }

  /* I2C2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C2SW) != RCC_CFGR3_I2C2SW)
 800128e:	4b25      	ldr	r3, [pc, #148]	@ (8001324 <RCC_GetClocksFreq+0x258>)
 8001290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001292:	f003 0320 	and.w	r3, r3, #32
 8001296:	2b20      	cmp	r3, #32
 8001298:	d003      	beq.n	80012a2 <RCC_GetClocksFreq+0x1d6>
  {
    /* I2C2 Clock is HSI Osc. */
    RCC_Clocks->I2C2CLK_Frequency = HSI_VALUE;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	4a22      	ldr	r2, [pc, #136]	@ (8001328 <RCC_GetClocksFreq+0x25c>)
 800129e:	61da      	str	r2, [r3, #28]
 80012a0:	e003      	b.n	80012aa <RCC_GetClocksFreq+0x1de>
  }
  else
  {
    /* I2C2 Clock is System Clock */
    RCC_Clocks->I2C2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681a      	ldr	r2, [r3, #0]
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	61da      	str	r2, [r3, #28]
  }
  
    /* TIM1CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM1SW) == RCC_CFGR3_TIM1SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 80012aa:	4b1e      	ldr	r3, [pc, #120]	@ (8001324 <RCC_GetClocksFreq+0x258>)
 80012ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80012b6:	d10d      	bne.n	80012d4 <RCC_GetClocksFreq+0x208>
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012be:	429a      	cmp	r2, r3
 80012c0:	d108      	bne.n	80012d4 <RCC_GetClocksFreq+0x208>
  && (apb2presc == ahbpresc)) 
 80012c2:	68fa      	ldr	r2, [r7, #12]
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	429a      	cmp	r2, r3
 80012c8:	d104      	bne.n	80012d4 <RCC_GetClocksFreq+0x208>
  {
    /* TIM1 Clock is 2 * pllclk */
    RCC_Clocks->TIM1CLK_Frequency = pllclk * 2;
 80012ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012cc:	005a      	lsls	r2, r3, #1
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	621a      	str	r2, [r3, #32]
 80012d2:	e003      	b.n	80012dc <RCC_GetClocksFreq+0x210>
  }
  else
  {
    /* TIM1 Clock is APB2 clock. */
    RCC_Clocks->TIM1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	68da      	ldr	r2, [r3, #12]
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	621a      	str	r2, [r3, #32]
  }

    /* TIM8CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM8SW) == RCC_CFGR3_TIM8SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 80012dc:	4b11      	ldr	r3, [pc, #68]	@ (8001324 <RCC_GetClocksFreq+0x258>)
 80012de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80012e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80012e8:	d10d      	bne.n	8001306 <RCC_GetClocksFreq+0x23a>
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012f0:	429a      	cmp	r2, r3
 80012f2:	d108      	bne.n	8001306 <RCC_GetClocksFreq+0x23a>
  && (apb2presc == ahbpresc))
 80012f4:	68fa      	ldr	r2, [r7, #12]
 80012f6:	68bb      	ldr	r3, [r7, #8]
 80012f8:	429a      	cmp	r2, r3
 80012fa:	d104      	bne.n	8001306 <RCC_GetClocksFreq+0x23a>
  {
    /* TIM8 Clock is 2 * pllclk */
    RCC_Clocks->TIM8CLK_Frequency = pllclk * 2;
 80012fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012fe:	005a      	lsls	r2, r3, #1
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	625a      	str	r2, [r3, #36]	@ 0x24
 8001304:	e003      	b.n	800130e <RCC_GetClocksFreq+0x242>
  }
  else
  {
    /* TIM8 Clock is APB2 clock. */
    RCC_Clocks->TIM8CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	68da      	ldr	r2, [r3, #12]
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	625a      	str	r2, [r3, #36]	@ 0x24
  }
  
  /* USART1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == 0x0)
 800130e:	4b05      	ldr	r3, [pc, #20]	@ (8001324 <RCC_GetClocksFreq+0x258>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001312:	f003 0303 	and.w	r3, r3, #3
 8001316:	2b00      	cmp	r3, #0
 8001318:	d10e      	bne.n	8001338 <RCC_GetClocksFreq+0x26c>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	68da      	ldr	r2, [r3, #12]
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	629a      	str	r2, [r3, #40]	@ 0x28
 8001322:	e028      	b.n	8001376 <RCC_GetClocksFreq+0x2aa>
 8001324:	40021000 	.word	0x40021000
 8001328:	007a1200 	.word	0x007a1200
 800132c:	003d0900 	.word	0x003d0900
 8001330:	0800508c 	.word	0x0800508c
 8001334:	0800509c 	.word	0x0800509c
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_0)
 8001338:	4b6c      	ldr	r3, [pc, #432]	@ (80014ec <RCC_GetClocksFreq+0x420>)
 800133a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800133c:	f003 0303 	and.w	r3, r3, #3
 8001340:	2b01      	cmp	r3, #1
 8001342:	d104      	bne.n	800134e <RCC_GetClocksFreq+0x282>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	629a      	str	r2, [r3, #40]	@ 0x28
 800134c:	e013      	b.n	8001376 <RCC_GetClocksFreq+0x2aa>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_1)
 800134e:	4b67      	ldr	r3, [pc, #412]	@ (80014ec <RCC_GetClocksFreq+0x420>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001352:	f003 0303 	and.w	r3, r3, #3
 8001356:	2b02      	cmp	r3, #2
 8001358:	d104      	bne.n	8001364 <RCC_GetClocksFreq+0x298>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART1CLK_Frequency = LSE_VALUE;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001360:	629a      	str	r2, [r3, #40]	@ 0x28
 8001362:	e008      	b.n	8001376 <RCC_GetClocksFreq+0x2aa>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW)
 8001364:	4b61      	ldr	r3, [pc, #388]	@ (80014ec <RCC_GetClocksFreq+0x420>)
 8001366:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001368:	f003 0303 	and.w	r3, r3, #3
 800136c:	2b03      	cmp	r3, #3
 800136e:	d102      	bne.n	8001376 <RCC_GetClocksFreq+0x2aa>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART1CLK_Frequency = HSI_VALUE;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	4a5f      	ldr	r2, [pc, #380]	@ (80014f0 <RCC_GetClocksFreq+0x424>)
 8001374:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* USART2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == 0x0)
 8001376:	4b5d      	ldr	r3, [pc, #372]	@ (80014ec <RCC_GetClocksFreq+0x420>)
 8001378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800137a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800137e:	2b00      	cmp	r3, #0
 8001380:	d104      	bne.n	800138c <RCC_GetClocksFreq+0x2c0>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	689a      	ldr	r2, [r3, #8]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	62da      	str	r2, [r3, #44]	@ 0x2c
 800138a:	e021      	b.n	80013d0 <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_0)
 800138c:	4b57      	ldr	r3, [pc, #348]	@ (80014ec <RCC_GetClocksFreq+0x420>)
 800138e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001390:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001394:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001398:	d104      	bne.n	80013a4 <RCC_GetClocksFreq+0x2d8>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681a      	ldr	r2, [r3, #0]
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80013a2:	e015      	b.n	80013d0 <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_1)
 80013a4:	4b51      	ldr	r3, [pc, #324]	@ (80014ec <RCC_GetClocksFreq+0x420>)
 80013a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80013ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80013b0:	d104      	bne.n	80013bc <RCC_GetClocksFreq+0x2f0>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART2CLK_Frequency = LSE_VALUE;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80013b8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80013ba:	e009      	b.n	80013d0 <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW)
 80013bc:	4b4b      	ldr	r3, [pc, #300]	@ (80014ec <RCC_GetClocksFreq+0x420>)
 80013be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80013c4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80013c8:	d102      	bne.n	80013d0 <RCC_GetClocksFreq+0x304>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART2CLK_Frequency = HSI_VALUE;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	4a48      	ldr	r2, [pc, #288]	@ (80014f0 <RCC_GetClocksFreq+0x424>)
 80013ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  }    

  /* USART3CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == 0x0)
 80013d0:	4b46      	ldr	r3, [pc, #280]	@ (80014ec <RCC_GetClocksFreq+0x420>)
 80013d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d4:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d104      	bne.n	80013e6 <RCC_GetClocksFreq+0x31a>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	689a      	ldr	r2, [r3, #8]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	631a      	str	r2, [r3, #48]	@ 0x30
 80013e4:	e021      	b.n	800142a <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_0)
 80013e6:	4b41      	ldr	r3, [pc, #260]	@ (80014ec <RCC_GetClocksFreq+0x420>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ea:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80013ee:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80013f2:	d104      	bne.n	80013fe <RCC_GetClocksFreq+0x332>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	631a      	str	r2, [r3, #48]	@ 0x30
 80013fc:	e015      	b.n	800142a <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_1)
 80013fe:	4b3b      	ldr	r3, [pc, #236]	@ (80014ec <RCC_GetClocksFreq+0x420>)
 8001400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001402:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8001406:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800140a:	d104      	bne.n	8001416 <RCC_GetClocksFreq+0x34a>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART3CLK_Frequency = LSE_VALUE;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001412:	631a      	str	r2, [r3, #48]	@ 0x30
 8001414:	e009      	b.n	800142a <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW)
 8001416:	4b35      	ldr	r3, [pc, #212]	@ (80014ec <RCC_GetClocksFreq+0x420>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800141e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001422:	d102      	bne.n	800142a <RCC_GetClocksFreq+0x35e>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART3CLK_Frequency = HSI_VALUE;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	4a32      	ldr	r2, [pc, #200]	@ (80014f0 <RCC_GetClocksFreq+0x424>)
 8001428:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
    /* UART4CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == 0x0)
 800142a:	4b30      	ldr	r3, [pc, #192]	@ (80014ec <RCC_GetClocksFreq+0x420>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800142e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8001432:	2b00      	cmp	r3, #0
 8001434:	d104      	bne.n	8001440 <RCC_GetClocksFreq+0x374>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	689a      	ldr	r2, [r3, #8]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	635a      	str	r2, [r3, #52]	@ 0x34
 800143e:	e021      	b.n	8001484 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_0)
 8001440:	4b2a      	ldr	r3, [pc, #168]	@ (80014ec <RCC_GetClocksFreq+0x420>)
 8001442:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001444:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8001448:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800144c:	d104      	bne.n	8001458 <RCC_GetClocksFreq+0x38c>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681a      	ldr	r2, [r3, #0]
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	635a      	str	r2, [r3, #52]	@ 0x34
 8001456:	e015      	b.n	8001484 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_1)
 8001458:	4b24      	ldr	r3, [pc, #144]	@ (80014ec <RCC_GetClocksFreq+0x420>)
 800145a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800145c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8001460:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001464:	d104      	bne.n	8001470 <RCC_GetClocksFreq+0x3a4>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->UART4CLK_Frequency = LSE_VALUE;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800146c:	635a      	str	r2, [r3, #52]	@ 0x34
 800146e:	e009      	b.n	8001484 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW)
 8001470:	4b1e      	ldr	r3, [pc, #120]	@ (80014ec <RCC_GetClocksFreq+0x420>)
 8001472:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001474:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8001478:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800147c:	d102      	bne.n	8001484 <RCC_GetClocksFreq+0x3b8>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART4CLK_Frequency = HSI_VALUE;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4a1b      	ldr	r2, [pc, #108]	@ (80014f0 <RCC_GetClocksFreq+0x424>)
 8001482:	635a      	str	r2, [r3, #52]	@ 0x34
  }   
  
  /* UART5CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == 0x0)
 8001484:	4b19      	ldr	r3, [pc, #100]	@ (80014ec <RCC_GetClocksFreq+0x420>)
 8001486:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001488:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800148c:	2b00      	cmp	r3, #0
 800148e:	d104      	bne.n	800149a <RCC_GetClocksFreq+0x3ce>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	689a      	ldr	r2, [r3, #8]
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	639a      	str	r2, [r3, #56]	@ 0x38
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
  } 
}
 8001498:	e021      	b.n	80014de <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_0)
 800149a:	4b14      	ldr	r3, [pc, #80]	@ (80014ec <RCC_GetClocksFreq+0x420>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800149e:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80014a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80014a6:	d104      	bne.n	80014b2 <RCC_GetClocksFreq+0x3e6>
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681a      	ldr	r2, [r3, #0]
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80014b0:	e015      	b.n	80014de <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_1)
 80014b2:	4b0e      	ldr	r3, [pc, #56]	@ (80014ec <RCC_GetClocksFreq+0x420>)
 80014b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b6:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80014ba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80014be:	d104      	bne.n	80014ca <RCC_GetClocksFreq+0x3fe>
    RCC_Clocks->UART5CLK_Frequency = LSE_VALUE;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80014c6:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80014c8:	e009      	b.n	80014de <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
 80014ca:	4b08      	ldr	r3, [pc, #32]	@ (80014ec <RCC_GetClocksFreq+0x420>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ce:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80014d2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80014d6:	d102      	bne.n	80014de <RCC_GetClocksFreq+0x412>
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	4a05      	ldr	r2, [pc, #20]	@ (80014f0 <RCC_GetClocksFreq+0x424>)
 80014dc:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80014de:	bf00      	nop
 80014e0:	372c      	adds	r7, #44	@ 0x2c
 80014e2:	46bd      	mov	sp, r7
 80014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e8:	4770      	bx	lr
 80014ea:	bf00      	nop
 80014ec:	40021000 	.word	0x40021000
 80014f0:	007a1200 	.word	0x007a1200

080014f4 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b083      	sub	sp, #12
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	460b      	mov	r3, r1
 80014fe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001500:	78fb      	ldrb	r3, [r7, #3]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d006      	beq.n	8001514 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8001506:	4b0a      	ldr	r3, [pc, #40]	@ (8001530 <RCC_AHBPeriphClockCmd+0x3c>)
 8001508:	695a      	ldr	r2, [r3, #20]
 800150a:	4909      	ldr	r1, [pc, #36]	@ (8001530 <RCC_AHBPeriphClockCmd+0x3c>)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	4313      	orrs	r3, r2
 8001510:	614b      	str	r3, [r1, #20]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 8001512:	e006      	b.n	8001522 <RCC_AHBPeriphClockCmd+0x2e>
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8001514:	4b06      	ldr	r3, [pc, #24]	@ (8001530 <RCC_AHBPeriphClockCmd+0x3c>)
 8001516:	695a      	ldr	r2, [r3, #20]
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	43db      	mvns	r3, r3
 800151c:	4904      	ldr	r1, [pc, #16]	@ (8001530 <RCC_AHBPeriphClockCmd+0x3c>)
 800151e:	4013      	ands	r3, r2
 8001520:	614b      	str	r3, [r1, #20]
}
 8001522:	bf00      	nop
 8001524:	370c      	adds	r7, #12
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	40021000 	.word	0x40021000

08001534 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001534:	b480      	push	{r7}
 8001536:	b083      	sub	sp, #12
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
 800153c:	460b      	mov	r3, r1
 800153e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001540:	78fb      	ldrb	r3, [r7, #3]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d006      	beq.n	8001554 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001546:	4b0a      	ldr	r3, [pc, #40]	@ (8001570 <RCC_APB2PeriphClockCmd+0x3c>)
 8001548:	699a      	ldr	r2, [r3, #24]
 800154a:	4909      	ldr	r1, [pc, #36]	@ (8001570 <RCC_APB2PeriphClockCmd+0x3c>)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	4313      	orrs	r3, r2
 8001550:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8001552:	e006      	b.n	8001562 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001554:	4b06      	ldr	r3, [pc, #24]	@ (8001570 <RCC_APB2PeriphClockCmd+0x3c>)
 8001556:	699a      	ldr	r2, [r3, #24]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	43db      	mvns	r3, r3
 800155c:	4904      	ldr	r1, [pc, #16]	@ (8001570 <RCC_APB2PeriphClockCmd+0x3c>)
 800155e:	4013      	ands	r3, r2
 8001560:	618b      	str	r3, [r1, #24]
}
 8001562:	bf00      	nop
 8001564:	370c      	adds	r7, #12
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop
 8001570:	40021000 	.word	0x40021000

08001574 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001574:	b480      	push	{r7}
 8001576:	b085      	sub	sp, #20
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
 800157c:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 800157e:	2300      	movs	r3, #0
 8001580:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	881b      	ldrh	r3, [r3, #0]
 8001586:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || 
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	4a2d      	ldr	r2, [pc, #180]	@ (8001640 <TIM_TimeBaseInit+0xcc>)
 800158c:	4293      	cmp	r3, r2
 800158e:	d00f      	beq.n	80015b0 <TIM_TimeBaseInit+0x3c>
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	4a2c      	ldr	r2, [pc, #176]	@ (8001644 <TIM_TimeBaseInit+0xd0>)
 8001594:	4293      	cmp	r3, r2
 8001596:	d00b      	beq.n	80015b0 <TIM_TimeBaseInit+0x3c>
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800159e:	d007      	beq.n	80015b0 <TIM_TimeBaseInit+0x3c>
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	4a29      	ldr	r2, [pc, #164]	@ (8001648 <TIM_TimeBaseInit+0xd4>)
 80015a4:	4293      	cmp	r3, r2
 80015a6:	d003      	beq.n	80015b0 <TIM_TimeBaseInit+0x3c>
     (TIMx == TIM3)|| (TIMx == TIM4)) 
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	4a28      	ldr	r2, [pc, #160]	@ (800164c <TIM_TimeBaseInit+0xd8>)
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d108      	bne.n	80015c2 <TIM_TimeBaseInit+0x4e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 80015b0:	89fb      	ldrh	r3, [r7, #14]
 80015b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80015b6:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	885a      	ldrh	r2, [r3, #2]
 80015bc:	89fb      	ldrh	r3, [r7, #14]
 80015be:	4313      	orrs	r3, r2
 80015c0:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	4a22      	ldr	r2, [pc, #136]	@ (8001650 <TIM_TimeBaseInit+0xdc>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d00c      	beq.n	80015e4 <TIM_TimeBaseInit+0x70>
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	4a21      	ldr	r2, [pc, #132]	@ (8001654 <TIM_TimeBaseInit+0xe0>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d008      	beq.n	80015e4 <TIM_TimeBaseInit+0x70>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 80015d2:	89fb      	ldrh	r3, [r7, #14]
 80015d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80015d8:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	891a      	ldrh	r2, [r3, #8]
 80015de:	89fb      	ldrh	r3, [r7, #14]
 80015e0:	4313      	orrs	r3, r2
 80015e2:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	89fa      	ldrh	r2, [r7, #14]
 80015e8:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	685a      	ldr	r2, [r3, #4]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	62da      	str	r2, [r3, #44]	@ 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	881a      	ldrh	r2, [r3, #0]
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	851a      	strh	r2, [r3, #40]	@ 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15) || 
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	4a10      	ldr	r2, [pc, #64]	@ (8001640 <TIM_TimeBaseInit+0xcc>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d00f      	beq.n	8001622 <TIM_TimeBaseInit+0xae>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4a0f      	ldr	r2, [pc, #60]	@ (8001644 <TIM_TimeBaseInit+0xd0>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d00b      	beq.n	8001622 <TIM_TimeBaseInit+0xae>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4a12      	ldr	r2, [pc, #72]	@ (8001658 <TIM_TimeBaseInit+0xe4>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d007      	beq.n	8001622 <TIM_TimeBaseInit+0xae>
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	4a11      	ldr	r2, [pc, #68]	@ (800165c <TIM_TimeBaseInit+0xe8>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d003      	beq.n	8001622 <TIM_TimeBaseInit+0xae>
      (TIMx == TIM16) || (TIMx == TIM17))  
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	4a10      	ldr	r2, [pc, #64]	@ (8001660 <TIM_TimeBaseInit+0xec>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d104      	bne.n	800162c <TIM_TimeBaseInit+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	7a9b      	ldrb	r3, [r3, #10]
 8001626:	461a      	mov	r2, r3
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2201      	movs	r2, #1
 8001630:	615a      	str	r2, [r3, #20]
}
 8001632:	bf00      	nop
 8001634:	3714      	adds	r7, #20
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	40012c00 	.word	0x40012c00
 8001644:	40013400 	.word	0x40013400
 8001648:	40000400 	.word	0x40000400
 800164c:	40000800 	.word	0x40000800
 8001650:	40001000 	.word	0x40001000
 8001654:	40001400 	.word	0x40001400
 8001658:	40014000 	.word	0x40014000
 800165c:	40014400 	.word	0x40014400
 8001660:	40014800 	.word	0x40014800

08001664 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001664:	b480      	push	{r7}
 8001666:	b083      	sub	sp, #12
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	f04f 32ff 	mov.w	r2, #4294967295
 8001672:	605a      	str	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2200      	movs	r2, #0
 8001678:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	2200      	movs	r2, #0
 800167e:	811a      	strh	r2, [r3, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2200      	movs	r2, #0
 8001684:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	2200      	movs	r2, #0
 800168a:	729a      	strb	r2, [r3, #10]
}
 800168c:	bf00      	nop
 800168e:	370c      	adds	r7, #12
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr

08001698 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001698:	b480      	push	{r7}
 800169a:	b083      	sub	sp, #12
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
 80016a0:	460b      	mov	r3, r1
 80016a2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80016a4:	78fb      	ldrb	r3, [r7, #3]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d008      	beq.n	80016bc <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	881b      	ldrh	r3, [r3, #0]
 80016ae:	b29b      	uxth	r3, r3
 80016b0:	f043 0301 	orr.w	r3, r3, #1
 80016b4:	b29a      	uxth	r2, r3
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 80016ba:	e007      	b.n	80016cc <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	881b      	ldrh	r3, [r3, #0]
 80016c0:	b29b      	uxth	r3, r3
 80016c2:	f023 0301 	bic.w	r3, r3, #1
 80016c6:	b29a      	uxth	r2, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	801a      	strh	r2, [r3, #0]
}
 80016cc:	bf00      	nop
 80016ce:	370c      	adds	r7, #12
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr

080016d8 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80016d8:	b480      	push	{r7}
 80016da:	b087      	sub	sp, #28
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
 80016e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80016e2:	2300      	movs	r3, #0
 80016e4:	60fb      	str	r3, [r7, #12]
 80016e6:	2300      	movs	r3, #0
 80016e8:	617b      	str	r3, [r7, #20]
 80016ea:	2300      	movs	r3, #0
 80016ec:	613b      	str	r3, [r7, #16]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint32_t)~TIM_CCER_CC1E;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6a1b      	ldr	r3, [r3, #32]
 80016f2:	f023 0201 	bic.w	r2, r3, #1
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6a1b      	ldr	r3, [r3, #32]
 80016fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	699b      	ldr	r3, [r3, #24]
 800170a:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint32_t)~TIM_CCMR1_OC1M;
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001712:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001716:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= (uint32_t)~TIM_CCMR1_CC1S;
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	f023 0303 	bic.w	r3, r3, #3
 800171e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	68fa      	ldr	r2, [r7, #12]
 8001726:	4313      	orrs	r3, r2
 8001728:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC1P;
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	f023 0302 	bic.w	r3, r3, #2
 8001730:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	899b      	ldrh	r3, [r3, #12]
 8001736:	461a      	mov	r2, r3
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	4313      	orrs	r3, r2
 800173c:	617b      	str	r3, [r7, #20]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	889b      	ldrh	r3, [r3, #4]
 8001742:	461a      	mov	r2, r3
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	4313      	orrs	r3, r2
 8001748:	617b      	str	r3, [r7, #20]
    
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM15) || (TIMx == TIM16) || (TIMx == TIM17))
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	4a26      	ldr	r2, [pc, #152]	@ (80017e8 <TIM_OC1Init+0x110>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d00f      	beq.n	8001772 <TIM_OC1Init+0x9a>
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	4a25      	ldr	r2, [pc, #148]	@ (80017ec <TIM_OC1Init+0x114>)
 8001756:	4293      	cmp	r3, r2
 8001758:	d00b      	beq.n	8001772 <TIM_OC1Init+0x9a>
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	4a24      	ldr	r2, [pc, #144]	@ (80017f0 <TIM_OC1Init+0x118>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d007      	beq.n	8001772 <TIM_OC1Init+0x9a>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	4a23      	ldr	r2, [pc, #140]	@ (80017f4 <TIM_OC1Init+0x11c>)
 8001766:	4293      	cmp	r3, r2
 8001768:	d003      	beq.n	8001772 <TIM_OC1Init+0x9a>
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	4a22      	ldr	r2, [pc, #136]	@ (80017f8 <TIM_OC1Init+0x120>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d127      	bne.n	80017c2 <TIM_OC1Init+0xea>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint32_t)~TIM_CCER_CC1NP;
 8001772:	697b      	ldr	r3, [r7, #20]
 8001774:	f023 0308 	bic.w	r3, r3, #8
 8001778:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	89db      	ldrh	r3, [r3, #14]
 800177e:	461a      	mov	r2, r3
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	4313      	orrs	r3, r2
 8001784:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= (uint32_t)~TIM_CCER_CC1NE;
 8001786:	697b      	ldr	r3, [r7, #20]
 8001788:	f023 0304 	bic.w	r3, r3, #4
 800178c:	617b      	str	r3, [r7, #20]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	88db      	ldrh	r3, [r3, #6]
 8001792:	461a      	mov	r2, r3
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	4313      	orrs	r3, r2
 8001798:	617b      	str	r3, [r7, #20]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint32_t)~TIM_CR2_OIS1;
 800179a:	693b      	ldr	r3, [r7, #16]
 800179c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80017a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= (uint32_t)~TIM_CR2_OIS1N;
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80017a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	8a1b      	ldrh	r3, [r3, #16]
 80017ae:	461a      	mov	r2, r3
 80017b0:	693b      	ldr	r3, [r7, #16]
 80017b2:	4313      	orrs	r3, r2
 80017b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	8a5b      	ldrh	r3, [r3, #18]
 80017ba:	461a      	mov	r2, r3
 80017bc:	693b      	ldr	r3, [r7, #16]
 80017be:	4313      	orrs	r3, r2
 80017c0:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	693a      	ldr	r2, [r7, #16]
 80017c6:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	68fa      	ldr	r2, [r7, #12]
 80017cc:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	689a      	ldr	r2, [r3, #8]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	635a      	str	r2, [r3, #52]	@ 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	697a      	ldr	r2, [r7, #20]
 80017da:	621a      	str	r2, [r3, #32]
}
 80017dc:	bf00      	nop
 80017de:	371c      	adds	r7, #28
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr
 80017e8:	40012c00 	.word	0x40012c00
 80017ec:	40013400 	.word	0x40013400
 80017f0:	40014000 	.word	0x40014000
 80017f4:	40014400 	.word	0x40014400
 80017f8:	40014800 	.word	0x40014800

080017fc <TIM_OCStructInit>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2200      	movs	r2, #0
 800180e:	809a      	strh	r2, [r3, #4]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2200      	movs	r2, #0
 8001814:	80da      	strh	r2, [r3, #6]
  TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2200      	movs	r2, #0
 800181a:	609a      	str	r2, [r3, #8]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2200      	movs	r2, #0
 8001820:	819a      	strh	r2, [r3, #12]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2200      	movs	r2, #0
 8001826:	81da      	strh	r2, [r3, #14]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2200      	movs	r2, #0
 800182c:	821a      	strh	r2, [r3, #16]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	2200      	movs	r2, #0
 8001832:	825a      	strh	r2, [r3, #18]
}
 8001834:	bf00      	nop
 8001836:	370c      	adds	r7, #12
 8001838:	46bd      	mov	sp, r7
 800183a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183e:	4770      	bx	lr

08001840 <TIM_SetCompare1>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 8, 15, 16 or 17 to select the TIM peripheral.
  * @param  Compare1: specifies the Capture Compare1 register new value.
  * @retval None
  */
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1)
{
 8001840:	b480      	push	{r7}
 8001842:	b083      	sub	sp, #12
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	683a      	ldr	r2, [r7, #0]
 800184e:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001850:	bf00      	nop
 8001852:	370c      	adds	r7, #12
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr

0800185c <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 800185c:	b480      	push	{r7}
 800185e:	b085      	sub	sp, #20
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
 8001864:	460b      	mov	r3, r1
 8001866:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr1 = 0;
 8001868:	2300      	movs	r3, #0
 800186a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	699b      	ldr	r3, [r3, #24]
 8001870:	60fb      	str	r3, [r7, #12]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint32_t)(~TIM_CCMR1_OC1PE);
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	f023 0308 	bic.w	r3, r3, #8
 8001878:	60fb      	str	r3, [r7, #12]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 800187a:	887b      	ldrh	r3, [r7, #2]
 800187c:	68fa      	ldr	r2, [r7, #12]
 800187e:	4313      	orrs	r3, r2
 8001880:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	68fa      	ldr	r2, [r7, #12]
 8001886:	619a      	str	r2, [r3, #24]
}
 8001888:	bf00      	nop
 800188a:	3714      	adds	r7, #20
 800188c:	46bd      	mov	sp, r7
 800188e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001892:	4770      	bx	lr

08001894 <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001894:	b480      	push	{r7}
 8001896:	b083      	sub	sp, #12
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
 800189c:	460b      	mov	r3, r1
 800189e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80018a0:	78fb      	ldrb	r3, [r7, #3]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d006      	beq.n	80018b4 <TIM_CtrlPWMOutputs+0x20>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018aa:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	645a      	str	r2, [r3, #68]	@ 0x44
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
  }  
}
 80018b2:	e005      	b.n	80018c0 <TIM_CtrlPWMOutputs+0x2c>
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018b8:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	645a      	str	r2, [r3, #68]	@ 0x44
}
 80018c0:	bf00      	nop
 80018c2:	370c      	adds	r7, #12
 80018c4:	46bd      	mov	sp, r7
 80018c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ca:	4770      	bx	lr

080018cc <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b083      	sub	sp, #12
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
 80018d4:	460b      	mov	r3, r1
 80018d6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 80018d8:	887b      	ldrh	r3, [r7, #2]
 80018da:	43db      	mvns	r3, r3
 80018dc:	b29b      	uxth	r3, r3
 80018de:	461a      	mov	r2, r3
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	611a      	str	r2, [r3, #16]
}
 80018e4:	bf00      	nop
 80018e6:	370c      	adds	r7, #12
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr

080018f0 <USART_SendData>:
  *         following values: USART1 or USART2 or USART3 or UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	460b      	mov	r3, r1
 80018fa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 

  /* Transmit Data */
  USARTx->TDR = (Data & (uint16_t)0x01FF);
 80018fc:	887b      	ldrh	r3, [r7, #2]
 80018fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001902:	b29a      	uxth	r2, r3
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	851a      	strh	r2, [r3, #40]	@ 0x28
}
 8001908:	bf00      	nop
 800190a:	370c      	adds	r7, #12
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr

08001914 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState)
{
 8001914:	b480      	push	{r7}
 8001916:	b089      	sub	sp, #36	@ 0x24
 8001918:	af00      	add	r7, sp, #0
 800191a:	60f8      	str	r0, [r7, #12]
 800191c:	60b9      	str	r1, [r7, #8]
 800191e:	4613      	mov	r3, r2
 8001920:	71fb      	strb	r3, [r7, #7]
  uint32_t usartreg = 0, itpos = 0, itmask = 0;
 8001922:	2300      	movs	r3, #0
 8001924:	61bb      	str	r3, [r7, #24]
 8001926:	2300      	movs	r3, #0
 8001928:	617b      	str	r3, [r7, #20]
 800192a:	2300      	movs	r3, #0
 800192c:	613b      	str	r3, [r7, #16]
  uint32_t usartxbase = 0;
 800192e:	2300      	movs	r3, #0
 8001930:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CONFIG_IT(USART_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  usartxbase = (uint32_t)USARTx;
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	61fb      	str	r3, [r7, #28]

  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 8001936:	68bb      	ldr	r3, [r7, #8]
 8001938:	b29b      	uxth	r3, r3
 800193a:	0a1b      	lsrs	r3, r3, #8
 800193c:	b29b      	uxth	r3, r3
 800193e:	61bb      	str	r3, [r7, #24]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	b2db      	uxtb	r3, r3
 8001944:	617b      	str	r3, [r7, #20]
  itmask = (((uint32_t)0x01) << itpos);
 8001946:	2201      	movs	r2, #1
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	fa02 f303 	lsl.w	r3, r2, r3
 800194e:	613b      	str	r3, [r7, #16]

  if (usartreg == 0x02) /* The IT is in CR2 register */
 8001950:	69bb      	ldr	r3, [r7, #24]
 8001952:	2b02      	cmp	r3, #2
 8001954:	d103      	bne.n	800195e <USART_ITConfig+0x4a>
  {
    usartxbase += 0x04;
 8001956:	69fb      	ldr	r3, [r7, #28]
 8001958:	3304      	adds	r3, #4
 800195a:	61fb      	str	r3, [r7, #28]
 800195c:	e005      	b.n	800196a <USART_ITConfig+0x56>
  }
  else if (usartreg == 0x03) /* The IT is in CR3 register */
 800195e:	69bb      	ldr	r3, [r7, #24]
 8001960:	2b03      	cmp	r3, #3
 8001962:	d102      	bne.n	800196a <USART_ITConfig+0x56>
  {
    usartxbase += 0x08;
 8001964:	69fb      	ldr	r3, [r7, #28]
 8001966:	3308      	adds	r3, #8
 8001968:	61fb      	str	r3, [r7, #28]
  }
  else /* The IT is in CR1 register */
  {
  }
  if (NewState != DISABLE)
 800196a:	79fb      	ldrb	r3, [r7, #7]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d006      	beq.n	800197e <USART_ITConfig+0x6a>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001970:	69fb      	ldr	r3, [r7, #28]
 8001972:	6819      	ldr	r1, [r3, #0]
 8001974:	69fb      	ldr	r3, [r7, #28]
 8001976:	693a      	ldr	r2, [r7, #16]
 8001978:	430a      	orrs	r2, r1
 800197a:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 800197c:	e006      	b.n	800198c <USART_ITConfig+0x78>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 800197e:	69fb      	ldr	r3, [r7, #28]
 8001980:	6819      	ldr	r1, [r3, #0]
 8001982:	693b      	ldr	r3, [r7, #16]
 8001984:	43da      	mvns	r2, r3
 8001986:	69fb      	ldr	r3, [r7, #28]
 8001988:	400a      	ands	r2, r1
 800198a:	601a      	str	r2, [r3, #0]
}
 800198c:	bf00      	nop
 800198e:	3724      	adds	r7, #36	@ 0x24
 8001990:	46bd      	mov	sp, r7
 8001992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001996:	4770      	bx	lr

08001998 <USART_GetFlagStatus>:
  *         @arg USART_FLAG_FE:  Framing Error flag.
  *         @arg USART_FLAG_PE:  Parity Error flag.
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint32_t USART_FLAG)
{
 8001998:	b480      	push	{r7}
 800199a:	b085      	sub	sp, #20
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80019a2:	2300      	movs	r3, #0
 80019a4:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  
  if ((USARTx->ISR & USART_FLAG) != (uint16_t)RESET)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	69da      	ldr	r2, [r3, #28]
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	4013      	ands	r3, r2
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d002      	beq.n	80019b8 <USART_GetFlagStatus+0x20>
  {
    bitstatus = SET;
 80019b2:	2301      	movs	r3, #1
 80019b4:	73fb      	strb	r3, [r7, #15]
 80019b6:	e001      	b.n	80019bc <USART_GetFlagStatus+0x24>
  }
  else
  {
    bitstatus = RESET;
 80019b8:	2300      	movs	r3, #0
 80019ba:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80019bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3714      	adds	r7, #20
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr

080019ca <USART_GetITStatus>:
  *         @arg USART_IT_FE:  Framing Error interrupt.
  *         @arg USART_IT_PE:  Parity Error interrupt.
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint32_t USART_IT)
{
 80019ca:	b480      	push	{r7}
 80019cc:	b087      	sub	sp, #28
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	6078      	str	r0, [r7, #4]
 80019d2:	6039      	str	r1, [r7, #0]
  uint32_t bitpos = 0, itmask = 0, usartreg = 0;
 80019d4:	2300      	movs	r3, #0
 80019d6:	60fb      	str	r3, [r7, #12]
 80019d8:	2300      	movs	r3, #0
 80019da:	617b      	str	r3, [r7, #20]
 80019dc:	2300      	movs	r3, #0
 80019de:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 80019e0:	2300      	movs	r3, #0
 80019e2:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT)); 
  
  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	b29b      	uxth	r3, r3
 80019e8:	0a1b      	lsrs	r3, r3, #8
 80019ea:	b29b      	uxth	r3, r3
 80019ec:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 80019f4:	2201      	movs	r2, #1
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	fa02 f303 	lsl.w	r3, r2, r3
 80019fc:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80019fe:	68bb      	ldr	r3, [r7, #8]
 8001a00:	2b01      	cmp	r3, #1
 8001a02:	d105      	bne.n	8001a10 <USART_GetITStatus+0x46>
  {
    itmask &= USARTx->CR1;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	697a      	ldr	r2, [r7, #20]
 8001a0a:	4013      	ands	r3, r2
 8001a0c:	617b      	str	r3, [r7, #20]
 8001a0e:	e00d      	b.n	8001a2c <USART_GetITStatus+0x62>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001a10:	68bb      	ldr	r3, [r7, #8]
 8001a12:	2b02      	cmp	r3, #2
 8001a14:	d105      	bne.n	8001a22 <USART_GetITStatus+0x58>
  {
    itmask &= USARTx->CR2;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	697a      	ldr	r2, [r7, #20]
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	617b      	str	r3, [r7, #20]
 8001a20:	e004      	b.n	8001a2c <USART_GetITStatus+0x62>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	697a      	ldr	r2, [r7, #20]
 8001a28:	4013      	ands	r3, r2
 8001a2a:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x10;
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	0c1b      	lsrs	r3, r3, #16
 8001a30:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8001a32:	2201      	movs	r2, #1
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3a:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->ISR;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	69db      	ldr	r3, [r3, #28]
 8001a40:	68fa      	ldr	r2, [r7, #12]
 8001a42:	4013      	ands	r3, r2
 8001a44:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d005      	beq.n	8001a58 <USART_GetITStatus+0x8e>
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d002      	beq.n	8001a58 <USART_GetITStatus+0x8e>
  {
    bitstatus = SET;
 8001a52:	2301      	movs	r3, #1
 8001a54:	74fb      	strb	r3, [r7, #19]
 8001a56:	e001      	b.n	8001a5c <USART_GetITStatus+0x92>
  }
  else
  {
    bitstatus = RESET;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8001a5c:	7cfb      	ldrb	r3, [r7, #19]
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	371c      	adds	r7, #28
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr
	...

08001a6c <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	4603      	mov	r3, r0
 8001a74:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8001a76:	79fb      	ldrb	r3, [r7, #7]
 8001a78:	f003 031f 	and.w	r3, r3, #31
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	fa02 f103 	lsl.w	r1, r2, r3
 8001a82:	4a06      	ldr	r2, [pc, #24]	@ (8001a9c <NVIC_EnableIRQ+0x30>)
 8001a84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a88:	095b      	lsrs	r3, r3, #5
 8001a8a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001a8e:	bf00      	nop
 8001a90:	370c      	adds	r7, #12
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr
 8001a9a:	bf00      	nop
 8001a9c:	e000e100 	.word	0xe000e100

08001aa0 <uart_put_char>:
        UART_COUNT--;
    }
    return val;
}

void uart_put_char(uint8_t c) {
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	71fb      	strb	r3, [r7, #7]
    USART_SendData(USART2, (uint8_t)c);
 8001aaa:	79fb      	ldrb	r3, [r7, #7]
 8001aac:	b29b      	uxth	r3, r3
 8001aae:	4619      	mov	r1, r3
 8001ab0:	4807      	ldr	r0, [pc, #28]	@ (8001ad0 <uart_put_char+0x30>)
 8001ab2:	f7ff ff1d 	bl	80018f0 <USART_SendData>
    while(USART_GetFlagStatus(USART2, USART_FLAG_TXE)  == RESET){}
 8001ab6:	bf00      	nop
 8001ab8:	2180      	movs	r1, #128	@ 0x80
 8001aba:	4805      	ldr	r0, [pc, #20]	@ (8001ad0 <uart_put_char+0x30>)
 8001abc:	f7ff ff6c 	bl	8001998 <USART_GetFlagStatus>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d0f8      	beq.n	8001ab8 <uart_put_char+0x18>
}
 8001ac6:	bf00      	nop
 8001ac8:	bf00      	nop
 8001aca:	3708      	adds	r7, #8
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	40004400 	.word	0x40004400

08001ad4 <_write_r>:

int _write_r(struct _reent *r, int file, char *ptr, int len) {
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b086      	sub	sp, #24
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	60f8      	str	r0, [r7, #12]
 8001adc:	60b9      	str	r1, [r7, #8]
 8001ade:	607a      	str	r2, [r7, #4]
 8001ae0:	603b      	str	r3, [r7, #0]
    int n;

    for (n = 0; n < len; n++) {
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	617b      	str	r3, [r7, #20]
 8001ae6:	e012      	b.n	8001b0e <_write_r+0x3a>
        if (ptr[n] == '\n') {
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	687a      	ldr	r2, [r7, #4]
 8001aec:	4413      	add	r3, r2
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	2b0a      	cmp	r3, #10
 8001af2:	d102      	bne.n	8001afa <_write_r+0x26>
            uart_put_char('\r');
 8001af4:	200d      	movs	r0, #13
 8001af6:	f7ff ffd3 	bl	8001aa0 <uart_put_char>
        }
        uart_put_char(ptr[n] & (uint16_t)0x01FF);
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	687a      	ldr	r2, [r7, #4]
 8001afe:	4413      	add	r3, r2
 8001b00:	781b      	ldrb	r3, [r3, #0]
 8001b02:	4618      	mov	r0, r3
 8001b04:	f7ff ffcc 	bl	8001aa0 <uart_put_char>
    for (n = 0; n < len; n++) {
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	617b      	str	r3, [r7, #20]
 8001b0e:	697a      	ldr	r2, [r7, #20]
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	429a      	cmp	r2, r3
 8001b14:	dbe8      	blt.n	8001ae8 <_write_r+0x14>
    }

    return len;
 8001b16:	683b      	ldr	r3, [r7, #0]
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	3718      	adds	r7, #24
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}

08001b20 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	af00      	add	r7, sp, #0
    if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET)
 8001b24:	4915      	ldr	r1, [pc, #84]	@ (8001b7c <USART2_IRQHandler+0x5c>)
 8001b26:	4816      	ldr	r0, [pc, #88]	@ (8001b80 <USART2_IRQHandler+0x60>)
 8001b28:	f7ff ff4f 	bl	80019ca <USART_GetITStatus>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d021      	beq.n	8001b76 <USART2_IRQHandler+0x56>
    {
        UART_BUFFER[UART_END_IDX++] = (uint8_t)(USART2->RDR & 0xFF);
 8001b32:	4b13      	ldr	r3, [pc, #76]	@ (8001b80 <USART2_IRQHandler+0x60>)
 8001b34:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8001b36:	b299      	uxth	r1, r3
 8001b38:	4b12      	ldr	r3, [pc, #72]	@ (8001b84 <USART2_IRQHandler+0x64>)
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	b2db      	uxtb	r3, r3
 8001b3e:	1c5a      	adds	r2, r3, #1
 8001b40:	b2d0      	uxtb	r0, r2
 8001b42:	4a10      	ldr	r2, [pc, #64]	@ (8001b84 <USART2_IRQHandler+0x64>)
 8001b44:	7010      	strb	r0, [r2, #0]
 8001b46:	461a      	mov	r2, r3
 8001b48:	b2c9      	uxtb	r1, r1
 8001b4a:	4b0f      	ldr	r3, [pc, #60]	@ (8001b88 <USART2_IRQHandler+0x68>)
 8001b4c:	5499      	strb	r1, [r3, r2]
        if (UART_COUNT == UART_BUFFER_LENGTH-1){
 8001b4e:	4b0f      	ldr	r3, [pc, #60]	@ (8001b8c <USART2_IRQHandler+0x6c>)
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	b2db      	uxtb	r3, r3
 8001b54:	2bff      	cmp	r3, #255	@ 0xff
 8001b56:	d107      	bne.n	8001b68 <USART2_IRQHandler+0x48>
            UART_START_IDX++;
 8001b58:	4b0d      	ldr	r3, [pc, #52]	@ (8001b90 <USART2_IRQHandler+0x70>)
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	b2db      	uxtb	r3, r3
 8001b5e:	3301      	adds	r3, #1
 8001b60:	b2da      	uxtb	r2, r3
 8001b62:	4b0b      	ldr	r3, [pc, #44]	@ (8001b90 <USART2_IRQHandler+0x70>)
 8001b64:	701a      	strb	r2, [r3, #0]
        } else {
            UART_COUNT++;
        }
    }
}
 8001b66:	e006      	b.n	8001b76 <USART2_IRQHandler+0x56>
            UART_COUNT++;
 8001b68:	4b08      	ldr	r3, [pc, #32]	@ (8001b8c <USART2_IRQHandler+0x6c>)
 8001b6a:	781b      	ldrb	r3, [r3, #0]
 8001b6c:	b2db      	uxtb	r3, r3
 8001b6e:	3301      	adds	r3, #1
 8001b70:	b2da      	uxtb	r2, r3
 8001b72:	4b06      	ldr	r3, [pc, #24]	@ (8001b8c <USART2_IRQHandler+0x6c>)
 8001b74:	701a      	strb	r2, [r3, #0]
}
 8001b76:	bf00      	nop
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	00050105 	.word	0x00050105
 8001b80:	40004400 	.word	0x40004400
 8001b84:	200002e4 	.word	0x200002e4
 8001b88:	200001e4 	.word	0x200001e4
 8001b8c:	200002e6 	.word	0x200002e6
 8001b90:	200002e5 	.word	0x200002e5

08001b94 <uart_init>:

uint8_t uart_get_count(){
    return UART_COUNT;
}

void uart_init(uint32_t baud) {
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b094      	sub	sp, #80	@ 0x50
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
    setbuf(stdout, NULL); // Set stdout to disable line buffering
 8001b9c:	4b86      	ldr	r3, [pc, #536]	@ (8001db8 <uart_init+0x224>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	689b      	ldr	r3, [r3, #8]
 8001ba2:	2100      	movs	r1, #0
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f001 fad3 	bl	8003150 <setbuf>
    setbuf(stdin,  NULL); // Set stdin  to disable line buffering
 8001baa:	4b83      	ldr	r3, [pc, #524]	@ (8001db8 <uart_init+0x224>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	2100      	movs	r1, #0
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f001 facc 	bl	8003150 <setbuf>

    // Enable Clocks
    RCC->AHBENR  |= RCC_AHBPeriph_GPIOA;    // Enable Clock for GPIO Bank A
 8001bb8:	4b80      	ldr	r3, [pc, #512]	@ (8001dbc <uart_init+0x228>)
 8001bba:	695b      	ldr	r3, [r3, #20]
 8001bbc:	4a7f      	ldr	r2, [pc, #508]	@ (8001dbc <uart_init+0x228>)
 8001bbe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bc2:	6153      	str	r3, [r2, #20]
    RCC->APB1ENR |= RCC_APB1Periph_USART2;  // Enable Clock for USART2
 8001bc4:	4b7d      	ldr	r3, [pc, #500]	@ (8001dbc <uart_init+0x228>)
 8001bc6:	69db      	ldr	r3, [r3, #28]
 8001bc8:	4a7c      	ldr	r2, [pc, #496]	@ (8001dbc <uart_init+0x228>)
 8001bca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bce:	61d3      	str	r3, [r2, #28]

    // Connect pins to USART2
    GPIOA->AFR[2 >> 0x03] &= ~(0x0000000F << ((2 & 0x00000007) * 4)); // Clear alternate function for PA2
 8001bd0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001bd4:	6a1b      	ldr	r3, [r3, #32]
 8001bd6:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001bda:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001bde:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[2 >> 0x03] |=  (0x00000007 << ((2 & 0x00000007) * 4)); // Set alternate 7 function for PA2
 8001be0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001be4:	6a1b      	ldr	r3, [r3, #32]
 8001be6:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001bea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001bee:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] &= ~(0x0000000F << ((3 & 0x00000007) * 4)); // Clear alternate function for PA3
 8001bf0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001bf4:	6a1b      	ldr	r3, [r3, #32]
 8001bf6:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001bfa:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8001bfe:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] |=  (0x00000007 << ((3 & 0x00000007) * 4)); // Set alternate 7 function for PA3
 8001c00:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001c04:	6a1b      	ldr	r3, [r3, #32]
 8001c06:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001c0a:	f443 43e0 	orr.w	r3, r3, #28672	@ 0x7000
 8001c0e:	6213      	str	r3, [r2, #32]

    // Configure pins PA2 and PA3 for 10 MHz alternate function
    GPIOA->OSPEEDR &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear speed register
 8001c10:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001c1a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001c1e:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8001c20:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001c24:	689b      	ldr	r3, [r3, #8]
 8001c26:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001c2a:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8001c2e:	6093      	str	r3, [r2, #8]
    GPIOA->OTYPER  &= ~(0x0001     << (2)     | 0x0001     << (3));        // Clear output type register
 8001c30:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001c34:	889b      	ldrh	r3, [r3, #4]
 8001c36:	b29b      	uxth	r3, r3
 8001c38:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001c3c:	f023 030c 	bic.w	r3, r3, #12
 8001c40:	b29b      	uxth	r3, r3
 8001c42:	8093      	strh	r3, [r2, #4]
    GPIOA->OTYPER  |=  (0x0000     << (2)     | 0x0000     << (3));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 8001c44:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001c48:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001c4c:	8892      	ldrh	r2, [r2, #4]
 8001c4e:	b292      	uxth	r2, r2
 8001c50:	809a      	strh	r2, [r3, #4]
    GPIOA->MODER   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear mode register
 8001c52:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001c5c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001c60:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8001c62:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001c6c:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8001c70:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear push/pull register
 8001c72:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001c76:	68db      	ldr	r3, [r3, #12]
 8001c78:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001c7c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001c80:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR   |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 8001c82:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001c86:	68db      	ldr	r3, [r3, #12]
 8001c88:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001c8c:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8001c90:	60d3      	str	r3, [r2, #12]

    //Configure USART2
    USART2->CR1 &= ~0x00000001; // Disable USART2
 8001c92:	4b4b      	ldr	r3, [pc, #300]	@ (8001dc0 <uart_init+0x22c>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a4a      	ldr	r2, [pc, #296]	@ (8001dc0 <uart_init+0x22c>)
 8001c98:	f023 0301 	bic.w	r3, r3, #1
 8001c9c:	6013      	str	r3, [r2, #0]
    USART2->CR2 &= ~0x00003000; // Clear CR2 Configuration
 8001c9e:	4b48      	ldr	r3, [pc, #288]	@ (8001dc0 <uart_init+0x22c>)
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	4a47      	ldr	r2, [pc, #284]	@ (8001dc0 <uart_init+0x22c>)
 8001ca4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001ca8:	6053      	str	r3, [r2, #4]
    USART2->CR2 |=  0x00000000; // Set 1 stop bits
 8001caa:	4b45      	ldr	r3, [pc, #276]	@ (8001dc0 <uart_init+0x22c>)
 8001cac:	4a44      	ldr	r2, [pc, #272]	@ (8001dc0 <uart_init+0x22c>)
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	6053      	str	r3, [r2, #4]
    USART2->CR1 &= ~(0x00001000 | 0x00000400 | 0x00000200 | 0x00000008 | 0x00000004); // Clear CR1 Configuration
 8001cb2:	4b43      	ldr	r3, [pc, #268]	@ (8001dc0 <uart_init+0x22c>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4a42      	ldr	r2, [pc, #264]	@ (8001dc0 <uart_init+0x22c>)
 8001cb8:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8001cbc:	f023 030c 	bic.w	r3, r3, #12
 8001cc0:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set word length to 8 bits
 8001cc2:	4b3f      	ldr	r3, [pc, #252]	@ (8001dc0 <uart_init+0x22c>)
 8001cc4:	4a3e      	ldr	r2, [pc, #248]	@ (8001dc0 <uart_init+0x22c>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set parity bits to none
 8001cca:	4b3d      	ldr	r3, [pc, #244]	@ (8001dc0 <uart_init+0x22c>)
 8001ccc:	4a3c      	ldr	r2, [pc, #240]	@ (8001dc0 <uart_init+0x22c>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000004 | 0x00000008; // Set mode to RX and TX
 8001cd2:	4b3b      	ldr	r3, [pc, #236]	@ (8001dc0 <uart_init+0x22c>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a3a      	ldr	r2, [pc, #232]	@ (8001dc0 <uart_init+0x22c>)
 8001cd8:	f043 030c 	orr.w	r3, r3, #12
 8001cdc:	6013      	str	r3, [r2, #0]
    USART2->CR3 &= ~(0x00000100 | 0x00000200); // Clear CR3 Configuration
 8001cde:	4b38      	ldr	r3, [pc, #224]	@ (8001dc0 <uart_init+0x22c>)
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	4a37      	ldr	r2, [pc, #220]	@ (8001dc0 <uart_init+0x22c>)
 8001ce4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001ce8:	6093      	str	r3, [r2, #8]
    USART2->CR3 |=  0x00000000; // Set hardware flow control to none
 8001cea:	4b35      	ldr	r3, [pc, #212]	@ (8001dc0 <uart_init+0x22c>)
 8001cec:	4a34      	ldr	r2, [pc, #208]	@ (8001dc0 <uart_init+0x22c>)
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	6093      	str	r3, [r2, #8]

    uint32_t divider = 0, apbclock = 0, tmpreg = 0;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	647b      	str	r3, [r7, #68]	@ 0x44
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_ClocksTypeDef RCC_ClocksStatus;
    RCC_GetClocksFreq(&RCC_ClocksStatus); // Get USART2 Clock frequency
 8001cfe:	f107 0308 	add.w	r3, r7, #8
 8001d02:	4618      	mov	r0, r3
 8001d04:	f7ff f9e2 	bl	80010cc <RCC_GetClocksFreq>
    apbclock = RCC_ClocksStatus.USART2CLK_Frequency;
 8001d08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d0a:	647b      	str	r3, [r7, #68]	@ 0x44

    if ((USART2->CR1 & 0x00008000) != 0) {
 8001d0c:	4b2c      	ldr	r3, [pc, #176]	@ (8001dc0 <uart_init+0x22c>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d010      	beq.n	8001d3a <uart_init+0x1a6>
      // (divider * 10) computing in case Oversampling mode is 8 Samples
      divider = (2 * apbclock) / baud;
 8001d18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d1a:	005a      	lsls	r2, r3, #1
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d22:	64fb      	str	r3, [r7, #76]	@ 0x4c
      tmpreg  = (2 * apbclock) % baud;
 8001d24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d26:	005b      	lsls	r3, r3, #1
 8001d28:	687a      	ldr	r2, [r7, #4]
 8001d2a:	fbb3 f2f2 	udiv	r2, r3, r2
 8001d2e:	6879      	ldr	r1, [r7, #4]
 8001d30:	fb01 f202 	mul.w	r2, r1, r2
 8001d34:	1a9b      	subs	r3, r3, r2
 8001d36:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001d38:	e00d      	b.n	8001d56 <uart_init+0x1c2>
    } else {
      // (divider * 10) computing in case Oversampling mode is 16 Samples
      divider = apbclock / baud;
 8001d3a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d42:	64fb      	str	r3, [r7, #76]	@ 0x4c
      tmpreg  = apbclock % baud;
 8001d44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d46:	687a      	ldr	r2, [r7, #4]
 8001d48:	fbb3 f2f2 	udiv	r2, r3, r2
 8001d4c:	6879      	ldr	r1, [r7, #4]
 8001d4e:	fb01 f202 	mul.w	r2, r1, r2
 8001d52:	1a9b      	subs	r3, r3, r2
 8001d54:	64bb      	str	r3, [r7, #72]	@ 0x48
    }

    if (tmpreg >=  baud / 2) {
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	085b      	lsrs	r3, r3, #1
 8001d5a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	d302      	bcc.n	8001d66 <uart_init+0x1d2>
        divider++;
 8001d60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001d62:	3301      	adds	r3, #1
 8001d64:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }

    if ((USART2->CR1 & 0x00008000) != 0) {
 8001d66:	4b16      	ldr	r3, [pc, #88]	@ (8001dc0 <uart_init+0x22c>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d00b      	beq.n	8001d8a <uart_init+0x1f6>
        // get the LSB of divider and shift it to the right by 1 bit
        tmpreg = (divider & (uint16_t)0x000F) >> 1;
 8001d72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001d74:	085b      	lsrs	r3, r3, #1
 8001d76:	f003 0307 	and.w	r3, r3, #7
 8001d7a:	64bb      	str	r3, [r7, #72]	@ 0x48
        // update the divider value
        divider = (divider & (uint16_t)0xFFF0) | tmpreg;
 8001d7c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001d7e:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 8001d82:	4013      	ands	r3, r2
 8001d84:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001d86:	4313      	orrs	r3, r2
 8001d88:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }

    USART2->BRR = (uint16_t)divider; // Configure baud rate
 8001d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8001dc0 <uart_init+0x22c>)
 8001d8c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001d8e:	b292      	uxth	r2, r2
 8001d90:	819a      	strh	r2, [r3, #12]
    USART2->CR1 |= 0x00000001; // Enable USART2
 8001d92:	4b0b      	ldr	r3, [pc, #44]	@ (8001dc0 <uart_init+0x22c>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a0a      	ldr	r2, [pc, #40]	@ (8001dc0 <uart_init+0x22c>)
 8001d98:	f043 0301 	orr.w	r3, r3, #1
 8001d9c:	6013      	str	r3, [r2, #0]

    USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 8001d9e:	2201      	movs	r2, #1
 8001da0:	4908      	ldr	r1, [pc, #32]	@ (8001dc4 <uart_init+0x230>)
 8001da2:	4807      	ldr	r0, [pc, #28]	@ (8001dc0 <uart_init+0x22c>)
 8001da4:	f7ff fdb6 	bl	8001914 <USART_ITConfig>
    NVIC_EnableIRQ(USART2_IRQn);
 8001da8:	2026      	movs	r0, #38	@ 0x26
 8001daa:	f7ff fe5f 	bl	8001a6c <NVIC_EnableIRQ>
}
 8001dae:	bf00      	nop
 8001db0:	3750      	adds	r7, #80	@ 0x50
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	2000000c 	.word	0x2000000c
 8001dbc:	40021000 	.word	0x40021000
 8001dc0:	40004400 	.word	0x40004400
 8001dc4:	00050105 	.word	0x00050105

08001dc8 <ADC_measure_PA>:
	ADC_Cmd(ADC1, ENABLE);
	while (!ADC_GetFlagStatus(ADC1, ADC_FLAG_RDY)) {}
}

// --- Measure PA0 (ch=1) or PA1 (ch=2) once ---
uint16_t ADC_measure_PA(uint8_t ch) {
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b084      	sub	sp, #16
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	4603      	mov	r3, r0
 8001dd0:	71fb      	strb	r3, [r7, #7]
	uint32_t channel = (ch == 1) ? ADC_Channel_1 : ADC_Channel_2;      // PA0->ch1, PA1->ch2
 8001dd2:	79fb      	ldrb	r3, [r7, #7]
 8001dd4:	2b01      	cmp	r3, #1
 8001dd6:	d101      	bne.n	8001ddc <ADC_measure_PA+0x14>
 8001dd8:	2301      	movs	r3, #1
 8001dda:	e000      	b.n	8001dde <ADC_measure_PA+0x16>
 8001ddc:	2302      	movs	r3, #2
 8001dde:	60fb      	str	r3, [r7, #12]
	ADC_RegularChannelConfig(ADC1, channel, 1, ADC_SampleTime_1Cycles5); // rank=1, Ts=1.5
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	b2d9      	uxtb	r1, r3
 8001de4:	2300      	movs	r3, #0
 8001de6:	2201      	movs	r2, #1
 8001de8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001dec:	f7fe fedc 	bl	8000ba8 <ADC_RegularChannelConfig>
	ADC_StartConversion(ADC1);                                         // start
 8001df0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001df4:	f7fe ffd0 	bl	8000d98 <ADC_StartConversion>
	while (ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC) == 0) {}              // wait EOC
 8001df8:	bf00      	nop
 8001dfa:	2104      	movs	r1, #4
 8001dfc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001e00:	f7fe ffe7 	bl	8000dd2 <ADC_GetFlagStatus>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d0f7      	beq.n	8001dfa <ADC_measure_PA+0x32>
	return ADC_GetConversionValue(ADC1);                               // 0..4095
 8001e0a:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001e0e:	f7fe ffd3 	bl	8000db8 <ADC_GetConversionValue>
 8001e12:	4603      	mov	r3, r0
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3710      	adds	r7, #16
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}

08001e1c <EXTI4_IRQHandler>:
	NVIC_Init(&NVIC_InitStructureUp);

}

// IRQHandler for when the joystick is being pushed upwards
void EXTI4_IRQHandler(void){
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
    if (EXTI_GetITStatus(EXTI_Line4) != RESET) {
 8001e20:	2004      	movs	r0, #4
 8001e22:	f7fe ffef 	bl	8000e04 <EXTI_GetITStatus>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d005      	beq.n	8001e38 <EXTI4_IRQHandler+0x1c>
    	setLed('m');

 8001e2c:	206d      	movs	r0, #109	@ 0x6d
 8001e2e:	f000 f805 	bl	8001e3c <setLed>
        EXTI_ClearITPendingBit(EXTI_Line4);
    }
 8001e32:	2004      	movs	r0, #4
 8001e34:	f7ff f81e 	bl	8000e74 <EXTI_ClearITPendingBit>

}
 8001e38:	bf00      	nop
 8001e3a:	bd80      	pop	{r7, pc}

08001e3c <setLed>:

	// Initialize LED to off
	setLed('d');
}

void setLed(char sel) {
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	4603      	mov	r3, r0
 8001e44:	71fb      	strb	r3, [r7, #7]
	 * Yellow	255	255	0
	 * Cyan:	0	255	255
	 * Magenta:	255	0	255
	 */

	if (sel == 'r') {
 8001e46:	79fb      	ldrb	r3, [r7, #7]
 8001e48:	2b72      	cmp	r3, #114	@ 0x72
 8001e4a:	d111      	bne.n	8001e70 <setLed+0x34>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 0);	// red
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	2110      	movs	r1, #16
 8001e50:	4852      	ldr	r0, [pc, #328]	@ (8001f9c <setLed+0x160>)
 8001e52:	f7ff f8d9 	bl	8001008 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 1);	// green
 8001e56:	2201      	movs	r2, #1
 8001e58:	2180      	movs	r1, #128	@ 0x80
 8001e5a:	4851      	ldr	r0, [pc, #324]	@ (8001fa0 <setLed+0x164>)
 8001e5c:	f7ff f8d4 	bl	8001008 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 1);	// blue
 8001e60:	2201      	movs	r2, #1
 8001e62:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001e66:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e6a:	f7ff f8cd 	bl	8001008 <GPIO_WriteBit>
	} else if (sel == 'd') {
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 1);	// red
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 1);	// green
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 1);	// blue
	}
}
 8001e6e:	e091      	b.n	8001f94 <setLed+0x158>
	} else if (sel == 'g') {
 8001e70:	79fb      	ldrb	r3, [r7, #7]
 8001e72:	2b67      	cmp	r3, #103	@ 0x67
 8001e74:	d111      	bne.n	8001e9a <setLed+0x5e>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 1);	// red
 8001e76:	2201      	movs	r2, #1
 8001e78:	2110      	movs	r1, #16
 8001e7a:	4848      	ldr	r0, [pc, #288]	@ (8001f9c <setLed+0x160>)
 8001e7c:	f7ff f8c4 	bl	8001008 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 0);	// green
 8001e80:	2200      	movs	r2, #0
 8001e82:	2180      	movs	r1, #128	@ 0x80
 8001e84:	4846      	ldr	r0, [pc, #280]	@ (8001fa0 <setLed+0x164>)
 8001e86:	f7ff f8bf 	bl	8001008 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 1);	// blue
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001e90:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e94:	f7ff f8b8 	bl	8001008 <GPIO_WriteBit>
}
 8001e98:	e07c      	b.n	8001f94 <setLed+0x158>
	} else if (sel == 'b') {
 8001e9a:	79fb      	ldrb	r3, [r7, #7]
 8001e9c:	2b62      	cmp	r3, #98	@ 0x62
 8001e9e:	d111      	bne.n	8001ec4 <setLed+0x88>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 1);	// red
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	2110      	movs	r1, #16
 8001ea4:	483d      	ldr	r0, [pc, #244]	@ (8001f9c <setLed+0x160>)
 8001ea6:	f7ff f8af 	bl	8001008 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 1);	// green
 8001eaa:	2201      	movs	r2, #1
 8001eac:	2180      	movs	r1, #128	@ 0x80
 8001eae:	483c      	ldr	r0, [pc, #240]	@ (8001fa0 <setLed+0x164>)
 8001eb0:	f7ff f8aa 	bl	8001008 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 0);	// blue
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001eba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ebe:	f7ff f8a3 	bl	8001008 <GPIO_WriteBit>
}
 8001ec2:	e067      	b.n	8001f94 <setLed+0x158>
	} else if (sel == 'c') {
 8001ec4:	79fb      	ldrb	r3, [r7, #7]
 8001ec6:	2b63      	cmp	r3, #99	@ 0x63
 8001ec8:	d111      	bne.n	8001eee <setLed+0xb2>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 1);	// red
 8001eca:	2201      	movs	r2, #1
 8001ecc:	2110      	movs	r1, #16
 8001ece:	4833      	ldr	r0, [pc, #204]	@ (8001f9c <setLed+0x160>)
 8001ed0:	f7ff f89a 	bl	8001008 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 0);	// green
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	2180      	movs	r1, #128	@ 0x80
 8001ed8:	4831      	ldr	r0, [pc, #196]	@ (8001fa0 <setLed+0x164>)
 8001eda:	f7ff f895 	bl	8001008 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 0);	// blue
 8001ede:	2200      	movs	r2, #0
 8001ee0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ee4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ee8:	f7ff f88e 	bl	8001008 <GPIO_WriteBit>
}
 8001eec:	e052      	b.n	8001f94 <setLed+0x158>
	} else if (sel == 'm') {
 8001eee:	79fb      	ldrb	r3, [r7, #7]
 8001ef0:	2b6d      	cmp	r3, #109	@ 0x6d
 8001ef2:	d111      	bne.n	8001f18 <setLed+0xdc>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 0);	// red
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	2110      	movs	r1, #16
 8001ef8:	4828      	ldr	r0, [pc, #160]	@ (8001f9c <setLed+0x160>)
 8001efa:	f7ff f885 	bl	8001008 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 1);	// green
 8001efe:	2201      	movs	r2, #1
 8001f00:	2180      	movs	r1, #128	@ 0x80
 8001f02:	4827      	ldr	r0, [pc, #156]	@ (8001fa0 <setLed+0x164>)
 8001f04:	f7ff f880 	bl	8001008 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 0);	// blue
 8001f08:	2200      	movs	r2, #0
 8001f0a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001f0e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f12:	f7ff f879 	bl	8001008 <GPIO_WriteBit>
}
 8001f16:	e03d      	b.n	8001f94 <setLed+0x158>
	} else if (sel == 'y') {
 8001f18:	79fb      	ldrb	r3, [r7, #7]
 8001f1a:	2b79      	cmp	r3, #121	@ 0x79
 8001f1c:	d111      	bne.n	8001f42 <setLed+0x106>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 0);	// red
 8001f1e:	2200      	movs	r2, #0
 8001f20:	2110      	movs	r1, #16
 8001f22:	481e      	ldr	r0, [pc, #120]	@ (8001f9c <setLed+0x160>)
 8001f24:	f7ff f870 	bl	8001008 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 0);	// green
 8001f28:	2200      	movs	r2, #0
 8001f2a:	2180      	movs	r1, #128	@ 0x80
 8001f2c:	481c      	ldr	r0, [pc, #112]	@ (8001fa0 <setLed+0x164>)
 8001f2e:	f7ff f86b 	bl	8001008 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 1);	// blue
 8001f32:	2201      	movs	r2, #1
 8001f34:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001f38:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f3c:	f7ff f864 	bl	8001008 <GPIO_WriteBit>
}
 8001f40:	e028      	b.n	8001f94 <setLed+0x158>
	} else if (sel == 'w') {
 8001f42:	79fb      	ldrb	r3, [r7, #7]
 8001f44:	2b77      	cmp	r3, #119	@ 0x77
 8001f46:	d111      	bne.n	8001f6c <setLed+0x130>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 0);	// red
 8001f48:	2200      	movs	r2, #0
 8001f4a:	2110      	movs	r1, #16
 8001f4c:	4813      	ldr	r0, [pc, #76]	@ (8001f9c <setLed+0x160>)
 8001f4e:	f7ff f85b 	bl	8001008 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 0);	// green
 8001f52:	2200      	movs	r2, #0
 8001f54:	2180      	movs	r1, #128	@ 0x80
 8001f56:	4812      	ldr	r0, [pc, #72]	@ (8001fa0 <setLed+0x164>)
 8001f58:	f7ff f856 	bl	8001008 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 0);	// blue
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001f62:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f66:	f7ff f84f 	bl	8001008 <GPIO_WriteBit>
}
 8001f6a:	e013      	b.n	8001f94 <setLed+0x158>
	} else if (sel == 'd') {
 8001f6c:	79fb      	ldrb	r3, [r7, #7]
 8001f6e:	2b64      	cmp	r3, #100	@ 0x64
 8001f70:	d110      	bne.n	8001f94 <setLed+0x158>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 1);	// red
 8001f72:	2201      	movs	r2, #1
 8001f74:	2110      	movs	r1, #16
 8001f76:	4809      	ldr	r0, [pc, #36]	@ (8001f9c <setLed+0x160>)
 8001f78:	f7ff f846 	bl	8001008 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 1);	// green
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	2180      	movs	r1, #128	@ 0x80
 8001f80:	4807      	ldr	r0, [pc, #28]	@ (8001fa0 <setLed+0x164>)
 8001f82:	f7ff f841 	bl	8001008 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 1);	// blue
 8001f86:	2201      	movs	r2, #1
 8001f88:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001f8c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f90:	f7ff f83a 	bl	8001008 <GPIO_WriteBit>
}
 8001f94:	bf00      	nop
 8001f96:	3708      	adds	r7, #8
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	48000400 	.word	0x48000400
 8001fa0:	48000800 	.word	0x48000800

08001fa4 <main>:
#include "pwm.h"

//#define VREFINT_CAL *((uint16_t*) ((uint32_t) 0x1FFFF7BA)) //calibrated at 3.3V@ 30
//static uint8_t lcdBuffer[LCD_BUFF_SIZE];

int main(void) {
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
	uart_init( 9600 ); // Initialize USB serial at 9600 baud
 8001fa8:	f44f 5016 	mov.w	r0, #9600	@ 0x2580
 8001fac:	f7ff fdf2 	bl	8001b94 <uart_init>

	timer16_pwm_init();
 8001fb0:	f000 f86a 	bl	8002088 <timer16_pwm_init>
	timer17_pwm_init();
 8001fb4:	f000 f8b0 	bl	8002118 <timer17_pwm_init>


	while (1)
	{
		update_servos(); // Update servos by reading the ADC for the pots
 8001fb8:	f000 f948 	bl	800224c <update_servos>
 8001fbc:	e7fc      	b.n	8001fb8 <main+0x14>

08001fbe <clamp_u16>:
#include "pwm.h"

#define SERVO_MIN_US 1000   // ~0°
#define SERVO_MAX_US 2000   // ~180°

static inline uint16_t clamp_u16(int v, int lo, int hi) {
 8001fbe:	b480      	push	{r7}
 8001fc0:	b085      	sub	sp, #20
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	60f8      	str	r0, [r7, #12]
 8001fc6:	60b9      	str	r1, [r7, #8]
 8001fc8:	607a      	str	r2, [r7, #4]
    if (v < lo) v = lo;
 8001fca:	68fa      	ldr	r2, [r7, #12]
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	429a      	cmp	r2, r3
 8001fd0:	da01      	bge.n	8001fd6 <clamp_u16+0x18>
 8001fd2:	68bb      	ldr	r3, [r7, #8]
 8001fd4:	60fb      	str	r3, [r7, #12]
    if (v > hi) v = hi;
 8001fd6:	68fa      	ldr	r2, [r7, #12]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	dd01      	ble.n	8001fe2 <clamp_u16+0x24>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	60fb      	str	r3, [r7, #12]
    return (uint16_t)v;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	b29b      	uxth	r3, r3
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3714      	adds	r7, #20
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr

08001ff2 <GPIO_set_AF1_PA6>:

/* -------------------- GPIO (AF) setup -------------------- */

static void GPIO_set_AF1_PA6(void) {
 8001ff2:	b580      	push	{r7, lr}
 8001ff4:	b082      	sub	sp, #8
 8001ff6:	af00      	add	r7, sp, #0
    RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8001ff8:	2101      	movs	r1, #1
 8001ffa:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001ffe:	f7ff fa79 	bl	80014f4 <RCC_AHBPeriphClockCmd>

    GPIO_InitTypeDef g; GPIO_StructInit(&g);
 8002002:	463b      	mov	r3, r7
 8002004:	4618      	mov	r0, r3
 8002006:	f7fe ffe5 	bl	8000fd4 <GPIO_StructInit>
    g.GPIO_Mode  = GPIO_Mode_AF;
 800200a:	2302      	movs	r3, #2
 800200c:	713b      	strb	r3, [r7, #4]
    g.GPIO_Pin   = GPIO_Pin_6;              // PA6
 800200e:	2340      	movs	r3, #64	@ 0x40
 8002010:	603b      	str	r3, [r7, #0]
    g.GPIO_Speed = GPIO_Speed_50MHz;
 8002012:	2303      	movs	r3, #3
 8002014:	717b      	strb	r3, [r7, #5]
    g.GPIO_PuPd  = GPIO_PuPd_DOWN;
 8002016:	2302      	movs	r3, #2
 8002018:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(GPIOA, &g);
 800201a:	463b      	mov	r3, r7
 800201c:	4619      	mov	r1, r3
 800201e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002022:	f7fe ff41 	bl	8000ea8 <GPIO_Init>

    GPIO_PinAFConfig(GPIOA, GPIO_PinSource6, GPIO_AF_1); // TIM16_CH1
 8002026:	2201      	movs	r2, #1
 8002028:	2106      	movs	r1, #6
 800202a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800202e:	f7ff f803 	bl	8001038 <GPIO_PinAFConfig>
}
 8002032:	bf00      	nop
 8002034:	3708      	adds	r7, #8
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
	...

0800203c <GPIO_set_AF10_PB9>:

static void GPIO_set_AF10_PB9(void) {
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
    RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8002042:	2101      	movs	r1, #1
 8002044:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8002048:	f7ff fa54 	bl	80014f4 <RCC_AHBPeriphClockCmd>

    GPIO_InitTypeDef g; GPIO_StructInit(&g);
 800204c:	463b      	mov	r3, r7
 800204e:	4618      	mov	r0, r3
 8002050:	f7fe ffc0 	bl	8000fd4 <GPIO_StructInit>
    g.GPIO_Mode  = GPIO_Mode_AF;
 8002054:	2302      	movs	r3, #2
 8002056:	713b      	strb	r3, [r7, #4]
    g.GPIO_Pin   = GPIO_Pin_9;              // PB9
 8002058:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800205c:	603b      	str	r3, [r7, #0]
    g.GPIO_Speed = GPIO_Speed_50MHz;
 800205e:	2303      	movs	r3, #3
 8002060:	717b      	strb	r3, [r7, #5]
    g.GPIO_PuPd  = GPIO_PuPd_DOWN;
 8002062:	2302      	movs	r3, #2
 8002064:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(GPIOB, &g);
 8002066:	463b      	mov	r3, r7
 8002068:	4619      	mov	r1, r3
 800206a:	4806      	ldr	r0, [pc, #24]	@ (8002084 <GPIO_set_AF10_PB9+0x48>)
 800206c:	f7fe ff1c 	bl	8000ea8 <GPIO_Init>

    GPIO_PinAFConfig(GPIOB, GPIO_PinSource9, GPIO_AF_10); // TIM17_CH1
 8002070:	220a      	movs	r2, #10
 8002072:	2109      	movs	r1, #9
 8002074:	4803      	ldr	r0, [pc, #12]	@ (8002084 <GPIO_set_AF10_PB9+0x48>)
 8002076:	f7fe ffdf 	bl	8001038 <GPIO_PinAFConfig>
}
 800207a:	bf00      	nop
 800207c:	3708      	adds	r7, #8
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	48000400 	.word	0x48000400

08002088 <timer16_pwm_init>:

/* -------------------- TIM16: PA6 (servo 1) -------------------- */

void timer16_pwm_init(void) {
 8002088:	b580      	push	{r7, lr}
 800208a:	b088      	sub	sp, #32
 800208c:	af00      	add	r7, sp, #0
    // Timer base: 50 Hz frame and 1 µs tick
    // 72 MHz / (PSC+1) = 1 MHz  => PSC = 71
    // ARR = 20000-1 for 20 ms
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM16, ENABLE);
 800208e:	2101      	movs	r1, #1
 8002090:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002094:	f7ff fa4e 	bl	8001534 <RCC_APB2PeriphClockCmd>
    GPIO_set_AF1_PA6();
 8002098:	f7ff ffab 	bl	8001ff2 <GPIO_set_AF1_PA6>

    TIM_TimeBaseInitTypeDef tb;
    TIM_OCInitTypeDef oc;

    TIM_TimeBaseStructInit(&tb);
 800209c:	f107 0314 	add.w	r3, r7, #20
 80020a0:	4618      	mov	r0, r3
 80020a2:	f7ff fadf 	bl	8001664 <TIM_TimeBaseStructInit>
    tb.TIM_Prescaler     = 71;
 80020a6:	2347      	movs	r3, #71	@ 0x47
 80020a8:	82bb      	strh	r3, [r7, #20]
    tb.TIM_CounterMode   = TIM_CounterMode_Up;
 80020aa:	2300      	movs	r3, #0
 80020ac:	82fb      	strh	r3, [r7, #22]
    tb.TIM_Period        = 20000 - 1;
 80020ae:	f644 631f 	movw	r3, #19999	@ 0x4e1f
 80020b2:	61bb      	str	r3, [r7, #24]
    tb.TIM_ClockDivision = TIM_CKD_DIV1;
 80020b4:	2300      	movs	r3, #0
 80020b6:	83bb      	strh	r3, [r7, #28]
    TIM_TimeBaseInit(TIM16, &tb);
 80020b8:	f107 0314 	add.w	r3, r7, #20
 80020bc:	4619      	mov	r1, r3
 80020be:	4814      	ldr	r0, [pc, #80]	@ (8002110 <timer16_pwm_init+0x88>)
 80020c0:	f7ff fa58 	bl	8001574 <TIM_TimeBaseInit>

    TIM_OCStructInit(&oc);
 80020c4:	463b      	mov	r3, r7
 80020c6:	4618      	mov	r0, r3
 80020c8:	f7ff fb98 	bl	80017fc <TIM_OCStructInit>
    oc.TIM_OCMode      = TIM_OCMode_PWM1;
 80020cc:	2360      	movs	r3, #96	@ 0x60
 80020ce:	603b      	str	r3, [r7, #0]
    oc.TIM_OutputState = TIM_OutputState_Enable;
 80020d0:	2301      	movs	r3, #1
 80020d2:	80bb      	strh	r3, [r7, #4]
    TIM_OC1Init(TIM16, &oc);
 80020d4:	463b      	mov	r3, r7
 80020d6:	4619      	mov	r1, r3
 80020d8:	480d      	ldr	r0, [pc, #52]	@ (8002110 <timer16_pwm_init+0x88>)
 80020da:	f7ff fafd 	bl	80016d8 <TIM_OC1Init>
    TIM_OC1PreloadConfig(TIM16, TIM_OCPreload_Enable);
 80020de:	2108      	movs	r1, #8
 80020e0:	480b      	ldr	r0, [pc, #44]	@ (8002110 <timer16_pwm_init+0x88>)
 80020e2:	f7ff fbbb 	bl	800185c <TIM_OC1PreloadConfig>

    TIM_CtrlPWMOutputs(TIM16, ENABLE);
 80020e6:	2101      	movs	r1, #1
 80020e8:	4809      	ldr	r0, [pc, #36]	@ (8002110 <timer16_pwm_init+0x88>)
 80020ea:	f7ff fbd3 	bl	8001894 <TIM_CtrlPWMOutputs>
    TIM_Cmd(TIM16, ENABLE);
 80020ee:	2101      	movs	r1, #1
 80020f0:	4807      	ldr	r0, [pc, #28]	@ (8002110 <timer16_pwm_init+0x88>)
 80020f2:	f7ff fad1 	bl	8001698 <TIM_Cmd>

    TIM_SetCompare1(TIM16, (SERVO_MIN_US + SERVO_MAX_US) / 2);
 80020f6:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 80020fa:	4805      	ldr	r0, [pc, #20]	@ (8002110 <timer16_pwm_init+0x88>)
 80020fc:	f7ff fba0 	bl	8001840 <TIM_SetCompare1>
	printf("timer16 initialized");
 8002100:	4804      	ldr	r0, [pc, #16]	@ (8002114 <timer16_pwm_init+0x8c>)
 8002102:	f001 f813 	bl	800312c <iprintf>
}
 8002106:	bf00      	nop
 8002108:	3720      	adds	r7, #32
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	40014400 	.word	0x40014400
 8002114:	08005058 	.word	0x08005058

08002118 <timer17_pwm_init>:

/* -------------------- TIM17: PB9 (servo 2) -------------------- */

void timer17_pwm_init(void) {
 8002118:	b580      	push	{r7, lr}
 800211a:	b088      	sub	sp, #32
 800211c:	af00      	add	r7, sp, #0
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM17, ENABLE);
 800211e:	2101      	movs	r1, #1
 8002120:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8002124:	f7ff fa06 	bl	8001534 <RCC_APB2PeriphClockCmd>
    GPIO_set_AF10_PB9();
 8002128:	f7ff ff88 	bl	800203c <GPIO_set_AF10_PB9>

    TIM_TimeBaseInitTypeDef tb;
    TIM_OCInitTypeDef oc;

    TIM_TimeBaseStructInit(&tb);
 800212c:	f107 0314 	add.w	r3, r7, #20
 8002130:	4618      	mov	r0, r3
 8002132:	f7ff fa97 	bl	8001664 <TIM_TimeBaseStructInit>
    tb.TIM_Prescaler     = 71;
 8002136:	2347      	movs	r3, #71	@ 0x47
 8002138:	82bb      	strh	r3, [r7, #20]
    tb.TIM_CounterMode   = TIM_CounterMode_Up;
 800213a:	2300      	movs	r3, #0
 800213c:	82fb      	strh	r3, [r7, #22]
    tb.TIM_Period        = 20000 - 1;
 800213e:	f644 631f 	movw	r3, #19999	@ 0x4e1f
 8002142:	61bb      	str	r3, [r7, #24]
    tb.TIM_ClockDivision = TIM_CKD_DIV1;
 8002144:	2300      	movs	r3, #0
 8002146:	83bb      	strh	r3, [r7, #28]
    TIM_TimeBaseInit(TIM17, &tb);
 8002148:	f107 0314 	add.w	r3, r7, #20
 800214c:	4619      	mov	r1, r3
 800214e:	4814      	ldr	r0, [pc, #80]	@ (80021a0 <timer17_pwm_init+0x88>)
 8002150:	f7ff fa10 	bl	8001574 <TIM_TimeBaseInit>

    TIM_OCStructInit(&oc);
 8002154:	463b      	mov	r3, r7
 8002156:	4618      	mov	r0, r3
 8002158:	f7ff fb50 	bl	80017fc <TIM_OCStructInit>
    oc.TIM_OCMode      = TIM_OCMode_PWM1;
 800215c:	2360      	movs	r3, #96	@ 0x60
 800215e:	603b      	str	r3, [r7, #0]
    oc.TIM_OutputState = TIM_OutputState_Enable;
 8002160:	2301      	movs	r3, #1
 8002162:	80bb      	strh	r3, [r7, #4]
    TIM_OC1Init(TIM17, &oc);
 8002164:	463b      	mov	r3, r7
 8002166:	4619      	mov	r1, r3
 8002168:	480d      	ldr	r0, [pc, #52]	@ (80021a0 <timer17_pwm_init+0x88>)
 800216a:	f7ff fab5 	bl	80016d8 <TIM_OC1Init>
    TIM_OC1PreloadConfig(TIM17, TIM_OCPreload_Enable);
 800216e:	2108      	movs	r1, #8
 8002170:	480b      	ldr	r0, [pc, #44]	@ (80021a0 <timer17_pwm_init+0x88>)
 8002172:	f7ff fb73 	bl	800185c <TIM_OC1PreloadConfig>

    TIM_CtrlPWMOutputs(TIM17, ENABLE);
 8002176:	2101      	movs	r1, #1
 8002178:	4809      	ldr	r0, [pc, #36]	@ (80021a0 <timer17_pwm_init+0x88>)
 800217a:	f7ff fb8b 	bl	8001894 <TIM_CtrlPWMOutputs>
    TIM_Cmd(TIM17, ENABLE);
 800217e:	2101      	movs	r1, #1
 8002180:	4807      	ldr	r0, [pc, #28]	@ (80021a0 <timer17_pwm_init+0x88>)
 8002182:	f7ff fa89 	bl	8001698 <TIM_Cmd>

    TIM_SetCompare1(TIM17, (SERVO_MIN_US + SERVO_MAX_US) / 2);
 8002186:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 800218a:	4805      	ldr	r0, [pc, #20]	@ (80021a0 <timer17_pwm_init+0x88>)
 800218c:	f7ff fb58 	bl	8001840 <TIM_SetCompare1>
	printf("timer17 initialized");
 8002190:	4804      	ldr	r0, [pc, #16]	@ (80021a4 <timer17_pwm_init+0x8c>)
 8002192:	f000 ffcb 	bl	800312c <iprintf>
}
 8002196:	bf00      	nop
 8002198:	3720      	adds	r7, #32
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	40014800 	.word	0x40014800
 80021a4:	0800506c 	.word	0x0800506c

080021a8 <setServoPulse_TIM16>:

/* -------------------- Helpers -------------------- */

// Set absolute pulse width in microseconds on each timer
void setServoPulse_TIM16(uint16_t us) {
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	4603      	mov	r3, r0
 80021b0:	80fb      	strh	r3, [r7, #6]
    us = clamp_u16(us, SERVO_MIN_US, SERVO_MAX_US);
 80021b2:	88fb      	ldrh	r3, [r7, #6]
 80021b4:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80021b8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80021bc:	4618      	mov	r0, r3
 80021be:	f7ff fefe 	bl	8001fbe <clamp_u16>
 80021c2:	4603      	mov	r3, r0
 80021c4:	80fb      	strh	r3, [r7, #6]
    TIM_SetCompare1(TIM16, us);
 80021c6:	88fb      	ldrh	r3, [r7, #6]
 80021c8:	4619      	mov	r1, r3
 80021ca:	4803      	ldr	r0, [pc, #12]	@ (80021d8 <setServoPulse_TIM16+0x30>)
 80021cc:	f7ff fb38 	bl	8001840 <TIM_SetCompare1>
}
 80021d0:	bf00      	nop
 80021d2:	3708      	adds	r7, #8
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	40014400 	.word	0x40014400

080021dc <setServoPulse_TIM17>:

void setServoPulse_TIM17(uint16_t us) {
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	4603      	mov	r3, r0
 80021e4:	80fb      	strh	r3, [r7, #6]
    us = clamp_u16(us, SERVO_MIN_US, SERVO_MAX_US);
 80021e6:	88fb      	ldrh	r3, [r7, #6]
 80021e8:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80021ec:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80021f0:	4618      	mov	r0, r3
 80021f2:	f7ff fee4 	bl	8001fbe <clamp_u16>
 80021f6:	4603      	mov	r3, r0
 80021f8:	80fb      	strh	r3, [r7, #6]
    TIM_SetCompare1(TIM17, us);
 80021fa:	88fb      	ldrh	r3, [r7, #6]
 80021fc:	4619      	mov	r1, r3
 80021fe:	4803      	ldr	r0, [pc, #12]	@ (800220c <setServoPulse_TIM17+0x30>)
 8002200:	f7ff fb1e 	bl	8001840 <TIM_SetCompare1>
}
 8002204:	bf00      	nop
 8002206:	3708      	adds	r7, #8
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}
 800220c:	40014800 	.word	0x40014800

08002210 <pot_to_pulse>:

// Map 0..4095 potentiometer reading to SERVO_MIN_US..SERVO_MAX_US
static inline uint16_t pot_to_pulse(uint16_t pot) {
 8002210:	b480      	push	{r7}
 8002212:	b083      	sub	sp, #12
 8002214:	af00      	add	r7, sp, #0
 8002216:	4603      	mov	r3, r0
 8002218:	80fb      	strh	r3, [r7, #6]
    return (uint16_t)(SERVO_MIN_US +
                      ((uint32_t)(SERVO_MAX_US - SERVO_MIN_US) * pot) / 4095u);
 800221a:	88fb      	ldrh	r3, [r7, #6]
 800221c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002220:	fb03 f202 	mul.w	r2, r3, r2
 8002224:	4b08      	ldr	r3, [pc, #32]	@ (8002248 <pot_to_pulse+0x38>)
 8002226:	fba3 1302 	umull	r1, r3, r3, r2
 800222a:	1ad2      	subs	r2, r2, r3
 800222c:	0852      	lsrs	r2, r2, #1
 800222e:	4413      	add	r3, r2
 8002230:	0adb      	lsrs	r3, r3, #11
    return (uint16_t)(SERVO_MIN_US +
 8002232:	b29b      	uxth	r3, r3
 8002234:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8002238:	b29b      	uxth	r3, r3
}
 800223a:	4618      	mov	r0, r3
 800223c:	370c      	adds	r7, #12
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	00100101 	.word	0x00100101

0800224c <update_servos>:

/* -------------------- Exercise helper -------------------- */

void update_servos(void) {
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
    // Read potentiometers
    uint16_t pot1 = ADC_measure_PA(1);
 8002252:	2001      	movs	r0, #1
 8002254:	f7ff fdb8 	bl	8001dc8 <ADC_measure_PA>
 8002258:	4603      	mov	r3, r0
 800225a:	80fb      	strh	r3, [r7, #6]
    uint16_t pot2 = ADC_measure_PA(2);
 800225c:	2002      	movs	r0, #2
 800225e:	f7ff fdb3 	bl	8001dc8 <ADC_measure_PA>
 8002262:	4603      	mov	r3, r0
 8002264:	80bb      	strh	r3, [r7, #4]

    printf("pot1: %d",pot1);
 8002266:	88fb      	ldrh	r3, [r7, #6]
 8002268:	4619      	mov	r1, r3
 800226a:	480b      	ldr	r0, [pc, #44]	@ (8002298 <update_servos+0x4c>)
 800226c:	f000 ff5e 	bl	800312c <iprintf>

    setServoPulse_TIM16(pot_to_pulse(pot1));  // PA6
 8002270:	88fb      	ldrh	r3, [r7, #6]
 8002272:	4618      	mov	r0, r3
 8002274:	f7ff ffcc 	bl	8002210 <pot_to_pulse>
 8002278:	4603      	mov	r3, r0
 800227a:	4618      	mov	r0, r3
 800227c:	f7ff ff94 	bl	80021a8 <setServoPulse_TIM16>
    setServoPulse_TIM17(pot_to_pulse(pot2));  // PB9
 8002280:	88bb      	ldrh	r3, [r7, #4]
 8002282:	4618      	mov	r0, r3
 8002284:	f7ff ffc4 	bl	8002210 <pot_to_pulse>
 8002288:	4603      	mov	r3, r0
 800228a:	4618      	mov	r0, r3
 800228c:	f7ff ffa6 	bl	80021dc <setServoPulse_TIM17>
}
 8002290:	bf00      	nop
 8002292:	3708      	adds	r7, #8
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}
 8002298:	08005080 	.word	0x08005080

0800229c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800229c:	b480      	push	{r7}
 800229e:	af00      	add	r7, sp, #0
	return 1;
 80022a0:	2301      	movs	r3, #1
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr

080022ac <_kill>:

int _kill(int pid, int sig)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
 80022b4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80022b6:	f001 f91f 	bl	80034f8 <__errno>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2216      	movs	r2, #22
 80022be:	601a      	str	r2, [r3, #0]
	return -1;
 80022c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3708      	adds	r7, #8
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}

080022cc <_exit>:

void _exit (int status)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80022d4:	f04f 31ff 	mov.w	r1, #4294967295
 80022d8:	6878      	ldr	r0, [r7, #4]
 80022da:	f7ff ffe7 	bl	80022ac <_kill>
	while (1) {}		/* Make sure we hang here */
 80022de:	bf00      	nop
 80022e0:	e7fd      	b.n	80022de <_exit+0x12>

080022e2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022e2:	b580      	push	{r7, lr}
 80022e4:	b086      	sub	sp, #24
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	60f8      	str	r0, [r7, #12]
 80022ea:	60b9      	str	r1, [r7, #8]
 80022ec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022ee:	2300      	movs	r3, #0
 80022f0:	617b      	str	r3, [r7, #20]
 80022f2:	e00a      	b.n	800230a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80022f4:	f3af 8000 	nop.w
 80022f8:	4601      	mov	r1, r0
 80022fa:	68bb      	ldr	r3, [r7, #8]
 80022fc:	1c5a      	adds	r2, r3, #1
 80022fe:	60ba      	str	r2, [r7, #8]
 8002300:	b2ca      	uxtb	r2, r1
 8002302:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	3301      	adds	r3, #1
 8002308:	617b      	str	r3, [r7, #20]
 800230a:	697a      	ldr	r2, [r7, #20]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	429a      	cmp	r2, r3
 8002310:	dbf0      	blt.n	80022f4 <_read+0x12>
	}

return len;
 8002312:	687b      	ldr	r3, [r7, #4]
}
 8002314:	4618      	mov	r0, r3
 8002316:	3718      	adds	r7, #24
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}

0800231c <_close>:
	}
	return len;
}

int _close(int file)
{
 800231c:	b480      	push	{r7}
 800231e:	b083      	sub	sp, #12
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
	return -1;
 8002324:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002328:	4618      	mov	r0, r3
 800232a:	370c      	adds	r7, #12
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr

08002334 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002334:	b480      	push	{r7}
 8002336:	b083      	sub	sp, #12
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002344:	605a      	str	r2, [r3, #4]
	return 0;
 8002346:	2300      	movs	r3, #0
}
 8002348:	4618      	mov	r0, r3
 800234a:	370c      	adds	r7, #12
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr

08002354 <_isatty>:

int _isatty(int file)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
	return 1;
 800235c:	2301      	movs	r3, #1
}
 800235e:	4618      	mov	r0, r3
 8002360:	370c      	adds	r7, #12
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr

0800236a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800236a:	b480      	push	{r7}
 800236c:	b085      	sub	sp, #20
 800236e:	af00      	add	r7, sp, #0
 8002370:	60f8      	str	r0, [r7, #12]
 8002372:	60b9      	str	r1, [r7, #8]
 8002374:	607a      	str	r2, [r7, #4]
	return 0;
 8002376:	2300      	movs	r3, #0
}
 8002378:	4618      	mov	r0, r3
 800237a:	3714      	adds	r7, #20
 800237c:	46bd      	mov	sp, r7
 800237e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002382:	4770      	bx	lr

08002384 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002388:	4b1f      	ldr	r3, [pc, #124]	@ (8002408 <SystemInit+0x84>)
 800238a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800238e:	4a1e      	ldr	r2, [pc, #120]	@ (8002408 <SystemInit+0x84>)
 8002390:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002394:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002398:	4b1c      	ldr	r3, [pc, #112]	@ (800240c <SystemInit+0x88>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a1b      	ldr	r2, [pc, #108]	@ (800240c <SystemInit+0x88>)
 800239e:	f043 0301 	orr.w	r3, r3, #1
 80023a2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 80023a4:	4b19      	ldr	r3, [pc, #100]	@ (800240c <SystemInit+0x88>)
 80023a6:	685a      	ldr	r2, [r3, #4]
 80023a8:	4918      	ldr	r1, [pc, #96]	@ (800240c <SystemInit+0x88>)
 80023aa:	4b19      	ldr	r3, [pc, #100]	@ (8002410 <SystemInit+0x8c>)
 80023ac:	4013      	ands	r3, r2
 80023ae:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80023b0:	4b16      	ldr	r3, [pc, #88]	@ (800240c <SystemInit+0x88>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a15      	ldr	r2, [pc, #84]	@ (800240c <SystemInit+0x88>)
 80023b6:	f023 7384 	bic.w	r3, r3, #17301504	@ 0x1080000
 80023ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023be:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80023c0:	4b12      	ldr	r3, [pc, #72]	@ (800240c <SystemInit+0x88>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a11      	ldr	r2, [pc, #68]	@ (800240c <SystemInit+0x88>)
 80023c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023ca:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80023cc:	4b0f      	ldr	r3, [pc, #60]	@ (800240c <SystemInit+0x88>)
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	4a0e      	ldr	r2, [pc, #56]	@ (800240c <SystemInit+0x88>)
 80023d2:	f423 03fe 	bic.w	r3, r3, #8323072	@ 0x7f0000
 80023d6:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 80023d8:	4b0c      	ldr	r3, [pc, #48]	@ (800240c <SystemInit+0x88>)
 80023da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023dc:	4a0b      	ldr	r2, [pc, #44]	@ (800240c <SystemInit+0x88>)
 80023de:	f023 030f 	bic.w	r3, r3, #15
 80023e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 80023e4:	4b09      	ldr	r3, [pc, #36]	@ (800240c <SystemInit+0x88>)
 80023e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80023e8:	4908      	ldr	r1, [pc, #32]	@ (800240c <SystemInit+0x88>)
 80023ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002414 <SystemInit+0x90>)
 80023ec:	4013      	ands	r3, r2
 80023ee:	630b      	str	r3, [r1, #48]	@ 0x30
  
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80023f0:	4b06      	ldr	r3, [pc, #24]	@ (800240c <SystemInit+0x88>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	609a      	str	r2, [r3, #8]

  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80023f6:	f000 f80f 	bl	8002418 <SetSysClock>
  
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80023fa:	4b03      	ldr	r3, [pc, #12]	@ (8002408 <SystemInit+0x84>)
 80023fc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002400:	609a      	str	r2, [r3, #8]
#endif  
}
 8002402:	bf00      	nop
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	e000ed00 	.word	0xe000ed00
 800240c:	40021000 	.word	0x40021000
 8002410:	f87fc00c 	.word	0xf87fc00c
 8002414:	ff00fccc 	.word	0xff00fccc

08002418 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).             
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  /* At this stage the HSI is already enabled and used as System clock source */
  
  /* SYSCLK, HCLK, PCLK configuration ----------------------------------------*/

  /* Enable Prefetch Buffer and set Flash Latency */
  FLASH->ACR = FLASH_ACR_PRFTBE | (uint32_t)FLASH_ACR_LATENCY_1;
 800241c:	4b21      	ldr	r3, [pc, #132]	@ (80024a4 <SetSysClock+0x8c>)
 800241e:	2212      	movs	r2, #18
 8002420:	601a      	str	r2, [r3, #0]

  /* HCLK = SYSCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8002422:	4b21      	ldr	r3, [pc, #132]	@ (80024a8 <SetSysClock+0x90>)
 8002424:	4a20      	ldr	r2, [pc, #128]	@ (80024a8 <SetSysClock+0x90>)
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	6053      	str	r3, [r2, #4]

  /* PCLK2 = HCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 800242a:	4b1f      	ldr	r3, [pc, #124]	@ (80024a8 <SetSysClock+0x90>)
 800242c:	4a1e      	ldr	r2, [pc, #120]	@ (80024a8 <SetSysClock+0x90>)
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	6053      	str	r3, [r2, #4]

  /* PCLK1 = HCLK / 2 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8002432:	4b1d      	ldr	r3, [pc, #116]	@ (80024a8 <SetSysClock+0x90>)
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	4a1c      	ldr	r2, [pc, #112]	@ (80024a8 <SetSysClock+0x90>)
 8002438:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800243c:	6053      	str	r3, [r2, #4]

  /*  PLL configuration */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 800243e:	4b1a      	ldr	r3, [pc, #104]	@ (80024a8 <SetSysClock+0x90>)
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	4a19      	ldr	r2, [pc, #100]	@ (80024a8 <SetSysClock+0x90>)
 8002444:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8002448:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL16);
 800244a:	4b17      	ldr	r3, [pc, #92]	@ (80024a8 <SetSysClock+0x90>)
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	4a16      	ldr	r2, [pc, #88]	@ (80024a8 <SetSysClock+0x90>)
 8002450:	f443 1360 	orr.w	r3, r3, #3670016	@ 0x380000
 8002454:	6053      	str	r3, [r2, #4]

  /* Enable PLL */
  RCC->CR |= RCC_CR_PLLON;
 8002456:	4b14      	ldr	r3, [pc, #80]	@ (80024a8 <SetSysClock+0x90>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a13      	ldr	r2, [pc, #76]	@ (80024a8 <SetSysClock+0x90>)
 800245c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002460:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8002462:	bf00      	nop
 8002464:	4b10      	ldr	r3, [pc, #64]	@ (80024a8 <SetSysClock+0x90>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800246c:	2b00      	cmp	r3, #0
 800246e:	d0f9      	beq.n	8002464 <SetSysClock+0x4c>
  {
  }

  /* Select PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8002470:	4b0d      	ldr	r3, [pc, #52]	@ (80024a8 <SetSysClock+0x90>)
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	4a0c      	ldr	r2, [pc, #48]	@ (80024a8 <SetSysClock+0x90>)
 8002476:	f023 0303 	bic.w	r3, r3, #3
 800247a:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 800247c:	4b0a      	ldr	r3, [pc, #40]	@ (80024a8 <SetSysClock+0x90>)
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	4a09      	ldr	r2, [pc, #36]	@ (80024a8 <SetSysClock+0x90>)
 8002482:	f043 0302 	orr.w	r3, r3, #2
 8002486:	6053      	str	r3, [r2, #4]

  /* Wait till PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8002488:	bf00      	nop
 800248a:	4b07      	ldr	r3, [pc, #28]	@ (80024a8 <SetSysClock+0x90>)
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	f003 030c 	and.w	r3, r3, #12
 8002492:	2b08      	cmp	r3, #8
 8002494:	d1f9      	bne.n	800248a <SetSysClock+0x72>
  {
  }
}
 8002496:	bf00      	nop
 8002498:	bf00      	nop
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	40022000 	.word	0x40022000
 80024a8:	40021000 	.word	0x40021000

080024ac <TIM2_IRQHandler>:
	NVIC_EnableIRQ(TIM2_IRQn);					// enable interrupt

	TIM2_IRQHandler();
}

void TIM2_IRQHandler(void) {
 80024ac:	b580      	push	{r7, lr}
 80024ae:	af00      	add	r7, sp, #0

	// ... Do whatever you want here, but make sure it doesn’t take too much time
	timeData.hundredths++;
 80024b0:	4b27      	ldr	r3, [pc, #156]	@ (8002550 <TIM2_IRQHandler+0xa4>)
 80024b2:	78db      	ldrb	r3, [r3, #3]
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	3301      	adds	r3, #1
 80024b8:	b2da      	uxtb	r2, r3
 80024ba:	4b25      	ldr	r3, [pc, #148]	@ (8002550 <TIM2_IRQHandler+0xa4>)
 80024bc:	70da      	strb	r2, [r3, #3]

	if (timeData.hundredths == 100) {
 80024be:	4b24      	ldr	r3, [pc, #144]	@ (8002550 <TIM2_IRQHandler+0xa4>)
 80024c0:	78db      	ldrb	r3, [r3, #3]
 80024c2:	b2db      	uxtb	r3, r3
 80024c4:	2b64      	cmp	r3, #100	@ 0x64
 80024c6:	d10a      	bne.n	80024de <TIM2_IRQHandler+0x32>
		timeData.hundredths = 0;		// reset hundredths counter
 80024c8:	4b21      	ldr	r3, [pc, #132]	@ (8002550 <TIM2_IRQHandler+0xa4>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	70da      	strb	r2, [r3, #3]
		timeData.seconds++;				// increment seconds counter
 80024ce:	4b20      	ldr	r3, [pc, #128]	@ (8002550 <TIM2_IRQHandler+0xa4>)
 80024d0:	789b      	ldrb	r3, [r3, #2]
 80024d2:	b2db      	uxtb	r3, r3
 80024d4:	3301      	adds	r3, #1
 80024d6:	b2da      	uxtb	r2, r3
 80024d8:	4b1d      	ldr	r3, [pc, #116]	@ (8002550 <TIM2_IRQHandler+0xa4>)
 80024da:	709a      	strb	r2, [r3, #2]
 80024dc:	e030      	b.n	8002540 <TIM2_IRQHandler+0x94>
	} else if (timeData.seconds == 60) {
 80024de:	4b1c      	ldr	r3, [pc, #112]	@ (8002550 <TIM2_IRQHandler+0xa4>)
 80024e0:	789b      	ldrb	r3, [r3, #2]
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	2b3c      	cmp	r3, #60	@ 0x3c
 80024e6:	d10a      	bne.n	80024fe <TIM2_IRQHandler+0x52>
		timeData.seconds = 0;
 80024e8:	4b19      	ldr	r3, [pc, #100]	@ (8002550 <TIM2_IRQHandler+0xa4>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	709a      	strb	r2, [r3, #2]
		timeData.minutes++;
 80024ee:	4b18      	ldr	r3, [pc, #96]	@ (8002550 <TIM2_IRQHandler+0xa4>)
 80024f0:	785b      	ldrb	r3, [r3, #1]
 80024f2:	b2db      	uxtb	r3, r3
 80024f4:	3301      	adds	r3, #1
 80024f6:	b2da      	uxtb	r2, r3
 80024f8:	4b15      	ldr	r3, [pc, #84]	@ (8002550 <TIM2_IRQHandler+0xa4>)
 80024fa:	705a      	strb	r2, [r3, #1]
 80024fc:	e020      	b.n	8002540 <TIM2_IRQHandler+0x94>
	} else if (timeData.minutes == 60) {
 80024fe:	4b14      	ldr	r3, [pc, #80]	@ (8002550 <TIM2_IRQHandler+0xa4>)
 8002500:	785b      	ldrb	r3, [r3, #1]
 8002502:	b2db      	uxtb	r3, r3
 8002504:	2b3c      	cmp	r3, #60	@ 0x3c
 8002506:	d10a      	bne.n	800251e <TIM2_IRQHandler+0x72>
		timeData.minutes = 0;
 8002508:	4b11      	ldr	r3, [pc, #68]	@ (8002550 <TIM2_IRQHandler+0xa4>)
 800250a:	2200      	movs	r2, #0
 800250c:	705a      	strb	r2, [r3, #1]
		timeData.hours++;
 800250e:	4b10      	ldr	r3, [pc, #64]	@ (8002550 <TIM2_IRQHandler+0xa4>)
 8002510:	781b      	ldrb	r3, [r3, #0]
 8002512:	b2db      	uxtb	r3, r3
 8002514:	3301      	adds	r3, #1
 8002516:	b2da      	uxtb	r2, r3
 8002518:	4b0d      	ldr	r3, [pc, #52]	@ (8002550 <TIM2_IRQHandler+0xa4>)
 800251a:	701a      	strb	r2, [r3, #0]
 800251c:	e010      	b.n	8002540 <TIM2_IRQHandler+0x94>
	} else if (timeData.hours == 24) {
 800251e:	4b0c      	ldr	r3, [pc, #48]	@ (8002550 <TIM2_IRQHandler+0xa4>)
 8002520:	781b      	ldrb	r3, [r3, #0]
 8002522:	b2db      	uxtb	r3, r3
 8002524:	2b18      	cmp	r3, #24
 8002526:	d10b      	bne.n	8002540 <TIM2_IRQHandler+0x94>
		// Reset all
		timeData.hundredths = 0;
 8002528:	4b09      	ldr	r3, [pc, #36]	@ (8002550 <TIM2_IRQHandler+0xa4>)
 800252a:	2200      	movs	r2, #0
 800252c:	70da      	strb	r2, [r3, #3]
		timeData.seconds = 0;
 800252e:	4b08      	ldr	r3, [pc, #32]	@ (8002550 <TIM2_IRQHandler+0xa4>)
 8002530:	2200      	movs	r2, #0
 8002532:	709a      	strb	r2, [r3, #2]
		timeData.minutes = 0;
 8002534:	4b06      	ldr	r3, [pc, #24]	@ (8002550 <TIM2_IRQHandler+0xa4>)
 8002536:	2200      	movs	r2, #0
 8002538:	705a      	strb	r2, [r3, #1]
		timeData.hours = 0;
 800253a:	4b05      	ldr	r3, [pc, #20]	@ (8002550 <TIM2_IRQHandler+0xa4>)
 800253c:	2200      	movs	r2, #0
 800253e:	701a      	strb	r2, [r3, #0]
	}

	// Clear interrupt bit
	TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 8002540:	2101      	movs	r1, #1
 8002542:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8002546:	f7ff f9c1 	bl	80018cc <TIM_ClearITPendingBit>
}
 800254a:	bf00      	nop
 800254c:	bd80      	pop	{r7, pc}
 800254e:	bf00      	nop
 8002550:	200002e8 	.word	0x200002e8

08002554 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002554:	480d      	ldr	r0, [pc, #52]	@ (800258c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002556:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002558:	480d      	ldr	r0, [pc, #52]	@ (8002590 <LoopForever+0x6>)
  ldr r1, =_edata
 800255a:	490e      	ldr	r1, [pc, #56]	@ (8002594 <LoopForever+0xa>)
  ldr r2, =_sidata
 800255c:	4a0e      	ldr	r2, [pc, #56]	@ (8002598 <LoopForever+0xe>)
  movs r3, #0
 800255e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002560:	e002      	b.n	8002568 <LoopCopyDataInit>

08002562 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002562:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002564:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002566:	3304      	adds	r3, #4

08002568 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002568:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800256a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800256c:	d3f9      	bcc.n	8002562 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800256e:	4a0b      	ldr	r2, [pc, #44]	@ (800259c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002570:	4c0b      	ldr	r4, [pc, #44]	@ (80025a0 <LoopForever+0x16>)
  movs r3, #0
 8002572:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002574:	e001      	b.n	800257a <LoopFillZerobss>

08002576 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002576:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002578:	3204      	adds	r2, #4

0800257a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800257a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800257c:	d3fb      	bcc.n	8002576 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800257e:	f7ff ff01 	bl	8002384 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002582:	f000 ffbf 	bl	8003504 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002586:	f7ff fd0d 	bl	8001fa4 <main>

0800258a <LoopForever>:

LoopForever:
    b LoopForever
 800258a:	e7fe      	b.n	800258a <LoopForever>
  ldr   r0, =_estack
 800258c:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8002590:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002594:	200001c8 	.word	0x200001c8
  ldr r2, =_sidata
 8002598:	0800543c 	.word	0x0800543c
  ldr r2, =_sbss
 800259c:	200001c8 	.word	0x200001c8
  ldr r4, =_ebss
 80025a0:	2000043c 	.word	0x2000043c

080025a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80025a4:	e7fe      	b.n	80025a4 <ADC1_2_IRQHandler>

080025a6 <__cvt>:
 80025a6:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80025aa:	ec57 6b10 	vmov	r6, r7, d0
 80025ae:	2f00      	cmp	r7, #0
 80025b0:	460c      	mov	r4, r1
 80025b2:	4619      	mov	r1, r3
 80025b4:	463b      	mov	r3, r7
 80025b6:	bfbb      	ittet	lt
 80025b8:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80025bc:	461f      	movlt	r7, r3
 80025be:	2300      	movge	r3, #0
 80025c0:	232d      	movlt	r3, #45	@ 0x2d
 80025c2:	700b      	strb	r3, [r1, #0]
 80025c4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80025c6:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80025ca:	4691      	mov	r9, r2
 80025cc:	f023 0820 	bic.w	r8, r3, #32
 80025d0:	bfbc      	itt	lt
 80025d2:	4632      	movlt	r2, r6
 80025d4:	4616      	movlt	r6, r2
 80025d6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80025da:	d005      	beq.n	80025e8 <__cvt+0x42>
 80025dc:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80025e0:	d100      	bne.n	80025e4 <__cvt+0x3e>
 80025e2:	3401      	adds	r4, #1
 80025e4:	2102      	movs	r1, #2
 80025e6:	e000      	b.n	80025ea <__cvt+0x44>
 80025e8:	2103      	movs	r1, #3
 80025ea:	ab03      	add	r3, sp, #12
 80025ec:	9301      	str	r3, [sp, #4]
 80025ee:	ab02      	add	r3, sp, #8
 80025f0:	9300      	str	r3, [sp, #0]
 80025f2:	ec47 6b10 	vmov	d0, r6, r7
 80025f6:	4653      	mov	r3, sl
 80025f8:	4622      	mov	r2, r4
 80025fa:	f001 f841 	bl	8003680 <_dtoa_r>
 80025fe:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8002602:	4605      	mov	r5, r0
 8002604:	d119      	bne.n	800263a <__cvt+0x94>
 8002606:	f019 0f01 	tst.w	r9, #1
 800260a:	d00e      	beq.n	800262a <__cvt+0x84>
 800260c:	eb00 0904 	add.w	r9, r0, r4
 8002610:	2200      	movs	r2, #0
 8002612:	2300      	movs	r3, #0
 8002614:	4630      	mov	r0, r6
 8002616:	4639      	mov	r1, r7
 8002618:	f7fe fa56 	bl	8000ac8 <__aeabi_dcmpeq>
 800261c:	b108      	cbz	r0, 8002622 <__cvt+0x7c>
 800261e:	f8cd 900c 	str.w	r9, [sp, #12]
 8002622:	2230      	movs	r2, #48	@ 0x30
 8002624:	9b03      	ldr	r3, [sp, #12]
 8002626:	454b      	cmp	r3, r9
 8002628:	d31e      	bcc.n	8002668 <__cvt+0xc2>
 800262a:	9b03      	ldr	r3, [sp, #12]
 800262c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800262e:	1b5b      	subs	r3, r3, r5
 8002630:	4628      	mov	r0, r5
 8002632:	6013      	str	r3, [r2, #0]
 8002634:	b004      	add	sp, #16
 8002636:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800263a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800263e:	eb00 0904 	add.w	r9, r0, r4
 8002642:	d1e5      	bne.n	8002610 <__cvt+0x6a>
 8002644:	7803      	ldrb	r3, [r0, #0]
 8002646:	2b30      	cmp	r3, #48	@ 0x30
 8002648:	d10a      	bne.n	8002660 <__cvt+0xba>
 800264a:	2200      	movs	r2, #0
 800264c:	2300      	movs	r3, #0
 800264e:	4630      	mov	r0, r6
 8002650:	4639      	mov	r1, r7
 8002652:	f7fe fa39 	bl	8000ac8 <__aeabi_dcmpeq>
 8002656:	b918      	cbnz	r0, 8002660 <__cvt+0xba>
 8002658:	f1c4 0401 	rsb	r4, r4, #1
 800265c:	f8ca 4000 	str.w	r4, [sl]
 8002660:	f8da 3000 	ldr.w	r3, [sl]
 8002664:	4499      	add	r9, r3
 8002666:	e7d3      	b.n	8002610 <__cvt+0x6a>
 8002668:	1c59      	adds	r1, r3, #1
 800266a:	9103      	str	r1, [sp, #12]
 800266c:	701a      	strb	r2, [r3, #0]
 800266e:	e7d9      	b.n	8002624 <__cvt+0x7e>

08002670 <__exponent>:
 8002670:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002672:	2900      	cmp	r1, #0
 8002674:	bfba      	itte	lt
 8002676:	4249      	neglt	r1, r1
 8002678:	232d      	movlt	r3, #45	@ 0x2d
 800267a:	232b      	movge	r3, #43	@ 0x2b
 800267c:	2909      	cmp	r1, #9
 800267e:	7002      	strb	r2, [r0, #0]
 8002680:	7043      	strb	r3, [r0, #1]
 8002682:	dd29      	ble.n	80026d8 <__exponent+0x68>
 8002684:	f10d 0307 	add.w	r3, sp, #7
 8002688:	461d      	mov	r5, r3
 800268a:	270a      	movs	r7, #10
 800268c:	461a      	mov	r2, r3
 800268e:	fbb1 f6f7 	udiv	r6, r1, r7
 8002692:	fb07 1416 	mls	r4, r7, r6, r1
 8002696:	3430      	adds	r4, #48	@ 0x30
 8002698:	f802 4c01 	strb.w	r4, [r2, #-1]
 800269c:	460c      	mov	r4, r1
 800269e:	2c63      	cmp	r4, #99	@ 0x63
 80026a0:	f103 33ff 	add.w	r3, r3, #4294967295
 80026a4:	4631      	mov	r1, r6
 80026a6:	dcf1      	bgt.n	800268c <__exponent+0x1c>
 80026a8:	3130      	adds	r1, #48	@ 0x30
 80026aa:	1e94      	subs	r4, r2, #2
 80026ac:	f803 1c01 	strb.w	r1, [r3, #-1]
 80026b0:	1c41      	adds	r1, r0, #1
 80026b2:	4623      	mov	r3, r4
 80026b4:	42ab      	cmp	r3, r5
 80026b6:	d30a      	bcc.n	80026ce <__exponent+0x5e>
 80026b8:	f10d 0309 	add.w	r3, sp, #9
 80026bc:	1a9b      	subs	r3, r3, r2
 80026be:	42ac      	cmp	r4, r5
 80026c0:	bf88      	it	hi
 80026c2:	2300      	movhi	r3, #0
 80026c4:	3302      	adds	r3, #2
 80026c6:	4403      	add	r3, r0
 80026c8:	1a18      	subs	r0, r3, r0
 80026ca:	b003      	add	sp, #12
 80026cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026ce:	f813 6b01 	ldrb.w	r6, [r3], #1
 80026d2:	f801 6f01 	strb.w	r6, [r1, #1]!
 80026d6:	e7ed      	b.n	80026b4 <__exponent+0x44>
 80026d8:	2330      	movs	r3, #48	@ 0x30
 80026da:	3130      	adds	r1, #48	@ 0x30
 80026dc:	7083      	strb	r3, [r0, #2]
 80026de:	70c1      	strb	r1, [r0, #3]
 80026e0:	1d03      	adds	r3, r0, #4
 80026e2:	e7f1      	b.n	80026c8 <__exponent+0x58>

080026e4 <_printf_float>:
 80026e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80026e8:	b08d      	sub	sp, #52	@ 0x34
 80026ea:	460c      	mov	r4, r1
 80026ec:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80026f0:	4616      	mov	r6, r2
 80026f2:	461f      	mov	r7, r3
 80026f4:	4605      	mov	r5, r0
 80026f6:	f000 fec7 	bl	8003488 <_localeconv_r>
 80026fa:	6803      	ldr	r3, [r0, #0]
 80026fc:	9304      	str	r3, [sp, #16]
 80026fe:	4618      	mov	r0, r3
 8002700:	f7fd fdb6 	bl	8000270 <strlen>
 8002704:	2300      	movs	r3, #0
 8002706:	930a      	str	r3, [sp, #40]	@ 0x28
 8002708:	f8d8 3000 	ldr.w	r3, [r8]
 800270c:	9005      	str	r0, [sp, #20]
 800270e:	3307      	adds	r3, #7
 8002710:	f023 0307 	bic.w	r3, r3, #7
 8002714:	f103 0208 	add.w	r2, r3, #8
 8002718:	f894 a018 	ldrb.w	sl, [r4, #24]
 800271c:	f8d4 b000 	ldr.w	fp, [r4]
 8002720:	f8c8 2000 	str.w	r2, [r8]
 8002724:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002728:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800272c:	9307      	str	r3, [sp, #28]
 800272e:	f8cd 8018 	str.w	r8, [sp, #24]
 8002732:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8002736:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800273a:	4b9c      	ldr	r3, [pc, #624]	@ (80029ac <_printf_float+0x2c8>)
 800273c:	f04f 32ff 	mov.w	r2, #4294967295
 8002740:	f7fe f9f4 	bl	8000b2c <__aeabi_dcmpun>
 8002744:	bb70      	cbnz	r0, 80027a4 <_printf_float+0xc0>
 8002746:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800274a:	4b98      	ldr	r3, [pc, #608]	@ (80029ac <_printf_float+0x2c8>)
 800274c:	f04f 32ff 	mov.w	r2, #4294967295
 8002750:	f7fe f9ce 	bl	8000af0 <__aeabi_dcmple>
 8002754:	bb30      	cbnz	r0, 80027a4 <_printf_float+0xc0>
 8002756:	2200      	movs	r2, #0
 8002758:	2300      	movs	r3, #0
 800275a:	4640      	mov	r0, r8
 800275c:	4649      	mov	r1, r9
 800275e:	f7fe f9bd 	bl	8000adc <__aeabi_dcmplt>
 8002762:	b110      	cbz	r0, 800276a <_printf_float+0x86>
 8002764:	232d      	movs	r3, #45	@ 0x2d
 8002766:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800276a:	4a91      	ldr	r2, [pc, #580]	@ (80029b0 <_printf_float+0x2cc>)
 800276c:	4b91      	ldr	r3, [pc, #580]	@ (80029b4 <_printf_float+0x2d0>)
 800276e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8002772:	bf8c      	ite	hi
 8002774:	4690      	movhi	r8, r2
 8002776:	4698      	movls	r8, r3
 8002778:	2303      	movs	r3, #3
 800277a:	6123      	str	r3, [r4, #16]
 800277c:	f02b 0304 	bic.w	r3, fp, #4
 8002780:	6023      	str	r3, [r4, #0]
 8002782:	f04f 0900 	mov.w	r9, #0
 8002786:	9700      	str	r7, [sp, #0]
 8002788:	4633      	mov	r3, r6
 800278a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800278c:	4621      	mov	r1, r4
 800278e:	4628      	mov	r0, r5
 8002790:	f000 f9d2 	bl	8002b38 <_printf_common>
 8002794:	3001      	adds	r0, #1
 8002796:	f040 808d 	bne.w	80028b4 <_printf_float+0x1d0>
 800279a:	f04f 30ff 	mov.w	r0, #4294967295
 800279e:	b00d      	add	sp, #52	@ 0x34
 80027a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80027a4:	4642      	mov	r2, r8
 80027a6:	464b      	mov	r3, r9
 80027a8:	4640      	mov	r0, r8
 80027aa:	4649      	mov	r1, r9
 80027ac:	f7fe f9be 	bl	8000b2c <__aeabi_dcmpun>
 80027b0:	b140      	cbz	r0, 80027c4 <_printf_float+0xe0>
 80027b2:	464b      	mov	r3, r9
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	bfbc      	itt	lt
 80027b8:	232d      	movlt	r3, #45	@ 0x2d
 80027ba:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80027be:	4a7e      	ldr	r2, [pc, #504]	@ (80029b8 <_printf_float+0x2d4>)
 80027c0:	4b7e      	ldr	r3, [pc, #504]	@ (80029bc <_printf_float+0x2d8>)
 80027c2:	e7d4      	b.n	800276e <_printf_float+0x8a>
 80027c4:	6863      	ldr	r3, [r4, #4]
 80027c6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80027ca:	9206      	str	r2, [sp, #24]
 80027cc:	1c5a      	adds	r2, r3, #1
 80027ce:	d13b      	bne.n	8002848 <_printf_float+0x164>
 80027d0:	2306      	movs	r3, #6
 80027d2:	6063      	str	r3, [r4, #4]
 80027d4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80027d8:	2300      	movs	r3, #0
 80027da:	6022      	str	r2, [r4, #0]
 80027dc:	9303      	str	r3, [sp, #12]
 80027de:	ab0a      	add	r3, sp, #40	@ 0x28
 80027e0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80027e4:	ab09      	add	r3, sp, #36	@ 0x24
 80027e6:	9300      	str	r3, [sp, #0]
 80027e8:	6861      	ldr	r1, [r4, #4]
 80027ea:	ec49 8b10 	vmov	d0, r8, r9
 80027ee:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80027f2:	4628      	mov	r0, r5
 80027f4:	f7ff fed7 	bl	80025a6 <__cvt>
 80027f8:	9b06      	ldr	r3, [sp, #24]
 80027fa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80027fc:	2b47      	cmp	r3, #71	@ 0x47
 80027fe:	4680      	mov	r8, r0
 8002800:	d129      	bne.n	8002856 <_printf_float+0x172>
 8002802:	1cc8      	adds	r0, r1, #3
 8002804:	db02      	blt.n	800280c <_printf_float+0x128>
 8002806:	6863      	ldr	r3, [r4, #4]
 8002808:	4299      	cmp	r1, r3
 800280a:	dd41      	ble.n	8002890 <_printf_float+0x1ac>
 800280c:	f1aa 0a02 	sub.w	sl, sl, #2
 8002810:	fa5f fa8a 	uxtb.w	sl, sl
 8002814:	3901      	subs	r1, #1
 8002816:	4652      	mov	r2, sl
 8002818:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800281c:	9109      	str	r1, [sp, #36]	@ 0x24
 800281e:	f7ff ff27 	bl	8002670 <__exponent>
 8002822:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8002824:	1813      	adds	r3, r2, r0
 8002826:	2a01      	cmp	r2, #1
 8002828:	4681      	mov	r9, r0
 800282a:	6123      	str	r3, [r4, #16]
 800282c:	dc02      	bgt.n	8002834 <_printf_float+0x150>
 800282e:	6822      	ldr	r2, [r4, #0]
 8002830:	07d2      	lsls	r2, r2, #31
 8002832:	d501      	bpl.n	8002838 <_printf_float+0x154>
 8002834:	3301      	adds	r3, #1
 8002836:	6123      	str	r3, [r4, #16]
 8002838:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800283c:	2b00      	cmp	r3, #0
 800283e:	d0a2      	beq.n	8002786 <_printf_float+0xa2>
 8002840:	232d      	movs	r3, #45	@ 0x2d
 8002842:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002846:	e79e      	b.n	8002786 <_printf_float+0xa2>
 8002848:	9a06      	ldr	r2, [sp, #24]
 800284a:	2a47      	cmp	r2, #71	@ 0x47
 800284c:	d1c2      	bne.n	80027d4 <_printf_float+0xf0>
 800284e:	2b00      	cmp	r3, #0
 8002850:	d1c0      	bne.n	80027d4 <_printf_float+0xf0>
 8002852:	2301      	movs	r3, #1
 8002854:	e7bd      	b.n	80027d2 <_printf_float+0xee>
 8002856:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800285a:	d9db      	bls.n	8002814 <_printf_float+0x130>
 800285c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8002860:	d118      	bne.n	8002894 <_printf_float+0x1b0>
 8002862:	2900      	cmp	r1, #0
 8002864:	6863      	ldr	r3, [r4, #4]
 8002866:	dd0b      	ble.n	8002880 <_printf_float+0x19c>
 8002868:	6121      	str	r1, [r4, #16]
 800286a:	b913      	cbnz	r3, 8002872 <_printf_float+0x18e>
 800286c:	6822      	ldr	r2, [r4, #0]
 800286e:	07d0      	lsls	r0, r2, #31
 8002870:	d502      	bpl.n	8002878 <_printf_float+0x194>
 8002872:	3301      	adds	r3, #1
 8002874:	440b      	add	r3, r1
 8002876:	6123      	str	r3, [r4, #16]
 8002878:	65a1      	str	r1, [r4, #88]	@ 0x58
 800287a:	f04f 0900 	mov.w	r9, #0
 800287e:	e7db      	b.n	8002838 <_printf_float+0x154>
 8002880:	b913      	cbnz	r3, 8002888 <_printf_float+0x1a4>
 8002882:	6822      	ldr	r2, [r4, #0]
 8002884:	07d2      	lsls	r2, r2, #31
 8002886:	d501      	bpl.n	800288c <_printf_float+0x1a8>
 8002888:	3302      	adds	r3, #2
 800288a:	e7f4      	b.n	8002876 <_printf_float+0x192>
 800288c:	2301      	movs	r3, #1
 800288e:	e7f2      	b.n	8002876 <_printf_float+0x192>
 8002890:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8002894:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8002896:	4299      	cmp	r1, r3
 8002898:	db05      	blt.n	80028a6 <_printf_float+0x1c2>
 800289a:	6823      	ldr	r3, [r4, #0]
 800289c:	6121      	str	r1, [r4, #16]
 800289e:	07d8      	lsls	r0, r3, #31
 80028a0:	d5ea      	bpl.n	8002878 <_printf_float+0x194>
 80028a2:	1c4b      	adds	r3, r1, #1
 80028a4:	e7e7      	b.n	8002876 <_printf_float+0x192>
 80028a6:	2900      	cmp	r1, #0
 80028a8:	bfd4      	ite	le
 80028aa:	f1c1 0202 	rsble	r2, r1, #2
 80028ae:	2201      	movgt	r2, #1
 80028b0:	4413      	add	r3, r2
 80028b2:	e7e0      	b.n	8002876 <_printf_float+0x192>
 80028b4:	6823      	ldr	r3, [r4, #0]
 80028b6:	055a      	lsls	r2, r3, #21
 80028b8:	d407      	bmi.n	80028ca <_printf_float+0x1e6>
 80028ba:	6923      	ldr	r3, [r4, #16]
 80028bc:	4642      	mov	r2, r8
 80028be:	4631      	mov	r1, r6
 80028c0:	4628      	mov	r0, r5
 80028c2:	47b8      	blx	r7
 80028c4:	3001      	adds	r0, #1
 80028c6:	d12b      	bne.n	8002920 <_printf_float+0x23c>
 80028c8:	e767      	b.n	800279a <_printf_float+0xb6>
 80028ca:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80028ce:	f240 80dd 	bls.w	8002a8c <_printf_float+0x3a8>
 80028d2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80028d6:	2200      	movs	r2, #0
 80028d8:	2300      	movs	r3, #0
 80028da:	f7fe f8f5 	bl	8000ac8 <__aeabi_dcmpeq>
 80028de:	2800      	cmp	r0, #0
 80028e0:	d033      	beq.n	800294a <_printf_float+0x266>
 80028e2:	4a37      	ldr	r2, [pc, #220]	@ (80029c0 <_printf_float+0x2dc>)
 80028e4:	2301      	movs	r3, #1
 80028e6:	4631      	mov	r1, r6
 80028e8:	4628      	mov	r0, r5
 80028ea:	47b8      	blx	r7
 80028ec:	3001      	adds	r0, #1
 80028ee:	f43f af54 	beq.w	800279a <_printf_float+0xb6>
 80028f2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80028f6:	4543      	cmp	r3, r8
 80028f8:	db02      	blt.n	8002900 <_printf_float+0x21c>
 80028fa:	6823      	ldr	r3, [r4, #0]
 80028fc:	07d8      	lsls	r0, r3, #31
 80028fe:	d50f      	bpl.n	8002920 <_printf_float+0x23c>
 8002900:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002904:	4631      	mov	r1, r6
 8002906:	4628      	mov	r0, r5
 8002908:	47b8      	blx	r7
 800290a:	3001      	adds	r0, #1
 800290c:	f43f af45 	beq.w	800279a <_printf_float+0xb6>
 8002910:	f04f 0900 	mov.w	r9, #0
 8002914:	f108 38ff 	add.w	r8, r8, #4294967295
 8002918:	f104 0a1a 	add.w	sl, r4, #26
 800291c:	45c8      	cmp	r8, r9
 800291e:	dc09      	bgt.n	8002934 <_printf_float+0x250>
 8002920:	6823      	ldr	r3, [r4, #0]
 8002922:	079b      	lsls	r3, r3, #30
 8002924:	f100 8103 	bmi.w	8002b2e <_printf_float+0x44a>
 8002928:	68e0      	ldr	r0, [r4, #12]
 800292a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800292c:	4298      	cmp	r0, r3
 800292e:	bfb8      	it	lt
 8002930:	4618      	movlt	r0, r3
 8002932:	e734      	b.n	800279e <_printf_float+0xba>
 8002934:	2301      	movs	r3, #1
 8002936:	4652      	mov	r2, sl
 8002938:	4631      	mov	r1, r6
 800293a:	4628      	mov	r0, r5
 800293c:	47b8      	blx	r7
 800293e:	3001      	adds	r0, #1
 8002940:	f43f af2b 	beq.w	800279a <_printf_float+0xb6>
 8002944:	f109 0901 	add.w	r9, r9, #1
 8002948:	e7e8      	b.n	800291c <_printf_float+0x238>
 800294a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800294c:	2b00      	cmp	r3, #0
 800294e:	dc39      	bgt.n	80029c4 <_printf_float+0x2e0>
 8002950:	4a1b      	ldr	r2, [pc, #108]	@ (80029c0 <_printf_float+0x2dc>)
 8002952:	2301      	movs	r3, #1
 8002954:	4631      	mov	r1, r6
 8002956:	4628      	mov	r0, r5
 8002958:	47b8      	blx	r7
 800295a:	3001      	adds	r0, #1
 800295c:	f43f af1d 	beq.w	800279a <_printf_float+0xb6>
 8002960:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8002964:	ea59 0303 	orrs.w	r3, r9, r3
 8002968:	d102      	bne.n	8002970 <_printf_float+0x28c>
 800296a:	6823      	ldr	r3, [r4, #0]
 800296c:	07d9      	lsls	r1, r3, #31
 800296e:	d5d7      	bpl.n	8002920 <_printf_float+0x23c>
 8002970:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002974:	4631      	mov	r1, r6
 8002976:	4628      	mov	r0, r5
 8002978:	47b8      	blx	r7
 800297a:	3001      	adds	r0, #1
 800297c:	f43f af0d 	beq.w	800279a <_printf_float+0xb6>
 8002980:	f04f 0a00 	mov.w	sl, #0
 8002984:	f104 0b1a 	add.w	fp, r4, #26
 8002988:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800298a:	425b      	negs	r3, r3
 800298c:	4553      	cmp	r3, sl
 800298e:	dc01      	bgt.n	8002994 <_printf_float+0x2b0>
 8002990:	464b      	mov	r3, r9
 8002992:	e793      	b.n	80028bc <_printf_float+0x1d8>
 8002994:	2301      	movs	r3, #1
 8002996:	465a      	mov	r2, fp
 8002998:	4631      	mov	r1, r6
 800299a:	4628      	mov	r0, r5
 800299c:	47b8      	blx	r7
 800299e:	3001      	adds	r0, #1
 80029a0:	f43f aefb 	beq.w	800279a <_printf_float+0xb6>
 80029a4:	f10a 0a01 	add.w	sl, sl, #1
 80029a8:	e7ee      	b.n	8002988 <_printf_float+0x2a4>
 80029aa:	bf00      	nop
 80029ac:	7fefffff 	.word	0x7fefffff
 80029b0:	080050ba 	.word	0x080050ba
 80029b4:	080050b6 	.word	0x080050b6
 80029b8:	080050c2 	.word	0x080050c2
 80029bc:	080050be 	.word	0x080050be
 80029c0:	080050c6 	.word	0x080050c6
 80029c4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80029c6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80029ca:	4553      	cmp	r3, sl
 80029cc:	bfa8      	it	ge
 80029ce:	4653      	movge	r3, sl
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	4699      	mov	r9, r3
 80029d4:	dc36      	bgt.n	8002a44 <_printf_float+0x360>
 80029d6:	f04f 0b00 	mov.w	fp, #0
 80029da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80029de:	f104 021a 	add.w	r2, r4, #26
 80029e2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80029e4:	9306      	str	r3, [sp, #24]
 80029e6:	eba3 0309 	sub.w	r3, r3, r9
 80029ea:	455b      	cmp	r3, fp
 80029ec:	dc31      	bgt.n	8002a52 <_printf_float+0x36e>
 80029ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80029f0:	459a      	cmp	sl, r3
 80029f2:	dc3a      	bgt.n	8002a6a <_printf_float+0x386>
 80029f4:	6823      	ldr	r3, [r4, #0]
 80029f6:	07da      	lsls	r2, r3, #31
 80029f8:	d437      	bmi.n	8002a6a <_printf_float+0x386>
 80029fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80029fc:	ebaa 0903 	sub.w	r9, sl, r3
 8002a00:	9b06      	ldr	r3, [sp, #24]
 8002a02:	ebaa 0303 	sub.w	r3, sl, r3
 8002a06:	4599      	cmp	r9, r3
 8002a08:	bfa8      	it	ge
 8002a0a:	4699      	movge	r9, r3
 8002a0c:	f1b9 0f00 	cmp.w	r9, #0
 8002a10:	dc33      	bgt.n	8002a7a <_printf_float+0x396>
 8002a12:	f04f 0800 	mov.w	r8, #0
 8002a16:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002a1a:	f104 0b1a 	add.w	fp, r4, #26
 8002a1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002a20:	ebaa 0303 	sub.w	r3, sl, r3
 8002a24:	eba3 0309 	sub.w	r3, r3, r9
 8002a28:	4543      	cmp	r3, r8
 8002a2a:	f77f af79 	ble.w	8002920 <_printf_float+0x23c>
 8002a2e:	2301      	movs	r3, #1
 8002a30:	465a      	mov	r2, fp
 8002a32:	4631      	mov	r1, r6
 8002a34:	4628      	mov	r0, r5
 8002a36:	47b8      	blx	r7
 8002a38:	3001      	adds	r0, #1
 8002a3a:	f43f aeae 	beq.w	800279a <_printf_float+0xb6>
 8002a3e:	f108 0801 	add.w	r8, r8, #1
 8002a42:	e7ec      	b.n	8002a1e <_printf_float+0x33a>
 8002a44:	4642      	mov	r2, r8
 8002a46:	4631      	mov	r1, r6
 8002a48:	4628      	mov	r0, r5
 8002a4a:	47b8      	blx	r7
 8002a4c:	3001      	adds	r0, #1
 8002a4e:	d1c2      	bne.n	80029d6 <_printf_float+0x2f2>
 8002a50:	e6a3      	b.n	800279a <_printf_float+0xb6>
 8002a52:	2301      	movs	r3, #1
 8002a54:	4631      	mov	r1, r6
 8002a56:	4628      	mov	r0, r5
 8002a58:	9206      	str	r2, [sp, #24]
 8002a5a:	47b8      	blx	r7
 8002a5c:	3001      	adds	r0, #1
 8002a5e:	f43f ae9c 	beq.w	800279a <_printf_float+0xb6>
 8002a62:	9a06      	ldr	r2, [sp, #24]
 8002a64:	f10b 0b01 	add.w	fp, fp, #1
 8002a68:	e7bb      	b.n	80029e2 <_printf_float+0x2fe>
 8002a6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002a6e:	4631      	mov	r1, r6
 8002a70:	4628      	mov	r0, r5
 8002a72:	47b8      	blx	r7
 8002a74:	3001      	adds	r0, #1
 8002a76:	d1c0      	bne.n	80029fa <_printf_float+0x316>
 8002a78:	e68f      	b.n	800279a <_printf_float+0xb6>
 8002a7a:	9a06      	ldr	r2, [sp, #24]
 8002a7c:	464b      	mov	r3, r9
 8002a7e:	4442      	add	r2, r8
 8002a80:	4631      	mov	r1, r6
 8002a82:	4628      	mov	r0, r5
 8002a84:	47b8      	blx	r7
 8002a86:	3001      	adds	r0, #1
 8002a88:	d1c3      	bne.n	8002a12 <_printf_float+0x32e>
 8002a8a:	e686      	b.n	800279a <_printf_float+0xb6>
 8002a8c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8002a90:	f1ba 0f01 	cmp.w	sl, #1
 8002a94:	dc01      	bgt.n	8002a9a <_printf_float+0x3b6>
 8002a96:	07db      	lsls	r3, r3, #31
 8002a98:	d536      	bpl.n	8002b08 <_printf_float+0x424>
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	4642      	mov	r2, r8
 8002a9e:	4631      	mov	r1, r6
 8002aa0:	4628      	mov	r0, r5
 8002aa2:	47b8      	blx	r7
 8002aa4:	3001      	adds	r0, #1
 8002aa6:	f43f ae78 	beq.w	800279a <_printf_float+0xb6>
 8002aaa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002aae:	4631      	mov	r1, r6
 8002ab0:	4628      	mov	r0, r5
 8002ab2:	47b8      	blx	r7
 8002ab4:	3001      	adds	r0, #1
 8002ab6:	f43f ae70 	beq.w	800279a <_printf_float+0xb6>
 8002aba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8002abe:	2200      	movs	r2, #0
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8002ac6:	f7fd ffff 	bl	8000ac8 <__aeabi_dcmpeq>
 8002aca:	b9c0      	cbnz	r0, 8002afe <_printf_float+0x41a>
 8002acc:	4653      	mov	r3, sl
 8002ace:	f108 0201 	add.w	r2, r8, #1
 8002ad2:	4631      	mov	r1, r6
 8002ad4:	4628      	mov	r0, r5
 8002ad6:	47b8      	blx	r7
 8002ad8:	3001      	adds	r0, #1
 8002ada:	d10c      	bne.n	8002af6 <_printf_float+0x412>
 8002adc:	e65d      	b.n	800279a <_printf_float+0xb6>
 8002ade:	2301      	movs	r3, #1
 8002ae0:	465a      	mov	r2, fp
 8002ae2:	4631      	mov	r1, r6
 8002ae4:	4628      	mov	r0, r5
 8002ae6:	47b8      	blx	r7
 8002ae8:	3001      	adds	r0, #1
 8002aea:	f43f ae56 	beq.w	800279a <_printf_float+0xb6>
 8002aee:	f108 0801 	add.w	r8, r8, #1
 8002af2:	45d0      	cmp	r8, sl
 8002af4:	dbf3      	blt.n	8002ade <_printf_float+0x3fa>
 8002af6:	464b      	mov	r3, r9
 8002af8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8002afc:	e6df      	b.n	80028be <_printf_float+0x1da>
 8002afe:	f04f 0800 	mov.w	r8, #0
 8002b02:	f104 0b1a 	add.w	fp, r4, #26
 8002b06:	e7f4      	b.n	8002af2 <_printf_float+0x40e>
 8002b08:	2301      	movs	r3, #1
 8002b0a:	4642      	mov	r2, r8
 8002b0c:	e7e1      	b.n	8002ad2 <_printf_float+0x3ee>
 8002b0e:	2301      	movs	r3, #1
 8002b10:	464a      	mov	r2, r9
 8002b12:	4631      	mov	r1, r6
 8002b14:	4628      	mov	r0, r5
 8002b16:	47b8      	blx	r7
 8002b18:	3001      	adds	r0, #1
 8002b1a:	f43f ae3e 	beq.w	800279a <_printf_float+0xb6>
 8002b1e:	f108 0801 	add.w	r8, r8, #1
 8002b22:	68e3      	ldr	r3, [r4, #12]
 8002b24:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8002b26:	1a5b      	subs	r3, r3, r1
 8002b28:	4543      	cmp	r3, r8
 8002b2a:	dcf0      	bgt.n	8002b0e <_printf_float+0x42a>
 8002b2c:	e6fc      	b.n	8002928 <_printf_float+0x244>
 8002b2e:	f04f 0800 	mov.w	r8, #0
 8002b32:	f104 0919 	add.w	r9, r4, #25
 8002b36:	e7f4      	b.n	8002b22 <_printf_float+0x43e>

08002b38 <_printf_common>:
 8002b38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002b3c:	4616      	mov	r6, r2
 8002b3e:	4698      	mov	r8, r3
 8002b40:	688a      	ldr	r2, [r1, #8]
 8002b42:	690b      	ldr	r3, [r1, #16]
 8002b44:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	bfb8      	it	lt
 8002b4c:	4613      	movlt	r3, r2
 8002b4e:	6033      	str	r3, [r6, #0]
 8002b50:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002b54:	4607      	mov	r7, r0
 8002b56:	460c      	mov	r4, r1
 8002b58:	b10a      	cbz	r2, 8002b5e <_printf_common+0x26>
 8002b5a:	3301      	adds	r3, #1
 8002b5c:	6033      	str	r3, [r6, #0]
 8002b5e:	6823      	ldr	r3, [r4, #0]
 8002b60:	0699      	lsls	r1, r3, #26
 8002b62:	bf42      	ittt	mi
 8002b64:	6833      	ldrmi	r3, [r6, #0]
 8002b66:	3302      	addmi	r3, #2
 8002b68:	6033      	strmi	r3, [r6, #0]
 8002b6a:	6825      	ldr	r5, [r4, #0]
 8002b6c:	f015 0506 	ands.w	r5, r5, #6
 8002b70:	d106      	bne.n	8002b80 <_printf_common+0x48>
 8002b72:	f104 0a19 	add.w	sl, r4, #25
 8002b76:	68e3      	ldr	r3, [r4, #12]
 8002b78:	6832      	ldr	r2, [r6, #0]
 8002b7a:	1a9b      	subs	r3, r3, r2
 8002b7c:	42ab      	cmp	r3, r5
 8002b7e:	dc26      	bgt.n	8002bce <_printf_common+0x96>
 8002b80:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002b84:	6822      	ldr	r2, [r4, #0]
 8002b86:	3b00      	subs	r3, #0
 8002b88:	bf18      	it	ne
 8002b8a:	2301      	movne	r3, #1
 8002b8c:	0692      	lsls	r2, r2, #26
 8002b8e:	d42b      	bmi.n	8002be8 <_printf_common+0xb0>
 8002b90:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002b94:	4641      	mov	r1, r8
 8002b96:	4638      	mov	r0, r7
 8002b98:	47c8      	blx	r9
 8002b9a:	3001      	adds	r0, #1
 8002b9c:	d01e      	beq.n	8002bdc <_printf_common+0xa4>
 8002b9e:	6823      	ldr	r3, [r4, #0]
 8002ba0:	6922      	ldr	r2, [r4, #16]
 8002ba2:	f003 0306 	and.w	r3, r3, #6
 8002ba6:	2b04      	cmp	r3, #4
 8002ba8:	bf02      	ittt	eq
 8002baa:	68e5      	ldreq	r5, [r4, #12]
 8002bac:	6833      	ldreq	r3, [r6, #0]
 8002bae:	1aed      	subeq	r5, r5, r3
 8002bb0:	68a3      	ldr	r3, [r4, #8]
 8002bb2:	bf0c      	ite	eq
 8002bb4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002bb8:	2500      	movne	r5, #0
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	bfc4      	itt	gt
 8002bbe:	1a9b      	subgt	r3, r3, r2
 8002bc0:	18ed      	addgt	r5, r5, r3
 8002bc2:	2600      	movs	r6, #0
 8002bc4:	341a      	adds	r4, #26
 8002bc6:	42b5      	cmp	r5, r6
 8002bc8:	d11a      	bne.n	8002c00 <_printf_common+0xc8>
 8002bca:	2000      	movs	r0, #0
 8002bcc:	e008      	b.n	8002be0 <_printf_common+0xa8>
 8002bce:	2301      	movs	r3, #1
 8002bd0:	4652      	mov	r2, sl
 8002bd2:	4641      	mov	r1, r8
 8002bd4:	4638      	mov	r0, r7
 8002bd6:	47c8      	blx	r9
 8002bd8:	3001      	adds	r0, #1
 8002bda:	d103      	bne.n	8002be4 <_printf_common+0xac>
 8002bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8002be0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002be4:	3501      	adds	r5, #1
 8002be6:	e7c6      	b.n	8002b76 <_printf_common+0x3e>
 8002be8:	18e1      	adds	r1, r4, r3
 8002bea:	1c5a      	adds	r2, r3, #1
 8002bec:	2030      	movs	r0, #48	@ 0x30
 8002bee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002bf2:	4422      	add	r2, r4
 8002bf4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002bf8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002bfc:	3302      	adds	r3, #2
 8002bfe:	e7c7      	b.n	8002b90 <_printf_common+0x58>
 8002c00:	2301      	movs	r3, #1
 8002c02:	4622      	mov	r2, r4
 8002c04:	4641      	mov	r1, r8
 8002c06:	4638      	mov	r0, r7
 8002c08:	47c8      	blx	r9
 8002c0a:	3001      	adds	r0, #1
 8002c0c:	d0e6      	beq.n	8002bdc <_printf_common+0xa4>
 8002c0e:	3601      	adds	r6, #1
 8002c10:	e7d9      	b.n	8002bc6 <_printf_common+0x8e>
	...

08002c14 <_printf_i>:
 8002c14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002c18:	7e0f      	ldrb	r7, [r1, #24]
 8002c1a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002c1c:	2f78      	cmp	r7, #120	@ 0x78
 8002c1e:	4691      	mov	r9, r2
 8002c20:	4680      	mov	r8, r0
 8002c22:	460c      	mov	r4, r1
 8002c24:	469a      	mov	sl, r3
 8002c26:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002c2a:	d807      	bhi.n	8002c3c <_printf_i+0x28>
 8002c2c:	2f62      	cmp	r7, #98	@ 0x62
 8002c2e:	d80a      	bhi.n	8002c46 <_printf_i+0x32>
 8002c30:	2f00      	cmp	r7, #0
 8002c32:	f000 80d1 	beq.w	8002dd8 <_printf_i+0x1c4>
 8002c36:	2f58      	cmp	r7, #88	@ 0x58
 8002c38:	f000 80b8 	beq.w	8002dac <_printf_i+0x198>
 8002c3c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002c40:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002c44:	e03a      	b.n	8002cbc <_printf_i+0xa8>
 8002c46:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002c4a:	2b15      	cmp	r3, #21
 8002c4c:	d8f6      	bhi.n	8002c3c <_printf_i+0x28>
 8002c4e:	a101      	add	r1, pc, #4	@ (adr r1, 8002c54 <_printf_i+0x40>)
 8002c50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002c54:	08002cad 	.word	0x08002cad
 8002c58:	08002cc1 	.word	0x08002cc1
 8002c5c:	08002c3d 	.word	0x08002c3d
 8002c60:	08002c3d 	.word	0x08002c3d
 8002c64:	08002c3d 	.word	0x08002c3d
 8002c68:	08002c3d 	.word	0x08002c3d
 8002c6c:	08002cc1 	.word	0x08002cc1
 8002c70:	08002c3d 	.word	0x08002c3d
 8002c74:	08002c3d 	.word	0x08002c3d
 8002c78:	08002c3d 	.word	0x08002c3d
 8002c7c:	08002c3d 	.word	0x08002c3d
 8002c80:	08002dbf 	.word	0x08002dbf
 8002c84:	08002ceb 	.word	0x08002ceb
 8002c88:	08002d79 	.word	0x08002d79
 8002c8c:	08002c3d 	.word	0x08002c3d
 8002c90:	08002c3d 	.word	0x08002c3d
 8002c94:	08002de1 	.word	0x08002de1
 8002c98:	08002c3d 	.word	0x08002c3d
 8002c9c:	08002ceb 	.word	0x08002ceb
 8002ca0:	08002c3d 	.word	0x08002c3d
 8002ca4:	08002c3d 	.word	0x08002c3d
 8002ca8:	08002d81 	.word	0x08002d81
 8002cac:	6833      	ldr	r3, [r6, #0]
 8002cae:	1d1a      	adds	r2, r3, #4
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	6032      	str	r2, [r6, #0]
 8002cb4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002cb8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e09c      	b.n	8002dfa <_printf_i+0x1e6>
 8002cc0:	6833      	ldr	r3, [r6, #0]
 8002cc2:	6820      	ldr	r0, [r4, #0]
 8002cc4:	1d19      	adds	r1, r3, #4
 8002cc6:	6031      	str	r1, [r6, #0]
 8002cc8:	0606      	lsls	r6, r0, #24
 8002cca:	d501      	bpl.n	8002cd0 <_printf_i+0xbc>
 8002ccc:	681d      	ldr	r5, [r3, #0]
 8002cce:	e003      	b.n	8002cd8 <_printf_i+0xc4>
 8002cd0:	0645      	lsls	r5, r0, #25
 8002cd2:	d5fb      	bpl.n	8002ccc <_printf_i+0xb8>
 8002cd4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002cd8:	2d00      	cmp	r5, #0
 8002cda:	da03      	bge.n	8002ce4 <_printf_i+0xd0>
 8002cdc:	232d      	movs	r3, #45	@ 0x2d
 8002cde:	426d      	negs	r5, r5
 8002ce0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002ce4:	4858      	ldr	r0, [pc, #352]	@ (8002e48 <_printf_i+0x234>)
 8002ce6:	230a      	movs	r3, #10
 8002ce8:	e011      	b.n	8002d0e <_printf_i+0xfa>
 8002cea:	6821      	ldr	r1, [r4, #0]
 8002cec:	6833      	ldr	r3, [r6, #0]
 8002cee:	0608      	lsls	r0, r1, #24
 8002cf0:	f853 5b04 	ldr.w	r5, [r3], #4
 8002cf4:	d402      	bmi.n	8002cfc <_printf_i+0xe8>
 8002cf6:	0649      	lsls	r1, r1, #25
 8002cf8:	bf48      	it	mi
 8002cfa:	b2ad      	uxthmi	r5, r5
 8002cfc:	2f6f      	cmp	r7, #111	@ 0x6f
 8002cfe:	4852      	ldr	r0, [pc, #328]	@ (8002e48 <_printf_i+0x234>)
 8002d00:	6033      	str	r3, [r6, #0]
 8002d02:	bf14      	ite	ne
 8002d04:	230a      	movne	r3, #10
 8002d06:	2308      	moveq	r3, #8
 8002d08:	2100      	movs	r1, #0
 8002d0a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002d0e:	6866      	ldr	r6, [r4, #4]
 8002d10:	60a6      	str	r6, [r4, #8]
 8002d12:	2e00      	cmp	r6, #0
 8002d14:	db05      	blt.n	8002d22 <_printf_i+0x10e>
 8002d16:	6821      	ldr	r1, [r4, #0]
 8002d18:	432e      	orrs	r6, r5
 8002d1a:	f021 0104 	bic.w	r1, r1, #4
 8002d1e:	6021      	str	r1, [r4, #0]
 8002d20:	d04b      	beq.n	8002dba <_printf_i+0x1a6>
 8002d22:	4616      	mov	r6, r2
 8002d24:	fbb5 f1f3 	udiv	r1, r5, r3
 8002d28:	fb03 5711 	mls	r7, r3, r1, r5
 8002d2c:	5dc7      	ldrb	r7, [r0, r7]
 8002d2e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002d32:	462f      	mov	r7, r5
 8002d34:	42bb      	cmp	r3, r7
 8002d36:	460d      	mov	r5, r1
 8002d38:	d9f4      	bls.n	8002d24 <_printf_i+0x110>
 8002d3a:	2b08      	cmp	r3, #8
 8002d3c:	d10b      	bne.n	8002d56 <_printf_i+0x142>
 8002d3e:	6823      	ldr	r3, [r4, #0]
 8002d40:	07df      	lsls	r7, r3, #31
 8002d42:	d508      	bpl.n	8002d56 <_printf_i+0x142>
 8002d44:	6923      	ldr	r3, [r4, #16]
 8002d46:	6861      	ldr	r1, [r4, #4]
 8002d48:	4299      	cmp	r1, r3
 8002d4a:	bfde      	ittt	le
 8002d4c:	2330      	movle	r3, #48	@ 0x30
 8002d4e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002d52:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002d56:	1b92      	subs	r2, r2, r6
 8002d58:	6122      	str	r2, [r4, #16]
 8002d5a:	f8cd a000 	str.w	sl, [sp]
 8002d5e:	464b      	mov	r3, r9
 8002d60:	aa03      	add	r2, sp, #12
 8002d62:	4621      	mov	r1, r4
 8002d64:	4640      	mov	r0, r8
 8002d66:	f7ff fee7 	bl	8002b38 <_printf_common>
 8002d6a:	3001      	adds	r0, #1
 8002d6c:	d14a      	bne.n	8002e04 <_printf_i+0x1f0>
 8002d6e:	f04f 30ff 	mov.w	r0, #4294967295
 8002d72:	b004      	add	sp, #16
 8002d74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d78:	6823      	ldr	r3, [r4, #0]
 8002d7a:	f043 0320 	orr.w	r3, r3, #32
 8002d7e:	6023      	str	r3, [r4, #0]
 8002d80:	4832      	ldr	r0, [pc, #200]	@ (8002e4c <_printf_i+0x238>)
 8002d82:	2778      	movs	r7, #120	@ 0x78
 8002d84:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002d88:	6823      	ldr	r3, [r4, #0]
 8002d8a:	6831      	ldr	r1, [r6, #0]
 8002d8c:	061f      	lsls	r7, r3, #24
 8002d8e:	f851 5b04 	ldr.w	r5, [r1], #4
 8002d92:	d402      	bmi.n	8002d9a <_printf_i+0x186>
 8002d94:	065f      	lsls	r7, r3, #25
 8002d96:	bf48      	it	mi
 8002d98:	b2ad      	uxthmi	r5, r5
 8002d9a:	6031      	str	r1, [r6, #0]
 8002d9c:	07d9      	lsls	r1, r3, #31
 8002d9e:	bf44      	itt	mi
 8002da0:	f043 0320 	orrmi.w	r3, r3, #32
 8002da4:	6023      	strmi	r3, [r4, #0]
 8002da6:	b11d      	cbz	r5, 8002db0 <_printf_i+0x19c>
 8002da8:	2310      	movs	r3, #16
 8002daa:	e7ad      	b.n	8002d08 <_printf_i+0xf4>
 8002dac:	4826      	ldr	r0, [pc, #152]	@ (8002e48 <_printf_i+0x234>)
 8002dae:	e7e9      	b.n	8002d84 <_printf_i+0x170>
 8002db0:	6823      	ldr	r3, [r4, #0]
 8002db2:	f023 0320 	bic.w	r3, r3, #32
 8002db6:	6023      	str	r3, [r4, #0]
 8002db8:	e7f6      	b.n	8002da8 <_printf_i+0x194>
 8002dba:	4616      	mov	r6, r2
 8002dbc:	e7bd      	b.n	8002d3a <_printf_i+0x126>
 8002dbe:	6833      	ldr	r3, [r6, #0]
 8002dc0:	6825      	ldr	r5, [r4, #0]
 8002dc2:	6961      	ldr	r1, [r4, #20]
 8002dc4:	1d18      	adds	r0, r3, #4
 8002dc6:	6030      	str	r0, [r6, #0]
 8002dc8:	062e      	lsls	r6, r5, #24
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	d501      	bpl.n	8002dd2 <_printf_i+0x1be>
 8002dce:	6019      	str	r1, [r3, #0]
 8002dd0:	e002      	b.n	8002dd8 <_printf_i+0x1c4>
 8002dd2:	0668      	lsls	r0, r5, #25
 8002dd4:	d5fb      	bpl.n	8002dce <_printf_i+0x1ba>
 8002dd6:	8019      	strh	r1, [r3, #0]
 8002dd8:	2300      	movs	r3, #0
 8002dda:	6123      	str	r3, [r4, #16]
 8002ddc:	4616      	mov	r6, r2
 8002dde:	e7bc      	b.n	8002d5a <_printf_i+0x146>
 8002de0:	6833      	ldr	r3, [r6, #0]
 8002de2:	1d1a      	adds	r2, r3, #4
 8002de4:	6032      	str	r2, [r6, #0]
 8002de6:	681e      	ldr	r6, [r3, #0]
 8002de8:	6862      	ldr	r2, [r4, #4]
 8002dea:	2100      	movs	r1, #0
 8002dec:	4630      	mov	r0, r6
 8002dee:	f7fd f9ef 	bl	80001d0 <memchr>
 8002df2:	b108      	cbz	r0, 8002df8 <_printf_i+0x1e4>
 8002df4:	1b80      	subs	r0, r0, r6
 8002df6:	6060      	str	r0, [r4, #4]
 8002df8:	6863      	ldr	r3, [r4, #4]
 8002dfa:	6123      	str	r3, [r4, #16]
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002e02:	e7aa      	b.n	8002d5a <_printf_i+0x146>
 8002e04:	6923      	ldr	r3, [r4, #16]
 8002e06:	4632      	mov	r2, r6
 8002e08:	4649      	mov	r1, r9
 8002e0a:	4640      	mov	r0, r8
 8002e0c:	47d0      	blx	sl
 8002e0e:	3001      	adds	r0, #1
 8002e10:	d0ad      	beq.n	8002d6e <_printf_i+0x15a>
 8002e12:	6823      	ldr	r3, [r4, #0]
 8002e14:	079b      	lsls	r3, r3, #30
 8002e16:	d413      	bmi.n	8002e40 <_printf_i+0x22c>
 8002e18:	68e0      	ldr	r0, [r4, #12]
 8002e1a:	9b03      	ldr	r3, [sp, #12]
 8002e1c:	4298      	cmp	r0, r3
 8002e1e:	bfb8      	it	lt
 8002e20:	4618      	movlt	r0, r3
 8002e22:	e7a6      	b.n	8002d72 <_printf_i+0x15e>
 8002e24:	2301      	movs	r3, #1
 8002e26:	4632      	mov	r2, r6
 8002e28:	4649      	mov	r1, r9
 8002e2a:	4640      	mov	r0, r8
 8002e2c:	47d0      	blx	sl
 8002e2e:	3001      	adds	r0, #1
 8002e30:	d09d      	beq.n	8002d6e <_printf_i+0x15a>
 8002e32:	3501      	adds	r5, #1
 8002e34:	68e3      	ldr	r3, [r4, #12]
 8002e36:	9903      	ldr	r1, [sp, #12]
 8002e38:	1a5b      	subs	r3, r3, r1
 8002e3a:	42ab      	cmp	r3, r5
 8002e3c:	dcf2      	bgt.n	8002e24 <_printf_i+0x210>
 8002e3e:	e7eb      	b.n	8002e18 <_printf_i+0x204>
 8002e40:	2500      	movs	r5, #0
 8002e42:	f104 0619 	add.w	r6, r4, #25
 8002e46:	e7f5      	b.n	8002e34 <_printf_i+0x220>
 8002e48:	080050c8 	.word	0x080050c8
 8002e4c:	080050d9 	.word	0x080050d9

08002e50 <__sflush_r>:
 8002e50:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002e54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002e58:	0716      	lsls	r6, r2, #28
 8002e5a:	4605      	mov	r5, r0
 8002e5c:	460c      	mov	r4, r1
 8002e5e:	d454      	bmi.n	8002f0a <__sflush_r+0xba>
 8002e60:	684b      	ldr	r3, [r1, #4]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	dc02      	bgt.n	8002e6c <__sflush_r+0x1c>
 8002e66:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	dd48      	ble.n	8002efe <__sflush_r+0xae>
 8002e6c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002e6e:	2e00      	cmp	r6, #0
 8002e70:	d045      	beq.n	8002efe <__sflush_r+0xae>
 8002e72:	2300      	movs	r3, #0
 8002e74:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002e78:	682f      	ldr	r7, [r5, #0]
 8002e7a:	6a21      	ldr	r1, [r4, #32]
 8002e7c:	602b      	str	r3, [r5, #0]
 8002e7e:	d030      	beq.n	8002ee2 <__sflush_r+0x92>
 8002e80:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002e82:	89a3      	ldrh	r3, [r4, #12]
 8002e84:	0759      	lsls	r1, r3, #29
 8002e86:	d505      	bpl.n	8002e94 <__sflush_r+0x44>
 8002e88:	6863      	ldr	r3, [r4, #4]
 8002e8a:	1ad2      	subs	r2, r2, r3
 8002e8c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002e8e:	b10b      	cbz	r3, 8002e94 <__sflush_r+0x44>
 8002e90:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002e92:	1ad2      	subs	r2, r2, r3
 8002e94:	2300      	movs	r3, #0
 8002e96:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002e98:	6a21      	ldr	r1, [r4, #32]
 8002e9a:	4628      	mov	r0, r5
 8002e9c:	47b0      	blx	r6
 8002e9e:	1c43      	adds	r3, r0, #1
 8002ea0:	89a3      	ldrh	r3, [r4, #12]
 8002ea2:	d106      	bne.n	8002eb2 <__sflush_r+0x62>
 8002ea4:	6829      	ldr	r1, [r5, #0]
 8002ea6:	291d      	cmp	r1, #29
 8002ea8:	d82b      	bhi.n	8002f02 <__sflush_r+0xb2>
 8002eaa:	4a2a      	ldr	r2, [pc, #168]	@ (8002f54 <__sflush_r+0x104>)
 8002eac:	40ca      	lsrs	r2, r1
 8002eae:	07d6      	lsls	r6, r2, #31
 8002eb0:	d527      	bpl.n	8002f02 <__sflush_r+0xb2>
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	6062      	str	r2, [r4, #4]
 8002eb6:	04d9      	lsls	r1, r3, #19
 8002eb8:	6922      	ldr	r2, [r4, #16]
 8002eba:	6022      	str	r2, [r4, #0]
 8002ebc:	d504      	bpl.n	8002ec8 <__sflush_r+0x78>
 8002ebe:	1c42      	adds	r2, r0, #1
 8002ec0:	d101      	bne.n	8002ec6 <__sflush_r+0x76>
 8002ec2:	682b      	ldr	r3, [r5, #0]
 8002ec4:	b903      	cbnz	r3, 8002ec8 <__sflush_r+0x78>
 8002ec6:	6560      	str	r0, [r4, #84]	@ 0x54
 8002ec8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002eca:	602f      	str	r7, [r5, #0]
 8002ecc:	b1b9      	cbz	r1, 8002efe <__sflush_r+0xae>
 8002ece:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002ed2:	4299      	cmp	r1, r3
 8002ed4:	d002      	beq.n	8002edc <__sflush_r+0x8c>
 8002ed6:	4628      	mov	r0, r5
 8002ed8:	f001 f9a2 	bl	8004220 <_free_r>
 8002edc:	2300      	movs	r3, #0
 8002ede:	6363      	str	r3, [r4, #52]	@ 0x34
 8002ee0:	e00d      	b.n	8002efe <__sflush_r+0xae>
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	4628      	mov	r0, r5
 8002ee6:	47b0      	blx	r6
 8002ee8:	4602      	mov	r2, r0
 8002eea:	1c50      	adds	r0, r2, #1
 8002eec:	d1c9      	bne.n	8002e82 <__sflush_r+0x32>
 8002eee:	682b      	ldr	r3, [r5, #0]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d0c6      	beq.n	8002e82 <__sflush_r+0x32>
 8002ef4:	2b1d      	cmp	r3, #29
 8002ef6:	d001      	beq.n	8002efc <__sflush_r+0xac>
 8002ef8:	2b16      	cmp	r3, #22
 8002efa:	d11e      	bne.n	8002f3a <__sflush_r+0xea>
 8002efc:	602f      	str	r7, [r5, #0]
 8002efe:	2000      	movs	r0, #0
 8002f00:	e022      	b.n	8002f48 <__sflush_r+0xf8>
 8002f02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002f06:	b21b      	sxth	r3, r3
 8002f08:	e01b      	b.n	8002f42 <__sflush_r+0xf2>
 8002f0a:	690f      	ldr	r7, [r1, #16]
 8002f0c:	2f00      	cmp	r7, #0
 8002f0e:	d0f6      	beq.n	8002efe <__sflush_r+0xae>
 8002f10:	0793      	lsls	r3, r2, #30
 8002f12:	680e      	ldr	r6, [r1, #0]
 8002f14:	bf08      	it	eq
 8002f16:	694b      	ldreq	r3, [r1, #20]
 8002f18:	600f      	str	r7, [r1, #0]
 8002f1a:	bf18      	it	ne
 8002f1c:	2300      	movne	r3, #0
 8002f1e:	eba6 0807 	sub.w	r8, r6, r7
 8002f22:	608b      	str	r3, [r1, #8]
 8002f24:	f1b8 0f00 	cmp.w	r8, #0
 8002f28:	dde9      	ble.n	8002efe <__sflush_r+0xae>
 8002f2a:	6a21      	ldr	r1, [r4, #32]
 8002f2c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8002f2e:	4643      	mov	r3, r8
 8002f30:	463a      	mov	r2, r7
 8002f32:	4628      	mov	r0, r5
 8002f34:	47b0      	blx	r6
 8002f36:	2800      	cmp	r0, #0
 8002f38:	dc08      	bgt.n	8002f4c <__sflush_r+0xfc>
 8002f3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002f3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002f42:	81a3      	strh	r3, [r4, #12]
 8002f44:	f04f 30ff 	mov.w	r0, #4294967295
 8002f48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f4c:	4407      	add	r7, r0
 8002f4e:	eba8 0800 	sub.w	r8, r8, r0
 8002f52:	e7e7      	b.n	8002f24 <__sflush_r+0xd4>
 8002f54:	20400001 	.word	0x20400001

08002f58 <_fflush_r>:
 8002f58:	b538      	push	{r3, r4, r5, lr}
 8002f5a:	690b      	ldr	r3, [r1, #16]
 8002f5c:	4605      	mov	r5, r0
 8002f5e:	460c      	mov	r4, r1
 8002f60:	b913      	cbnz	r3, 8002f68 <_fflush_r+0x10>
 8002f62:	2500      	movs	r5, #0
 8002f64:	4628      	mov	r0, r5
 8002f66:	bd38      	pop	{r3, r4, r5, pc}
 8002f68:	b118      	cbz	r0, 8002f72 <_fflush_r+0x1a>
 8002f6a:	6a03      	ldr	r3, [r0, #32]
 8002f6c:	b90b      	cbnz	r3, 8002f72 <_fflush_r+0x1a>
 8002f6e:	f000 f8a7 	bl	80030c0 <__sinit>
 8002f72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d0f3      	beq.n	8002f62 <_fflush_r+0xa>
 8002f7a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002f7c:	07d0      	lsls	r0, r2, #31
 8002f7e:	d404      	bmi.n	8002f8a <_fflush_r+0x32>
 8002f80:	0599      	lsls	r1, r3, #22
 8002f82:	d402      	bmi.n	8002f8a <_fflush_r+0x32>
 8002f84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002f86:	f000 fae2 	bl	800354e <__retarget_lock_acquire_recursive>
 8002f8a:	4628      	mov	r0, r5
 8002f8c:	4621      	mov	r1, r4
 8002f8e:	f7ff ff5f 	bl	8002e50 <__sflush_r>
 8002f92:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002f94:	07da      	lsls	r2, r3, #31
 8002f96:	4605      	mov	r5, r0
 8002f98:	d4e4      	bmi.n	8002f64 <_fflush_r+0xc>
 8002f9a:	89a3      	ldrh	r3, [r4, #12]
 8002f9c:	059b      	lsls	r3, r3, #22
 8002f9e:	d4e1      	bmi.n	8002f64 <_fflush_r+0xc>
 8002fa0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002fa2:	f000 fad5 	bl	8003550 <__retarget_lock_release_recursive>
 8002fa6:	e7dd      	b.n	8002f64 <_fflush_r+0xc>

08002fa8 <std>:
 8002fa8:	2300      	movs	r3, #0
 8002faa:	b510      	push	{r4, lr}
 8002fac:	4604      	mov	r4, r0
 8002fae:	e9c0 3300 	strd	r3, r3, [r0]
 8002fb2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002fb6:	6083      	str	r3, [r0, #8]
 8002fb8:	8181      	strh	r1, [r0, #12]
 8002fba:	6643      	str	r3, [r0, #100]	@ 0x64
 8002fbc:	81c2      	strh	r2, [r0, #14]
 8002fbe:	6183      	str	r3, [r0, #24]
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	2208      	movs	r2, #8
 8002fc4:	305c      	adds	r0, #92	@ 0x5c
 8002fc6:	f000 fa57 	bl	8003478 <memset>
 8002fca:	4b0d      	ldr	r3, [pc, #52]	@ (8003000 <std+0x58>)
 8002fcc:	6263      	str	r3, [r4, #36]	@ 0x24
 8002fce:	4b0d      	ldr	r3, [pc, #52]	@ (8003004 <std+0x5c>)
 8002fd0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002fd2:	4b0d      	ldr	r3, [pc, #52]	@ (8003008 <std+0x60>)
 8002fd4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002fd6:	4b0d      	ldr	r3, [pc, #52]	@ (800300c <std+0x64>)
 8002fd8:	6323      	str	r3, [r4, #48]	@ 0x30
 8002fda:	4b0d      	ldr	r3, [pc, #52]	@ (8003010 <std+0x68>)
 8002fdc:	6224      	str	r4, [r4, #32]
 8002fde:	429c      	cmp	r4, r3
 8002fe0:	d006      	beq.n	8002ff0 <std+0x48>
 8002fe2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002fe6:	4294      	cmp	r4, r2
 8002fe8:	d002      	beq.n	8002ff0 <std+0x48>
 8002fea:	33d0      	adds	r3, #208	@ 0xd0
 8002fec:	429c      	cmp	r4, r3
 8002fee:	d105      	bne.n	8002ffc <std+0x54>
 8002ff0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002ff4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ff8:	f000 baa8 	b.w	800354c <__retarget_lock_init_recursive>
 8002ffc:	bd10      	pop	{r4, pc}
 8002ffe:	bf00      	nop
 8003000:	080032c9 	.word	0x080032c9
 8003004:	080032eb 	.word	0x080032eb
 8003008:	08003323 	.word	0x08003323
 800300c:	08003347 	.word	0x08003347
 8003010:	200002ec 	.word	0x200002ec

08003014 <stdio_exit_handler>:
 8003014:	4a02      	ldr	r2, [pc, #8]	@ (8003020 <stdio_exit_handler+0xc>)
 8003016:	4903      	ldr	r1, [pc, #12]	@ (8003024 <stdio_exit_handler+0x10>)
 8003018:	4803      	ldr	r0, [pc, #12]	@ (8003028 <stdio_exit_handler+0x14>)
 800301a:	f000 b869 	b.w	80030f0 <_fwalk_sglue>
 800301e:	bf00      	nop
 8003020:	20000000 	.word	0x20000000
 8003024:	08002f59 	.word	0x08002f59
 8003028:	20000010 	.word	0x20000010

0800302c <cleanup_stdio>:
 800302c:	6841      	ldr	r1, [r0, #4]
 800302e:	4b0c      	ldr	r3, [pc, #48]	@ (8003060 <cleanup_stdio+0x34>)
 8003030:	4299      	cmp	r1, r3
 8003032:	b510      	push	{r4, lr}
 8003034:	4604      	mov	r4, r0
 8003036:	d001      	beq.n	800303c <cleanup_stdio+0x10>
 8003038:	f7ff ff8e 	bl	8002f58 <_fflush_r>
 800303c:	68a1      	ldr	r1, [r4, #8]
 800303e:	4b09      	ldr	r3, [pc, #36]	@ (8003064 <cleanup_stdio+0x38>)
 8003040:	4299      	cmp	r1, r3
 8003042:	d002      	beq.n	800304a <cleanup_stdio+0x1e>
 8003044:	4620      	mov	r0, r4
 8003046:	f7ff ff87 	bl	8002f58 <_fflush_r>
 800304a:	68e1      	ldr	r1, [r4, #12]
 800304c:	4b06      	ldr	r3, [pc, #24]	@ (8003068 <cleanup_stdio+0x3c>)
 800304e:	4299      	cmp	r1, r3
 8003050:	d004      	beq.n	800305c <cleanup_stdio+0x30>
 8003052:	4620      	mov	r0, r4
 8003054:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003058:	f7ff bf7e 	b.w	8002f58 <_fflush_r>
 800305c:	bd10      	pop	{r4, pc}
 800305e:	bf00      	nop
 8003060:	200002ec 	.word	0x200002ec
 8003064:	20000354 	.word	0x20000354
 8003068:	200003bc 	.word	0x200003bc

0800306c <global_stdio_init.part.0>:
 800306c:	b510      	push	{r4, lr}
 800306e:	4b0b      	ldr	r3, [pc, #44]	@ (800309c <global_stdio_init.part.0+0x30>)
 8003070:	4c0b      	ldr	r4, [pc, #44]	@ (80030a0 <global_stdio_init.part.0+0x34>)
 8003072:	4a0c      	ldr	r2, [pc, #48]	@ (80030a4 <global_stdio_init.part.0+0x38>)
 8003074:	601a      	str	r2, [r3, #0]
 8003076:	4620      	mov	r0, r4
 8003078:	2200      	movs	r2, #0
 800307a:	2104      	movs	r1, #4
 800307c:	f7ff ff94 	bl	8002fa8 <std>
 8003080:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003084:	2201      	movs	r2, #1
 8003086:	2109      	movs	r1, #9
 8003088:	f7ff ff8e 	bl	8002fa8 <std>
 800308c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003090:	2202      	movs	r2, #2
 8003092:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003096:	2112      	movs	r1, #18
 8003098:	f7ff bf86 	b.w	8002fa8 <std>
 800309c:	20000424 	.word	0x20000424
 80030a0:	200002ec 	.word	0x200002ec
 80030a4:	08003015 	.word	0x08003015

080030a8 <__sfp_lock_acquire>:
 80030a8:	4801      	ldr	r0, [pc, #4]	@ (80030b0 <__sfp_lock_acquire+0x8>)
 80030aa:	f000 ba50 	b.w	800354e <__retarget_lock_acquire_recursive>
 80030ae:	bf00      	nop
 80030b0:	2000042d 	.word	0x2000042d

080030b4 <__sfp_lock_release>:
 80030b4:	4801      	ldr	r0, [pc, #4]	@ (80030bc <__sfp_lock_release+0x8>)
 80030b6:	f000 ba4b 	b.w	8003550 <__retarget_lock_release_recursive>
 80030ba:	bf00      	nop
 80030bc:	2000042d 	.word	0x2000042d

080030c0 <__sinit>:
 80030c0:	b510      	push	{r4, lr}
 80030c2:	4604      	mov	r4, r0
 80030c4:	f7ff fff0 	bl	80030a8 <__sfp_lock_acquire>
 80030c8:	6a23      	ldr	r3, [r4, #32]
 80030ca:	b11b      	cbz	r3, 80030d4 <__sinit+0x14>
 80030cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80030d0:	f7ff bff0 	b.w	80030b4 <__sfp_lock_release>
 80030d4:	4b04      	ldr	r3, [pc, #16]	@ (80030e8 <__sinit+0x28>)
 80030d6:	6223      	str	r3, [r4, #32]
 80030d8:	4b04      	ldr	r3, [pc, #16]	@ (80030ec <__sinit+0x2c>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d1f5      	bne.n	80030cc <__sinit+0xc>
 80030e0:	f7ff ffc4 	bl	800306c <global_stdio_init.part.0>
 80030e4:	e7f2      	b.n	80030cc <__sinit+0xc>
 80030e6:	bf00      	nop
 80030e8:	0800302d 	.word	0x0800302d
 80030ec:	20000424 	.word	0x20000424

080030f0 <_fwalk_sglue>:
 80030f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80030f4:	4607      	mov	r7, r0
 80030f6:	4688      	mov	r8, r1
 80030f8:	4614      	mov	r4, r2
 80030fa:	2600      	movs	r6, #0
 80030fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003100:	f1b9 0901 	subs.w	r9, r9, #1
 8003104:	d505      	bpl.n	8003112 <_fwalk_sglue+0x22>
 8003106:	6824      	ldr	r4, [r4, #0]
 8003108:	2c00      	cmp	r4, #0
 800310a:	d1f7      	bne.n	80030fc <_fwalk_sglue+0xc>
 800310c:	4630      	mov	r0, r6
 800310e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003112:	89ab      	ldrh	r3, [r5, #12]
 8003114:	2b01      	cmp	r3, #1
 8003116:	d907      	bls.n	8003128 <_fwalk_sglue+0x38>
 8003118:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800311c:	3301      	adds	r3, #1
 800311e:	d003      	beq.n	8003128 <_fwalk_sglue+0x38>
 8003120:	4629      	mov	r1, r5
 8003122:	4638      	mov	r0, r7
 8003124:	47c0      	blx	r8
 8003126:	4306      	orrs	r6, r0
 8003128:	3568      	adds	r5, #104	@ 0x68
 800312a:	e7e9      	b.n	8003100 <_fwalk_sglue+0x10>

0800312c <iprintf>:
 800312c:	b40f      	push	{r0, r1, r2, r3}
 800312e:	b507      	push	{r0, r1, r2, lr}
 8003130:	4906      	ldr	r1, [pc, #24]	@ (800314c <iprintf+0x20>)
 8003132:	ab04      	add	r3, sp, #16
 8003134:	6808      	ldr	r0, [r1, #0]
 8003136:	f853 2b04 	ldr.w	r2, [r3], #4
 800313a:	6881      	ldr	r1, [r0, #8]
 800313c:	9301      	str	r3, [sp, #4]
 800313e:	f001 fd13 	bl	8004b68 <_vfiprintf_r>
 8003142:	b003      	add	sp, #12
 8003144:	f85d eb04 	ldr.w	lr, [sp], #4
 8003148:	b004      	add	sp, #16
 800314a:	4770      	bx	lr
 800314c:	2000000c 	.word	0x2000000c

08003150 <setbuf>:
 8003150:	fab1 f281 	clz	r2, r1
 8003154:	0952      	lsrs	r2, r2, #5
 8003156:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800315a:	0052      	lsls	r2, r2, #1
 800315c:	f000 b800 	b.w	8003160 <setvbuf>

08003160 <setvbuf>:
 8003160:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003164:	461d      	mov	r5, r3
 8003166:	4b57      	ldr	r3, [pc, #348]	@ (80032c4 <setvbuf+0x164>)
 8003168:	681f      	ldr	r7, [r3, #0]
 800316a:	4604      	mov	r4, r0
 800316c:	460e      	mov	r6, r1
 800316e:	4690      	mov	r8, r2
 8003170:	b127      	cbz	r7, 800317c <setvbuf+0x1c>
 8003172:	6a3b      	ldr	r3, [r7, #32]
 8003174:	b913      	cbnz	r3, 800317c <setvbuf+0x1c>
 8003176:	4638      	mov	r0, r7
 8003178:	f7ff ffa2 	bl	80030c0 <__sinit>
 800317c:	f1b8 0f02 	cmp.w	r8, #2
 8003180:	d006      	beq.n	8003190 <setvbuf+0x30>
 8003182:	f1b8 0f01 	cmp.w	r8, #1
 8003186:	f200 809a 	bhi.w	80032be <setvbuf+0x15e>
 800318a:	2d00      	cmp	r5, #0
 800318c:	f2c0 8097 	blt.w	80032be <setvbuf+0x15e>
 8003190:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003192:	07d9      	lsls	r1, r3, #31
 8003194:	d405      	bmi.n	80031a2 <setvbuf+0x42>
 8003196:	89a3      	ldrh	r3, [r4, #12]
 8003198:	059a      	lsls	r2, r3, #22
 800319a:	d402      	bmi.n	80031a2 <setvbuf+0x42>
 800319c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800319e:	f000 f9d6 	bl	800354e <__retarget_lock_acquire_recursive>
 80031a2:	4621      	mov	r1, r4
 80031a4:	4638      	mov	r0, r7
 80031a6:	f7ff fed7 	bl	8002f58 <_fflush_r>
 80031aa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80031ac:	b141      	cbz	r1, 80031c0 <setvbuf+0x60>
 80031ae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80031b2:	4299      	cmp	r1, r3
 80031b4:	d002      	beq.n	80031bc <setvbuf+0x5c>
 80031b6:	4638      	mov	r0, r7
 80031b8:	f001 f832 	bl	8004220 <_free_r>
 80031bc:	2300      	movs	r3, #0
 80031be:	6363      	str	r3, [r4, #52]	@ 0x34
 80031c0:	2300      	movs	r3, #0
 80031c2:	61a3      	str	r3, [r4, #24]
 80031c4:	6063      	str	r3, [r4, #4]
 80031c6:	89a3      	ldrh	r3, [r4, #12]
 80031c8:	061b      	lsls	r3, r3, #24
 80031ca:	d503      	bpl.n	80031d4 <setvbuf+0x74>
 80031cc:	6921      	ldr	r1, [r4, #16]
 80031ce:	4638      	mov	r0, r7
 80031d0:	f001 f826 	bl	8004220 <_free_r>
 80031d4:	89a3      	ldrh	r3, [r4, #12]
 80031d6:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 80031da:	f023 0303 	bic.w	r3, r3, #3
 80031de:	f1b8 0f02 	cmp.w	r8, #2
 80031e2:	81a3      	strh	r3, [r4, #12]
 80031e4:	d061      	beq.n	80032aa <setvbuf+0x14a>
 80031e6:	ab01      	add	r3, sp, #4
 80031e8:	466a      	mov	r2, sp
 80031ea:	4621      	mov	r1, r4
 80031ec:	4638      	mov	r0, r7
 80031ee:	f001 fdd3 	bl	8004d98 <__swhatbuf_r>
 80031f2:	89a3      	ldrh	r3, [r4, #12]
 80031f4:	4318      	orrs	r0, r3
 80031f6:	81a0      	strh	r0, [r4, #12]
 80031f8:	bb2d      	cbnz	r5, 8003246 <setvbuf+0xe6>
 80031fa:	9d00      	ldr	r5, [sp, #0]
 80031fc:	4628      	mov	r0, r5
 80031fe:	f001 f859 	bl	80042b4 <malloc>
 8003202:	4606      	mov	r6, r0
 8003204:	2800      	cmp	r0, #0
 8003206:	d152      	bne.n	80032ae <setvbuf+0x14e>
 8003208:	f8dd 9000 	ldr.w	r9, [sp]
 800320c:	45a9      	cmp	r9, r5
 800320e:	d140      	bne.n	8003292 <setvbuf+0x132>
 8003210:	f04f 35ff 	mov.w	r5, #4294967295
 8003214:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003218:	f043 0202 	orr.w	r2, r3, #2
 800321c:	81a2      	strh	r2, [r4, #12]
 800321e:	2200      	movs	r2, #0
 8003220:	60a2      	str	r2, [r4, #8]
 8003222:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8003226:	6022      	str	r2, [r4, #0]
 8003228:	6122      	str	r2, [r4, #16]
 800322a:	2201      	movs	r2, #1
 800322c:	6162      	str	r2, [r4, #20]
 800322e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003230:	07d6      	lsls	r6, r2, #31
 8003232:	d404      	bmi.n	800323e <setvbuf+0xde>
 8003234:	0598      	lsls	r0, r3, #22
 8003236:	d402      	bmi.n	800323e <setvbuf+0xde>
 8003238:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800323a:	f000 f989 	bl	8003550 <__retarget_lock_release_recursive>
 800323e:	4628      	mov	r0, r5
 8003240:	b003      	add	sp, #12
 8003242:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003246:	2e00      	cmp	r6, #0
 8003248:	d0d8      	beq.n	80031fc <setvbuf+0x9c>
 800324a:	6a3b      	ldr	r3, [r7, #32]
 800324c:	b913      	cbnz	r3, 8003254 <setvbuf+0xf4>
 800324e:	4638      	mov	r0, r7
 8003250:	f7ff ff36 	bl	80030c0 <__sinit>
 8003254:	f1b8 0f01 	cmp.w	r8, #1
 8003258:	bf08      	it	eq
 800325a:	89a3      	ldrheq	r3, [r4, #12]
 800325c:	6026      	str	r6, [r4, #0]
 800325e:	bf04      	itt	eq
 8003260:	f043 0301 	orreq.w	r3, r3, #1
 8003264:	81a3      	strheq	r3, [r4, #12]
 8003266:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800326a:	f013 0208 	ands.w	r2, r3, #8
 800326e:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8003272:	d01e      	beq.n	80032b2 <setvbuf+0x152>
 8003274:	07d9      	lsls	r1, r3, #31
 8003276:	bf41      	itttt	mi
 8003278:	2200      	movmi	r2, #0
 800327a:	426d      	negmi	r5, r5
 800327c:	60a2      	strmi	r2, [r4, #8]
 800327e:	61a5      	strmi	r5, [r4, #24]
 8003280:	bf58      	it	pl
 8003282:	60a5      	strpl	r5, [r4, #8]
 8003284:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003286:	07d2      	lsls	r2, r2, #31
 8003288:	d401      	bmi.n	800328e <setvbuf+0x12e>
 800328a:	059b      	lsls	r3, r3, #22
 800328c:	d513      	bpl.n	80032b6 <setvbuf+0x156>
 800328e:	2500      	movs	r5, #0
 8003290:	e7d5      	b.n	800323e <setvbuf+0xde>
 8003292:	4648      	mov	r0, r9
 8003294:	f001 f80e 	bl	80042b4 <malloc>
 8003298:	4606      	mov	r6, r0
 800329a:	2800      	cmp	r0, #0
 800329c:	d0b8      	beq.n	8003210 <setvbuf+0xb0>
 800329e:	89a3      	ldrh	r3, [r4, #12]
 80032a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80032a4:	81a3      	strh	r3, [r4, #12]
 80032a6:	464d      	mov	r5, r9
 80032a8:	e7cf      	b.n	800324a <setvbuf+0xea>
 80032aa:	2500      	movs	r5, #0
 80032ac:	e7b2      	b.n	8003214 <setvbuf+0xb4>
 80032ae:	46a9      	mov	r9, r5
 80032b0:	e7f5      	b.n	800329e <setvbuf+0x13e>
 80032b2:	60a2      	str	r2, [r4, #8]
 80032b4:	e7e6      	b.n	8003284 <setvbuf+0x124>
 80032b6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80032b8:	f000 f94a 	bl	8003550 <__retarget_lock_release_recursive>
 80032bc:	e7e7      	b.n	800328e <setvbuf+0x12e>
 80032be:	f04f 35ff 	mov.w	r5, #4294967295
 80032c2:	e7bc      	b.n	800323e <setvbuf+0xde>
 80032c4:	2000000c 	.word	0x2000000c

080032c8 <__sread>:
 80032c8:	b510      	push	{r4, lr}
 80032ca:	460c      	mov	r4, r1
 80032cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032d0:	f000 f900 	bl	80034d4 <_read_r>
 80032d4:	2800      	cmp	r0, #0
 80032d6:	bfab      	itete	ge
 80032d8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80032da:	89a3      	ldrhlt	r3, [r4, #12]
 80032dc:	181b      	addge	r3, r3, r0
 80032de:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80032e2:	bfac      	ite	ge
 80032e4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80032e6:	81a3      	strhlt	r3, [r4, #12]
 80032e8:	bd10      	pop	{r4, pc}

080032ea <__swrite>:
 80032ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032ee:	461f      	mov	r7, r3
 80032f0:	898b      	ldrh	r3, [r1, #12]
 80032f2:	05db      	lsls	r3, r3, #23
 80032f4:	4605      	mov	r5, r0
 80032f6:	460c      	mov	r4, r1
 80032f8:	4616      	mov	r6, r2
 80032fa:	d505      	bpl.n	8003308 <__swrite+0x1e>
 80032fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003300:	2302      	movs	r3, #2
 8003302:	2200      	movs	r2, #0
 8003304:	f000 f8d4 	bl	80034b0 <_lseek_r>
 8003308:	89a3      	ldrh	r3, [r4, #12]
 800330a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800330e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003312:	81a3      	strh	r3, [r4, #12]
 8003314:	4632      	mov	r2, r6
 8003316:	463b      	mov	r3, r7
 8003318:	4628      	mov	r0, r5
 800331a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800331e:	f7fe bbd9 	b.w	8001ad4 <_write_r>

08003322 <__sseek>:
 8003322:	b510      	push	{r4, lr}
 8003324:	460c      	mov	r4, r1
 8003326:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800332a:	f000 f8c1 	bl	80034b0 <_lseek_r>
 800332e:	1c43      	adds	r3, r0, #1
 8003330:	89a3      	ldrh	r3, [r4, #12]
 8003332:	bf15      	itete	ne
 8003334:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003336:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800333a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800333e:	81a3      	strheq	r3, [r4, #12]
 8003340:	bf18      	it	ne
 8003342:	81a3      	strhne	r3, [r4, #12]
 8003344:	bd10      	pop	{r4, pc}

08003346 <__sclose>:
 8003346:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800334a:	f000 b8a1 	b.w	8003490 <_close_r>

0800334e <__swbuf_r>:
 800334e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003350:	460e      	mov	r6, r1
 8003352:	4614      	mov	r4, r2
 8003354:	4605      	mov	r5, r0
 8003356:	b118      	cbz	r0, 8003360 <__swbuf_r+0x12>
 8003358:	6a03      	ldr	r3, [r0, #32]
 800335a:	b90b      	cbnz	r3, 8003360 <__swbuf_r+0x12>
 800335c:	f7ff feb0 	bl	80030c0 <__sinit>
 8003360:	69a3      	ldr	r3, [r4, #24]
 8003362:	60a3      	str	r3, [r4, #8]
 8003364:	89a3      	ldrh	r3, [r4, #12]
 8003366:	071a      	lsls	r2, r3, #28
 8003368:	d501      	bpl.n	800336e <__swbuf_r+0x20>
 800336a:	6923      	ldr	r3, [r4, #16]
 800336c:	b943      	cbnz	r3, 8003380 <__swbuf_r+0x32>
 800336e:	4621      	mov	r1, r4
 8003370:	4628      	mov	r0, r5
 8003372:	f000 f82b 	bl	80033cc <__swsetup_r>
 8003376:	b118      	cbz	r0, 8003380 <__swbuf_r+0x32>
 8003378:	f04f 37ff 	mov.w	r7, #4294967295
 800337c:	4638      	mov	r0, r7
 800337e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003380:	6823      	ldr	r3, [r4, #0]
 8003382:	6922      	ldr	r2, [r4, #16]
 8003384:	1a98      	subs	r0, r3, r2
 8003386:	6963      	ldr	r3, [r4, #20]
 8003388:	b2f6      	uxtb	r6, r6
 800338a:	4283      	cmp	r3, r0
 800338c:	4637      	mov	r7, r6
 800338e:	dc05      	bgt.n	800339c <__swbuf_r+0x4e>
 8003390:	4621      	mov	r1, r4
 8003392:	4628      	mov	r0, r5
 8003394:	f7ff fde0 	bl	8002f58 <_fflush_r>
 8003398:	2800      	cmp	r0, #0
 800339a:	d1ed      	bne.n	8003378 <__swbuf_r+0x2a>
 800339c:	68a3      	ldr	r3, [r4, #8]
 800339e:	3b01      	subs	r3, #1
 80033a0:	60a3      	str	r3, [r4, #8]
 80033a2:	6823      	ldr	r3, [r4, #0]
 80033a4:	1c5a      	adds	r2, r3, #1
 80033a6:	6022      	str	r2, [r4, #0]
 80033a8:	701e      	strb	r6, [r3, #0]
 80033aa:	6962      	ldr	r2, [r4, #20]
 80033ac:	1c43      	adds	r3, r0, #1
 80033ae:	429a      	cmp	r2, r3
 80033b0:	d004      	beq.n	80033bc <__swbuf_r+0x6e>
 80033b2:	89a3      	ldrh	r3, [r4, #12]
 80033b4:	07db      	lsls	r3, r3, #31
 80033b6:	d5e1      	bpl.n	800337c <__swbuf_r+0x2e>
 80033b8:	2e0a      	cmp	r6, #10
 80033ba:	d1df      	bne.n	800337c <__swbuf_r+0x2e>
 80033bc:	4621      	mov	r1, r4
 80033be:	4628      	mov	r0, r5
 80033c0:	f7ff fdca 	bl	8002f58 <_fflush_r>
 80033c4:	2800      	cmp	r0, #0
 80033c6:	d0d9      	beq.n	800337c <__swbuf_r+0x2e>
 80033c8:	e7d6      	b.n	8003378 <__swbuf_r+0x2a>
	...

080033cc <__swsetup_r>:
 80033cc:	b538      	push	{r3, r4, r5, lr}
 80033ce:	4b29      	ldr	r3, [pc, #164]	@ (8003474 <__swsetup_r+0xa8>)
 80033d0:	4605      	mov	r5, r0
 80033d2:	6818      	ldr	r0, [r3, #0]
 80033d4:	460c      	mov	r4, r1
 80033d6:	b118      	cbz	r0, 80033e0 <__swsetup_r+0x14>
 80033d8:	6a03      	ldr	r3, [r0, #32]
 80033da:	b90b      	cbnz	r3, 80033e0 <__swsetup_r+0x14>
 80033dc:	f7ff fe70 	bl	80030c0 <__sinit>
 80033e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80033e4:	0719      	lsls	r1, r3, #28
 80033e6:	d422      	bmi.n	800342e <__swsetup_r+0x62>
 80033e8:	06da      	lsls	r2, r3, #27
 80033ea:	d407      	bmi.n	80033fc <__swsetup_r+0x30>
 80033ec:	2209      	movs	r2, #9
 80033ee:	602a      	str	r2, [r5, #0]
 80033f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80033f4:	81a3      	strh	r3, [r4, #12]
 80033f6:	f04f 30ff 	mov.w	r0, #4294967295
 80033fa:	e033      	b.n	8003464 <__swsetup_r+0x98>
 80033fc:	0758      	lsls	r0, r3, #29
 80033fe:	d512      	bpl.n	8003426 <__swsetup_r+0x5a>
 8003400:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003402:	b141      	cbz	r1, 8003416 <__swsetup_r+0x4a>
 8003404:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003408:	4299      	cmp	r1, r3
 800340a:	d002      	beq.n	8003412 <__swsetup_r+0x46>
 800340c:	4628      	mov	r0, r5
 800340e:	f000 ff07 	bl	8004220 <_free_r>
 8003412:	2300      	movs	r3, #0
 8003414:	6363      	str	r3, [r4, #52]	@ 0x34
 8003416:	89a3      	ldrh	r3, [r4, #12]
 8003418:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800341c:	81a3      	strh	r3, [r4, #12]
 800341e:	2300      	movs	r3, #0
 8003420:	6063      	str	r3, [r4, #4]
 8003422:	6923      	ldr	r3, [r4, #16]
 8003424:	6023      	str	r3, [r4, #0]
 8003426:	89a3      	ldrh	r3, [r4, #12]
 8003428:	f043 0308 	orr.w	r3, r3, #8
 800342c:	81a3      	strh	r3, [r4, #12]
 800342e:	6923      	ldr	r3, [r4, #16]
 8003430:	b94b      	cbnz	r3, 8003446 <__swsetup_r+0x7a>
 8003432:	89a3      	ldrh	r3, [r4, #12]
 8003434:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003438:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800343c:	d003      	beq.n	8003446 <__swsetup_r+0x7a>
 800343e:	4621      	mov	r1, r4
 8003440:	4628      	mov	r0, r5
 8003442:	f001 fccf 	bl	8004de4 <__smakebuf_r>
 8003446:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800344a:	f013 0201 	ands.w	r2, r3, #1
 800344e:	d00a      	beq.n	8003466 <__swsetup_r+0x9a>
 8003450:	2200      	movs	r2, #0
 8003452:	60a2      	str	r2, [r4, #8]
 8003454:	6962      	ldr	r2, [r4, #20]
 8003456:	4252      	negs	r2, r2
 8003458:	61a2      	str	r2, [r4, #24]
 800345a:	6922      	ldr	r2, [r4, #16]
 800345c:	b942      	cbnz	r2, 8003470 <__swsetup_r+0xa4>
 800345e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003462:	d1c5      	bne.n	80033f0 <__swsetup_r+0x24>
 8003464:	bd38      	pop	{r3, r4, r5, pc}
 8003466:	0799      	lsls	r1, r3, #30
 8003468:	bf58      	it	pl
 800346a:	6962      	ldrpl	r2, [r4, #20]
 800346c:	60a2      	str	r2, [r4, #8]
 800346e:	e7f4      	b.n	800345a <__swsetup_r+0x8e>
 8003470:	2000      	movs	r0, #0
 8003472:	e7f7      	b.n	8003464 <__swsetup_r+0x98>
 8003474:	2000000c 	.word	0x2000000c

08003478 <memset>:
 8003478:	4402      	add	r2, r0
 800347a:	4603      	mov	r3, r0
 800347c:	4293      	cmp	r3, r2
 800347e:	d100      	bne.n	8003482 <memset+0xa>
 8003480:	4770      	bx	lr
 8003482:	f803 1b01 	strb.w	r1, [r3], #1
 8003486:	e7f9      	b.n	800347c <memset+0x4>

08003488 <_localeconv_r>:
 8003488:	4800      	ldr	r0, [pc, #0]	@ (800348c <_localeconv_r+0x4>)
 800348a:	4770      	bx	lr
 800348c:	2000014c 	.word	0x2000014c

08003490 <_close_r>:
 8003490:	b538      	push	{r3, r4, r5, lr}
 8003492:	4d06      	ldr	r5, [pc, #24]	@ (80034ac <_close_r+0x1c>)
 8003494:	2300      	movs	r3, #0
 8003496:	4604      	mov	r4, r0
 8003498:	4608      	mov	r0, r1
 800349a:	602b      	str	r3, [r5, #0]
 800349c:	f7fe ff3e 	bl	800231c <_close>
 80034a0:	1c43      	adds	r3, r0, #1
 80034a2:	d102      	bne.n	80034aa <_close_r+0x1a>
 80034a4:	682b      	ldr	r3, [r5, #0]
 80034a6:	b103      	cbz	r3, 80034aa <_close_r+0x1a>
 80034a8:	6023      	str	r3, [r4, #0]
 80034aa:	bd38      	pop	{r3, r4, r5, pc}
 80034ac:	20000428 	.word	0x20000428

080034b0 <_lseek_r>:
 80034b0:	b538      	push	{r3, r4, r5, lr}
 80034b2:	4d07      	ldr	r5, [pc, #28]	@ (80034d0 <_lseek_r+0x20>)
 80034b4:	4604      	mov	r4, r0
 80034b6:	4608      	mov	r0, r1
 80034b8:	4611      	mov	r1, r2
 80034ba:	2200      	movs	r2, #0
 80034bc:	602a      	str	r2, [r5, #0]
 80034be:	461a      	mov	r2, r3
 80034c0:	f7fe ff53 	bl	800236a <_lseek>
 80034c4:	1c43      	adds	r3, r0, #1
 80034c6:	d102      	bne.n	80034ce <_lseek_r+0x1e>
 80034c8:	682b      	ldr	r3, [r5, #0]
 80034ca:	b103      	cbz	r3, 80034ce <_lseek_r+0x1e>
 80034cc:	6023      	str	r3, [r4, #0]
 80034ce:	bd38      	pop	{r3, r4, r5, pc}
 80034d0:	20000428 	.word	0x20000428

080034d4 <_read_r>:
 80034d4:	b538      	push	{r3, r4, r5, lr}
 80034d6:	4d07      	ldr	r5, [pc, #28]	@ (80034f4 <_read_r+0x20>)
 80034d8:	4604      	mov	r4, r0
 80034da:	4608      	mov	r0, r1
 80034dc:	4611      	mov	r1, r2
 80034de:	2200      	movs	r2, #0
 80034e0:	602a      	str	r2, [r5, #0]
 80034e2:	461a      	mov	r2, r3
 80034e4:	f7fe fefd 	bl	80022e2 <_read>
 80034e8:	1c43      	adds	r3, r0, #1
 80034ea:	d102      	bne.n	80034f2 <_read_r+0x1e>
 80034ec:	682b      	ldr	r3, [r5, #0]
 80034ee:	b103      	cbz	r3, 80034f2 <_read_r+0x1e>
 80034f0:	6023      	str	r3, [r4, #0]
 80034f2:	bd38      	pop	{r3, r4, r5, pc}
 80034f4:	20000428 	.word	0x20000428

080034f8 <__errno>:
 80034f8:	4b01      	ldr	r3, [pc, #4]	@ (8003500 <__errno+0x8>)
 80034fa:	6818      	ldr	r0, [r3, #0]
 80034fc:	4770      	bx	lr
 80034fe:	bf00      	nop
 8003500:	2000000c 	.word	0x2000000c

08003504 <__libc_init_array>:
 8003504:	b570      	push	{r4, r5, r6, lr}
 8003506:	4d0d      	ldr	r5, [pc, #52]	@ (800353c <__libc_init_array+0x38>)
 8003508:	4c0d      	ldr	r4, [pc, #52]	@ (8003540 <__libc_init_array+0x3c>)
 800350a:	1b64      	subs	r4, r4, r5
 800350c:	10a4      	asrs	r4, r4, #2
 800350e:	2600      	movs	r6, #0
 8003510:	42a6      	cmp	r6, r4
 8003512:	d109      	bne.n	8003528 <__libc_init_array+0x24>
 8003514:	4d0b      	ldr	r5, [pc, #44]	@ (8003544 <__libc_init_array+0x40>)
 8003516:	4c0c      	ldr	r4, [pc, #48]	@ (8003548 <__libc_init_array+0x44>)
 8003518:	f001 fd90 	bl	800503c <_init>
 800351c:	1b64      	subs	r4, r4, r5
 800351e:	10a4      	asrs	r4, r4, #2
 8003520:	2600      	movs	r6, #0
 8003522:	42a6      	cmp	r6, r4
 8003524:	d105      	bne.n	8003532 <__libc_init_array+0x2e>
 8003526:	bd70      	pop	{r4, r5, r6, pc}
 8003528:	f855 3b04 	ldr.w	r3, [r5], #4
 800352c:	4798      	blx	r3
 800352e:	3601      	adds	r6, #1
 8003530:	e7ee      	b.n	8003510 <__libc_init_array+0xc>
 8003532:	f855 3b04 	ldr.w	r3, [r5], #4
 8003536:	4798      	blx	r3
 8003538:	3601      	adds	r6, #1
 800353a:	e7f2      	b.n	8003522 <__libc_init_array+0x1e>
 800353c:	08005434 	.word	0x08005434
 8003540:	08005434 	.word	0x08005434
 8003544:	08005434 	.word	0x08005434
 8003548:	08005438 	.word	0x08005438

0800354c <__retarget_lock_init_recursive>:
 800354c:	4770      	bx	lr

0800354e <__retarget_lock_acquire_recursive>:
 800354e:	4770      	bx	lr

08003550 <__retarget_lock_release_recursive>:
 8003550:	4770      	bx	lr

08003552 <memcpy>:
 8003552:	440a      	add	r2, r1
 8003554:	4291      	cmp	r1, r2
 8003556:	f100 33ff 	add.w	r3, r0, #4294967295
 800355a:	d100      	bne.n	800355e <memcpy+0xc>
 800355c:	4770      	bx	lr
 800355e:	b510      	push	{r4, lr}
 8003560:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003564:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003568:	4291      	cmp	r1, r2
 800356a:	d1f9      	bne.n	8003560 <memcpy+0xe>
 800356c:	bd10      	pop	{r4, pc}

0800356e <quorem>:
 800356e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003572:	6903      	ldr	r3, [r0, #16]
 8003574:	690c      	ldr	r4, [r1, #16]
 8003576:	42a3      	cmp	r3, r4
 8003578:	4607      	mov	r7, r0
 800357a:	db7e      	blt.n	800367a <quorem+0x10c>
 800357c:	3c01      	subs	r4, #1
 800357e:	f101 0814 	add.w	r8, r1, #20
 8003582:	00a3      	lsls	r3, r4, #2
 8003584:	f100 0514 	add.w	r5, r0, #20
 8003588:	9300      	str	r3, [sp, #0]
 800358a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800358e:	9301      	str	r3, [sp, #4]
 8003590:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003594:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003598:	3301      	adds	r3, #1
 800359a:	429a      	cmp	r2, r3
 800359c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80035a0:	fbb2 f6f3 	udiv	r6, r2, r3
 80035a4:	d32e      	bcc.n	8003604 <quorem+0x96>
 80035a6:	f04f 0a00 	mov.w	sl, #0
 80035aa:	46c4      	mov	ip, r8
 80035ac:	46ae      	mov	lr, r5
 80035ae:	46d3      	mov	fp, sl
 80035b0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80035b4:	b298      	uxth	r0, r3
 80035b6:	fb06 a000 	mla	r0, r6, r0, sl
 80035ba:	0c02      	lsrs	r2, r0, #16
 80035bc:	0c1b      	lsrs	r3, r3, #16
 80035be:	fb06 2303 	mla	r3, r6, r3, r2
 80035c2:	f8de 2000 	ldr.w	r2, [lr]
 80035c6:	b280      	uxth	r0, r0
 80035c8:	b292      	uxth	r2, r2
 80035ca:	1a12      	subs	r2, r2, r0
 80035cc:	445a      	add	r2, fp
 80035ce:	f8de 0000 	ldr.w	r0, [lr]
 80035d2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80035d6:	b29b      	uxth	r3, r3
 80035d8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80035dc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80035e0:	b292      	uxth	r2, r2
 80035e2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80035e6:	45e1      	cmp	r9, ip
 80035e8:	f84e 2b04 	str.w	r2, [lr], #4
 80035ec:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80035f0:	d2de      	bcs.n	80035b0 <quorem+0x42>
 80035f2:	9b00      	ldr	r3, [sp, #0]
 80035f4:	58eb      	ldr	r3, [r5, r3]
 80035f6:	b92b      	cbnz	r3, 8003604 <quorem+0x96>
 80035f8:	9b01      	ldr	r3, [sp, #4]
 80035fa:	3b04      	subs	r3, #4
 80035fc:	429d      	cmp	r5, r3
 80035fe:	461a      	mov	r2, r3
 8003600:	d32f      	bcc.n	8003662 <quorem+0xf4>
 8003602:	613c      	str	r4, [r7, #16]
 8003604:	4638      	mov	r0, r7
 8003606:	f001 f97d 	bl	8004904 <__mcmp>
 800360a:	2800      	cmp	r0, #0
 800360c:	db25      	blt.n	800365a <quorem+0xec>
 800360e:	4629      	mov	r1, r5
 8003610:	2000      	movs	r0, #0
 8003612:	f858 2b04 	ldr.w	r2, [r8], #4
 8003616:	f8d1 c000 	ldr.w	ip, [r1]
 800361a:	fa1f fe82 	uxth.w	lr, r2
 800361e:	fa1f f38c 	uxth.w	r3, ip
 8003622:	eba3 030e 	sub.w	r3, r3, lr
 8003626:	4403      	add	r3, r0
 8003628:	0c12      	lsrs	r2, r2, #16
 800362a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800362e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8003632:	b29b      	uxth	r3, r3
 8003634:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003638:	45c1      	cmp	r9, r8
 800363a:	f841 3b04 	str.w	r3, [r1], #4
 800363e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003642:	d2e6      	bcs.n	8003612 <quorem+0xa4>
 8003644:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003648:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800364c:	b922      	cbnz	r2, 8003658 <quorem+0xea>
 800364e:	3b04      	subs	r3, #4
 8003650:	429d      	cmp	r5, r3
 8003652:	461a      	mov	r2, r3
 8003654:	d30b      	bcc.n	800366e <quorem+0x100>
 8003656:	613c      	str	r4, [r7, #16]
 8003658:	3601      	adds	r6, #1
 800365a:	4630      	mov	r0, r6
 800365c:	b003      	add	sp, #12
 800365e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003662:	6812      	ldr	r2, [r2, #0]
 8003664:	3b04      	subs	r3, #4
 8003666:	2a00      	cmp	r2, #0
 8003668:	d1cb      	bne.n	8003602 <quorem+0x94>
 800366a:	3c01      	subs	r4, #1
 800366c:	e7c6      	b.n	80035fc <quorem+0x8e>
 800366e:	6812      	ldr	r2, [r2, #0]
 8003670:	3b04      	subs	r3, #4
 8003672:	2a00      	cmp	r2, #0
 8003674:	d1ef      	bne.n	8003656 <quorem+0xe8>
 8003676:	3c01      	subs	r4, #1
 8003678:	e7ea      	b.n	8003650 <quorem+0xe2>
 800367a:	2000      	movs	r0, #0
 800367c:	e7ee      	b.n	800365c <quorem+0xee>
	...

08003680 <_dtoa_r>:
 8003680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003684:	69c7      	ldr	r7, [r0, #28]
 8003686:	b097      	sub	sp, #92	@ 0x5c
 8003688:	ed8d 0b04 	vstr	d0, [sp, #16]
 800368c:	ec55 4b10 	vmov	r4, r5, d0
 8003690:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8003692:	9107      	str	r1, [sp, #28]
 8003694:	4681      	mov	r9, r0
 8003696:	920c      	str	r2, [sp, #48]	@ 0x30
 8003698:	9311      	str	r3, [sp, #68]	@ 0x44
 800369a:	b97f      	cbnz	r7, 80036bc <_dtoa_r+0x3c>
 800369c:	2010      	movs	r0, #16
 800369e:	f000 fe09 	bl	80042b4 <malloc>
 80036a2:	4602      	mov	r2, r0
 80036a4:	f8c9 001c 	str.w	r0, [r9, #28]
 80036a8:	b920      	cbnz	r0, 80036b4 <_dtoa_r+0x34>
 80036aa:	4ba9      	ldr	r3, [pc, #676]	@ (8003950 <_dtoa_r+0x2d0>)
 80036ac:	21ef      	movs	r1, #239	@ 0xef
 80036ae:	48a9      	ldr	r0, [pc, #676]	@ (8003954 <_dtoa_r+0x2d4>)
 80036b0:	f001 fc06 	bl	8004ec0 <__assert_func>
 80036b4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80036b8:	6007      	str	r7, [r0, #0]
 80036ba:	60c7      	str	r7, [r0, #12]
 80036bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80036c0:	6819      	ldr	r1, [r3, #0]
 80036c2:	b159      	cbz	r1, 80036dc <_dtoa_r+0x5c>
 80036c4:	685a      	ldr	r2, [r3, #4]
 80036c6:	604a      	str	r2, [r1, #4]
 80036c8:	2301      	movs	r3, #1
 80036ca:	4093      	lsls	r3, r2
 80036cc:	608b      	str	r3, [r1, #8]
 80036ce:	4648      	mov	r0, r9
 80036d0:	f000 fee6 	bl	80044a0 <_Bfree>
 80036d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80036d8:	2200      	movs	r2, #0
 80036da:	601a      	str	r2, [r3, #0]
 80036dc:	1e2b      	subs	r3, r5, #0
 80036de:	bfb9      	ittee	lt
 80036e0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80036e4:	9305      	strlt	r3, [sp, #20]
 80036e6:	2300      	movge	r3, #0
 80036e8:	6033      	strge	r3, [r6, #0]
 80036ea:	9f05      	ldr	r7, [sp, #20]
 80036ec:	4b9a      	ldr	r3, [pc, #616]	@ (8003958 <_dtoa_r+0x2d8>)
 80036ee:	bfbc      	itt	lt
 80036f0:	2201      	movlt	r2, #1
 80036f2:	6032      	strlt	r2, [r6, #0]
 80036f4:	43bb      	bics	r3, r7
 80036f6:	d112      	bne.n	800371e <_dtoa_r+0x9e>
 80036f8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80036fa:	f242 730f 	movw	r3, #9999	@ 0x270f
 80036fe:	6013      	str	r3, [r2, #0]
 8003700:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8003704:	4323      	orrs	r3, r4
 8003706:	f000 855a 	beq.w	80041be <_dtoa_r+0xb3e>
 800370a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800370c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800396c <_dtoa_r+0x2ec>
 8003710:	2b00      	cmp	r3, #0
 8003712:	f000 855c 	beq.w	80041ce <_dtoa_r+0xb4e>
 8003716:	f10a 0303 	add.w	r3, sl, #3
 800371a:	f000 bd56 	b.w	80041ca <_dtoa_r+0xb4a>
 800371e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8003722:	2200      	movs	r2, #0
 8003724:	ec51 0b17 	vmov	r0, r1, d7
 8003728:	2300      	movs	r3, #0
 800372a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800372e:	f7fd f9cb 	bl	8000ac8 <__aeabi_dcmpeq>
 8003732:	4680      	mov	r8, r0
 8003734:	b158      	cbz	r0, 800374e <_dtoa_r+0xce>
 8003736:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8003738:	2301      	movs	r3, #1
 800373a:	6013      	str	r3, [r2, #0]
 800373c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800373e:	b113      	cbz	r3, 8003746 <_dtoa_r+0xc6>
 8003740:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8003742:	4b86      	ldr	r3, [pc, #536]	@ (800395c <_dtoa_r+0x2dc>)
 8003744:	6013      	str	r3, [r2, #0]
 8003746:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8003970 <_dtoa_r+0x2f0>
 800374a:	f000 bd40 	b.w	80041ce <_dtoa_r+0xb4e>
 800374e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8003752:	aa14      	add	r2, sp, #80	@ 0x50
 8003754:	a915      	add	r1, sp, #84	@ 0x54
 8003756:	4648      	mov	r0, r9
 8003758:	f001 f984 	bl	8004a64 <__d2b>
 800375c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8003760:	9002      	str	r0, [sp, #8]
 8003762:	2e00      	cmp	r6, #0
 8003764:	d078      	beq.n	8003858 <_dtoa_r+0x1d8>
 8003766:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003768:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800376c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003770:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003774:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8003778:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800377c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8003780:	4619      	mov	r1, r3
 8003782:	2200      	movs	r2, #0
 8003784:	4b76      	ldr	r3, [pc, #472]	@ (8003960 <_dtoa_r+0x2e0>)
 8003786:	f7fc fd7f 	bl	8000288 <__aeabi_dsub>
 800378a:	a36b      	add	r3, pc, #428	@ (adr r3, 8003938 <_dtoa_r+0x2b8>)
 800378c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003790:	f7fc ff32 	bl	80005f8 <__aeabi_dmul>
 8003794:	a36a      	add	r3, pc, #424	@ (adr r3, 8003940 <_dtoa_r+0x2c0>)
 8003796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800379a:	f7fc fd77 	bl	800028c <__adddf3>
 800379e:	4604      	mov	r4, r0
 80037a0:	4630      	mov	r0, r6
 80037a2:	460d      	mov	r5, r1
 80037a4:	f7fc febe 	bl	8000524 <__aeabi_i2d>
 80037a8:	a367      	add	r3, pc, #412	@ (adr r3, 8003948 <_dtoa_r+0x2c8>)
 80037aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037ae:	f7fc ff23 	bl	80005f8 <__aeabi_dmul>
 80037b2:	4602      	mov	r2, r0
 80037b4:	460b      	mov	r3, r1
 80037b6:	4620      	mov	r0, r4
 80037b8:	4629      	mov	r1, r5
 80037ba:	f7fc fd67 	bl	800028c <__adddf3>
 80037be:	4604      	mov	r4, r0
 80037c0:	460d      	mov	r5, r1
 80037c2:	f7fd f9c9 	bl	8000b58 <__aeabi_d2iz>
 80037c6:	2200      	movs	r2, #0
 80037c8:	4607      	mov	r7, r0
 80037ca:	2300      	movs	r3, #0
 80037cc:	4620      	mov	r0, r4
 80037ce:	4629      	mov	r1, r5
 80037d0:	f7fd f984 	bl	8000adc <__aeabi_dcmplt>
 80037d4:	b140      	cbz	r0, 80037e8 <_dtoa_r+0x168>
 80037d6:	4638      	mov	r0, r7
 80037d8:	f7fc fea4 	bl	8000524 <__aeabi_i2d>
 80037dc:	4622      	mov	r2, r4
 80037de:	462b      	mov	r3, r5
 80037e0:	f7fd f972 	bl	8000ac8 <__aeabi_dcmpeq>
 80037e4:	b900      	cbnz	r0, 80037e8 <_dtoa_r+0x168>
 80037e6:	3f01      	subs	r7, #1
 80037e8:	2f16      	cmp	r7, #22
 80037ea:	d852      	bhi.n	8003892 <_dtoa_r+0x212>
 80037ec:	4b5d      	ldr	r3, [pc, #372]	@ (8003964 <_dtoa_r+0x2e4>)
 80037ee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80037f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80037fa:	f7fd f96f 	bl	8000adc <__aeabi_dcmplt>
 80037fe:	2800      	cmp	r0, #0
 8003800:	d049      	beq.n	8003896 <_dtoa_r+0x216>
 8003802:	3f01      	subs	r7, #1
 8003804:	2300      	movs	r3, #0
 8003806:	9310      	str	r3, [sp, #64]	@ 0x40
 8003808:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800380a:	1b9b      	subs	r3, r3, r6
 800380c:	1e5a      	subs	r2, r3, #1
 800380e:	bf45      	ittet	mi
 8003810:	f1c3 0301 	rsbmi	r3, r3, #1
 8003814:	9300      	strmi	r3, [sp, #0]
 8003816:	2300      	movpl	r3, #0
 8003818:	2300      	movmi	r3, #0
 800381a:	9206      	str	r2, [sp, #24]
 800381c:	bf54      	ite	pl
 800381e:	9300      	strpl	r3, [sp, #0]
 8003820:	9306      	strmi	r3, [sp, #24]
 8003822:	2f00      	cmp	r7, #0
 8003824:	db39      	blt.n	800389a <_dtoa_r+0x21a>
 8003826:	9b06      	ldr	r3, [sp, #24]
 8003828:	970d      	str	r7, [sp, #52]	@ 0x34
 800382a:	443b      	add	r3, r7
 800382c:	9306      	str	r3, [sp, #24]
 800382e:	2300      	movs	r3, #0
 8003830:	9308      	str	r3, [sp, #32]
 8003832:	9b07      	ldr	r3, [sp, #28]
 8003834:	2b09      	cmp	r3, #9
 8003836:	d863      	bhi.n	8003900 <_dtoa_r+0x280>
 8003838:	2b05      	cmp	r3, #5
 800383a:	bfc4      	itt	gt
 800383c:	3b04      	subgt	r3, #4
 800383e:	9307      	strgt	r3, [sp, #28]
 8003840:	9b07      	ldr	r3, [sp, #28]
 8003842:	f1a3 0302 	sub.w	r3, r3, #2
 8003846:	bfcc      	ite	gt
 8003848:	2400      	movgt	r4, #0
 800384a:	2401      	movle	r4, #1
 800384c:	2b03      	cmp	r3, #3
 800384e:	d863      	bhi.n	8003918 <_dtoa_r+0x298>
 8003850:	e8df f003 	tbb	[pc, r3]
 8003854:	2b375452 	.word	0x2b375452
 8003858:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800385c:	441e      	add	r6, r3
 800385e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8003862:	2b20      	cmp	r3, #32
 8003864:	bfc1      	itttt	gt
 8003866:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800386a:	409f      	lslgt	r7, r3
 800386c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8003870:	fa24 f303 	lsrgt.w	r3, r4, r3
 8003874:	bfd6      	itet	le
 8003876:	f1c3 0320 	rsble	r3, r3, #32
 800387a:	ea47 0003 	orrgt.w	r0, r7, r3
 800387e:	fa04 f003 	lslle.w	r0, r4, r3
 8003882:	f7fc fe3f 	bl	8000504 <__aeabi_ui2d>
 8003886:	2201      	movs	r2, #1
 8003888:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800388c:	3e01      	subs	r6, #1
 800388e:	9212      	str	r2, [sp, #72]	@ 0x48
 8003890:	e776      	b.n	8003780 <_dtoa_r+0x100>
 8003892:	2301      	movs	r3, #1
 8003894:	e7b7      	b.n	8003806 <_dtoa_r+0x186>
 8003896:	9010      	str	r0, [sp, #64]	@ 0x40
 8003898:	e7b6      	b.n	8003808 <_dtoa_r+0x188>
 800389a:	9b00      	ldr	r3, [sp, #0]
 800389c:	1bdb      	subs	r3, r3, r7
 800389e:	9300      	str	r3, [sp, #0]
 80038a0:	427b      	negs	r3, r7
 80038a2:	9308      	str	r3, [sp, #32]
 80038a4:	2300      	movs	r3, #0
 80038a6:	930d      	str	r3, [sp, #52]	@ 0x34
 80038a8:	e7c3      	b.n	8003832 <_dtoa_r+0x1b2>
 80038aa:	2301      	movs	r3, #1
 80038ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80038ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80038b0:	eb07 0b03 	add.w	fp, r7, r3
 80038b4:	f10b 0301 	add.w	r3, fp, #1
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	9303      	str	r3, [sp, #12]
 80038bc:	bfb8      	it	lt
 80038be:	2301      	movlt	r3, #1
 80038c0:	e006      	b.n	80038d0 <_dtoa_r+0x250>
 80038c2:	2301      	movs	r3, #1
 80038c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80038c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	dd28      	ble.n	800391e <_dtoa_r+0x29e>
 80038cc:	469b      	mov	fp, r3
 80038ce:	9303      	str	r3, [sp, #12]
 80038d0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80038d4:	2100      	movs	r1, #0
 80038d6:	2204      	movs	r2, #4
 80038d8:	f102 0514 	add.w	r5, r2, #20
 80038dc:	429d      	cmp	r5, r3
 80038de:	d926      	bls.n	800392e <_dtoa_r+0x2ae>
 80038e0:	6041      	str	r1, [r0, #4]
 80038e2:	4648      	mov	r0, r9
 80038e4:	f000 fd9c 	bl	8004420 <_Balloc>
 80038e8:	4682      	mov	sl, r0
 80038ea:	2800      	cmp	r0, #0
 80038ec:	d142      	bne.n	8003974 <_dtoa_r+0x2f4>
 80038ee:	4b1e      	ldr	r3, [pc, #120]	@ (8003968 <_dtoa_r+0x2e8>)
 80038f0:	4602      	mov	r2, r0
 80038f2:	f240 11af 	movw	r1, #431	@ 0x1af
 80038f6:	e6da      	b.n	80036ae <_dtoa_r+0x2e>
 80038f8:	2300      	movs	r3, #0
 80038fa:	e7e3      	b.n	80038c4 <_dtoa_r+0x244>
 80038fc:	2300      	movs	r3, #0
 80038fe:	e7d5      	b.n	80038ac <_dtoa_r+0x22c>
 8003900:	2401      	movs	r4, #1
 8003902:	2300      	movs	r3, #0
 8003904:	9307      	str	r3, [sp, #28]
 8003906:	9409      	str	r4, [sp, #36]	@ 0x24
 8003908:	f04f 3bff 	mov.w	fp, #4294967295
 800390c:	2200      	movs	r2, #0
 800390e:	f8cd b00c 	str.w	fp, [sp, #12]
 8003912:	2312      	movs	r3, #18
 8003914:	920c      	str	r2, [sp, #48]	@ 0x30
 8003916:	e7db      	b.n	80038d0 <_dtoa_r+0x250>
 8003918:	2301      	movs	r3, #1
 800391a:	9309      	str	r3, [sp, #36]	@ 0x24
 800391c:	e7f4      	b.n	8003908 <_dtoa_r+0x288>
 800391e:	f04f 0b01 	mov.w	fp, #1
 8003922:	f8cd b00c 	str.w	fp, [sp, #12]
 8003926:	465b      	mov	r3, fp
 8003928:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800392c:	e7d0      	b.n	80038d0 <_dtoa_r+0x250>
 800392e:	3101      	adds	r1, #1
 8003930:	0052      	lsls	r2, r2, #1
 8003932:	e7d1      	b.n	80038d8 <_dtoa_r+0x258>
 8003934:	f3af 8000 	nop.w
 8003938:	636f4361 	.word	0x636f4361
 800393c:	3fd287a7 	.word	0x3fd287a7
 8003940:	8b60c8b3 	.word	0x8b60c8b3
 8003944:	3fc68a28 	.word	0x3fc68a28
 8003948:	509f79fb 	.word	0x509f79fb
 800394c:	3fd34413 	.word	0x3fd34413
 8003950:	080050f7 	.word	0x080050f7
 8003954:	0800510e 	.word	0x0800510e
 8003958:	7ff00000 	.word	0x7ff00000
 800395c:	080050c7 	.word	0x080050c7
 8003960:	3ff80000 	.word	0x3ff80000
 8003964:	08005260 	.word	0x08005260
 8003968:	08005166 	.word	0x08005166
 800396c:	080050f3 	.word	0x080050f3
 8003970:	080050c6 	.word	0x080050c6
 8003974:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003978:	6018      	str	r0, [r3, #0]
 800397a:	9b03      	ldr	r3, [sp, #12]
 800397c:	2b0e      	cmp	r3, #14
 800397e:	f200 80a1 	bhi.w	8003ac4 <_dtoa_r+0x444>
 8003982:	2c00      	cmp	r4, #0
 8003984:	f000 809e 	beq.w	8003ac4 <_dtoa_r+0x444>
 8003988:	2f00      	cmp	r7, #0
 800398a:	dd33      	ble.n	80039f4 <_dtoa_r+0x374>
 800398c:	4b9c      	ldr	r3, [pc, #624]	@ (8003c00 <_dtoa_r+0x580>)
 800398e:	f007 020f 	and.w	r2, r7, #15
 8003992:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003996:	ed93 7b00 	vldr	d7, [r3]
 800399a:	05f8      	lsls	r0, r7, #23
 800399c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80039a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80039a4:	d516      	bpl.n	80039d4 <_dtoa_r+0x354>
 80039a6:	4b97      	ldr	r3, [pc, #604]	@ (8003c04 <_dtoa_r+0x584>)
 80039a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80039ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80039b0:	f7fc ff4c 	bl	800084c <__aeabi_ddiv>
 80039b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80039b8:	f004 040f 	and.w	r4, r4, #15
 80039bc:	2603      	movs	r6, #3
 80039be:	4d91      	ldr	r5, [pc, #580]	@ (8003c04 <_dtoa_r+0x584>)
 80039c0:	b954      	cbnz	r4, 80039d8 <_dtoa_r+0x358>
 80039c2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80039c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80039ca:	f7fc ff3f 	bl	800084c <__aeabi_ddiv>
 80039ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80039d2:	e028      	b.n	8003a26 <_dtoa_r+0x3a6>
 80039d4:	2602      	movs	r6, #2
 80039d6:	e7f2      	b.n	80039be <_dtoa_r+0x33e>
 80039d8:	07e1      	lsls	r1, r4, #31
 80039da:	d508      	bpl.n	80039ee <_dtoa_r+0x36e>
 80039dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80039e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80039e4:	f7fc fe08 	bl	80005f8 <__aeabi_dmul>
 80039e8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80039ec:	3601      	adds	r6, #1
 80039ee:	1064      	asrs	r4, r4, #1
 80039f0:	3508      	adds	r5, #8
 80039f2:	e7e5      	b.n	80039c0 <_dtoa_r+0x340>
 80039f4:	f000 80af 	beq.w	8003b56 <_dtoa_r+0x4d6>
 80039f8:	427c      	negs	r4, r7
 80039fa:	4b81      	ldr	r3, [pc, #516]	@ (8003c00 <_dtoa_r+0x580>)
 80039fc:	4d81      	ldr	r5, [pc, #516]	@ (8003c04 <_dtoa_r+0x584>)
 80039fe:	f004 020f 	and.w	r2, r4, #15
 8003a02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a0a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003a0e:	f7fc fdf3 	bl	80005f8 <__aeabi_dmul>
 8003a12:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003a16:	1124      	asrs	r4, r4, #4
 8003a18:	2300      	movs	r3, #0
 8003a1a:	2602      	movs	r6, #2
 8003a1c:	2c00      	cmp	r4, #0
 8003a1e:	f040 808f 	bne.w	8003b40 <_dtoa_r+0x4c0>
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d1d3      	bne.n	80039ce <_dtoa_r+0x34e>
 8003a26:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003a28:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	f000 8094 	beq.w	8003b5a <_dtoa_r+0x4da>
 8003a32:	4b75      	ldr	r3, [pc, #468]	@ (8003c08 <_dtoa_r+0x588>)
 8003a34:	2200      	movs	r2, #0
 8003a36:	4620      	mov	r0, r4
 8003a38:	4629      	mov	r1, r5
 8003a3a:	f7fd f84f 	bl	8000adc <__aeabi_dcmplt>
 8003a3e:	2800      	cmp	r0, #0
 8003a40:	f000 808b 	beq.w	8003b5a <_dtoa_r+0x4da>
 8003a44:	9b03      	ldr	r3, [sp, #12]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	f000 8087 	beq.w	8003b5a <_dtoa_r+0x4da>
 8003a4c:	f1bb 0f00 	cmp.w	fp, #0
 8003a50:	dd34      	ble.n	8003abc <_dtoa_r+0x43c>
 8003a52:	4620      	mov	r0, r4
 8003a54:	4b6d      	ldr	r3, [pc, #436]	@ (8003c0c <_dtoa_r+0x58c>)
 8003a56:	2200      	movs	r2, #0
 8003a58:	4629      	mov	r1, r5
 8003a5a:	f7fc fdcd 	bl	80005f8 <__aeabi_dmul>
 8003a5e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003a62:	f107 38ff 	add.w	r8, r7, #4294967295
 8003a66:	3601      	adds	r6, #1
 8003a68:	465c      	mov	r4, fp
 8003a6a:	4630      	mov	r0, r6
 8003a6c:	f7fc fd5a 	bl	8000524 <__aeabi_i2d>
 8003a70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003a74:	f7fc fdc0 	bl	80005f8 <__aeabi_dmul>
 8003a78:	4b65      	ldr	r3, [pc, #404]	@ (8003c10 <_dtoa_r+0x590>)
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	f7fc fc06 	bl	800028c <__adddf3>
 8003a80:	4605      	mov	r5, r0
 8003a82:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8003a86:	2c00      	cmp	r4, #0
 8003a88:	d16a      	bne.n	8003b60 <_dtoa_r+0x4e0>
 8003a8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003a8e:	4b61      	ldr	r3, [pc, #388]	@ (8003c14 <_dtoa_r+0x594>)
 8003a90:	2200      	movs	r2, #0
 8003a92:	f7fc fbf9 	bl	8000288 <__aeabi_dsub>
 8003a96:	4602      	mov	r2, r0
 8003a98:	460b      	mov	r3, r1
 8003a9a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003a9e:	462a      	mov	r2, r5
 8003aa0:	4633      	mov	r3, r6
 8003aa2:	f7fd f839 	bl	8000b18 <__aeabi_dcmpgt>
 8003aa6:	2800      	cmp	r0, #0
 8003aa8:	f040 8298 	bne.w	8003fdc <_dtoa_r+0x95c>
 8003aac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003ab0:	462a      	mov	r2, r5
 8003ab2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8003ab6:	f7fd f811 	bl	8000adc <__aeabi_dcmplt>
 8003aba:	bb38      	cbnz	r0, 8003b0c <_dtoa_r+0x48c>
 8003abc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8003ac0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8003ac4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	f2c0 8157 	blt.w	8003d7a <_dtoa_r+0x6fa>
 8003acc:	2f0e      	cmp	r7, #14
 8003ace:	f300 8154 	bgt.w	8003d7a <_dtoa_r+0x6fa>
 8003ad2:	4b4b      	ldr	r3, [pc, #300]	@ (8003c00 <_dtoa_r+0x580>)
 8003ad4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003ad8:	ed93 7b00 	vldr	d7, [r3]
 8003adc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	ed8d 7b00 	vstr	d7, [sp]
 8003ae4:	f280 80e5 	bge.w	8003cb2 <_dtoa_r+0x632>
 8003ae8:	9b03      	ldr	r3, [sp, #12]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	f300 80e1 	bgt.w	8003cb2 <_dtoa_r+0x632>
 8003af0:	d10c      	bne.n	8003b0c <_dtoa_r+0x48c>
 8003af2:	4b48      	ldr	r3, [pc, #288]	@ (8003c14 <_dtoa_r+0x594>)
 8003af4:	2200      	movs	r2, #0
 8003af6:	ec51 0b17 	vmov	r0, r1, d7
 8003afa:	f7fc fd7d 	bl	80005f8 <__aeabi_dmul>
 8003afe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003b02:	f7fc ffff 	bl	8000b04 <__aeabi_dcmpge>
 8003b06:	2800      	cmp	r0, #0
 8003b08:	f000 8266 	beq.w	8003fd8 <_dtoa_r+0x958>
 8003b0c:	2400      	movs	r4, #0
 8003b0e:	4625      	mov	r5, r4
 8003b10:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8003b12:	4656      	mov	r6, sl
 8003b14:	ea6f 0803 	mvn.w	r8, r3
 8003b18:	2700      	movs	r7, #0
 8003b1a:	4621      	mov	r1, r4
 8003b1c:	4648      	mov	r0, r9
 8003b1e:	f000 fcbf 	bl	80044a0 <_Bfree>
 8003b22:	2d00      	cmp	r5, #0
 8003b24:	f000 80bd 	beq.w	8003ca2 <_dtoa_r+0x622>
 8003b28:	b12f      	cbz	r7, 8003b36 <_dtoa_r+0x4b6>
 8003b2a:	42af      	cmp	r7, r5
 8003b2c:	d003      	beq.n	8003b36 <_dtoa_r+0x4b6>
 8003b2e:	4639      	mov	r1, r7
 8003b30:	4648      	mov	r0, r9
 8003b32:	f000 fcb5 	bl	80044a0 <_Bfree>
 8003b36:	4629      	mov	r1, r5
 8003b38:	4648      	mov	r0, r9
 8003b3a:	f000 fcb1 	bl	80044a0 <_Bfree>
 8003b3e:	e0b0      	b.n	8003ca2 <_dtoa_r+0x622>
 8003b40:	07e2      	lsls	r2, r4, #31
 8003b42:	d505      	bpl.n	8003b50 <_dtoa_r+0x4d0>
 8003b44:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003b48:	f7fc fd56 	bl	80005f8 <__aeabi_dmul>
 8003b4c:	3601      	adds	r6, #1
 8003b4e:	2301      	movs	r3, #1
 8003b50:	1064      	asrs	r4, r4, #1
 8003b52:	3508      	adds	r5, #8
 8003b54:	e762      	b.n	8003a1c <_dtoa_r+0x39c>
 8003b56:	2602      	movs	r6, #2
 8003b58:	e765      	b.n	8003a26 <_dtoa_r+0x3a6>
 8003b5a:	9c03      	ldr	r4, [sp, #12]
 8003b5c:	46b8      	mov	r8, r7
 8003b5e:	e784      	b.n	8003a6a <_dtoa_r+0x3ea>
 8003b60:	4b27      	ldr	r3, [pc, #156]	@ (8003c00 <_dtoa_r+0x580>)
 8003b62:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003b64:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003b68:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003b6c:	4454      	add	r4, sl
 8003b6e:	2900      	cmp	r1, #0
 8003b70:	d054      	beq.n	8003c1c <_dtoa_r+0x59c>
 8003b72:	4929      	ldr	r1, [pc, #164]	@ (8003c18 <_dtoa_r+0x598>)
 8003b74:	2000      	movs	r0, #0
 8003b76:	f7fc fe69 	bl	800084c <__aeabi_ddiv>
 8003b7a:	4633      	mov	r3, r6
 8003b7c:	462a      	mov	r2, r5
 8003b7e:	f7fc fb83 	bl	8000288 <__aeabi_dsub>
 8003b82:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8003b86:	4656      	mov	r6, sl
 8003b88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003b8c:	f7fc ffe4 	bl	8000b58 <__aeabi_d2iz>
 8003b90:	4605      	mov	r5, r0
 8003b92:	f7fc fcc7 	bl	8000524 <__aeabi_i2d>
 8003b96:	4602      	mov	r2, r0
 8003b98:	460b      	mov	r3, r1
 8003b9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003b9e:	f7fc fb73 	bl	8000288 <__aeabi_dsub>
 8003ba2:	3530      	adds	r5, #48	@ 0x30
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	460b      	mov	r3, r1
 8003ba8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003bac:	f806 5b01 	strb.w	r5, [r6], #1
 8003bb0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8003bb4:	f7fc ff92 	bl	8000adc <__aeabi_dcmplt>
 8003bb8:	2800      	cmp	r0, #0
 8003bba:	d172      	bne.n	8003ca2 <_dtoa_r+0x622>
 8003bbc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003bc0:	4911      	ldr	r1, [pc, #68]	@ (8003c08 <_dtoa_r+0x588>)
 8003bc2:	2000      	movs	r0, #0
 8003bc4:	f7fc fb60 	bl	8000288 <__aeabi_dsub>
 8003bc8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8003bcc:	f7fc ff86 	bl	8000adc <__aeabi_dcmplt>
 8003bd0:	2800      	cmp	r0, #0
 8003bd2:	f040 80b4 	bne.w	8003d3e <_dtoa_r+0x6be>
 8003bd6:	42a6      	cmp	r6, r4
 8003bd8:	f43f af70 	beq.w	8003abc <_dtoa_r+0x43c>
 8003bdc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8003be0:	4b0a      	ldr	r3, [pc, #40]	@ (8003c0c <_dtoa_r+0x58c>)
 8003be2:	2200      	movs	r2, #0
 8003be4:	f7fc fd08 	bl	80005f8 <__aeabi_dmul>
 8003be8:	4b08      	ldr	r3, [pc, #32]	@ (8003c0c <_dtoa_r+0x58c>)
 8003bea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8003bee:	2200      	movs	r2, #0
 8003bf0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003bf4:	f7fc fd00 	bl	80005f8 <__aeabi_dmul>
 8003bf8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003bfc:	e7c4      	b.n	8003b88 <_dtoa_r+0x508>
 8003bfe:	bf00      	nop
 8003c00:	08005260 	.word	0x08005260
 8003c04:	08005238 	.word	0x08005238
 8003c08:	3ff00000 	.word	0x3ff00000
 8003c0c:	40240000 	.word	0x40240000
 8003c10:	401c0000 	.word	0x401c0000
 8003c14:	40140000 	.word	0x40140000
 8003c18:	3fe00000 	.word	0x3fe00000
 8003c1c:	4631      	mov	r1, r6
 8003c1e:	4628      	mov	r0, r5
 8003c20:	f7fc fcea 	bl	80005f8 <__aeabi_dmul>
 8003c24:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8003c28:	9413      	str	r4, [sp, #76]	@ 0x4c
 8003c2a:	4656      	mov	r6, sl
 8003c2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003c30:	f7fc ff92 	bl	8000b58 <__aeabi_d2iz>
 8003c34:	4605      	mov	r5, r0
 8003c36:	f7fc fc75 	bl	8000524 <__aeabi_i2d>
 8003c3a:	4602      	mov	r2, r0
 8003c3c:	460b      	mov	r3, r1
 8003c3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003c42:	f7fc fb21 	bl	8000288 <__aeabi_dsub>
 8003c46:	3530      	adds	r5, #48	@ 0x30
 8003c48:	f806 5b01 	strb.w	r5, [r6], #1
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	460b      	mov	r3, r1
 8003c50:	42a6      	cmp	r6, r4
 8003c52:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003c56:	f04f 0200 	mov.w	r2, #0
 8003c5a:	d124      	bne.n	8003ca6 <_dtoa_r+0x626>
 8003c5c:	4baf      	ldr	r3, [pc, #700]	@ (8003f1c <_dtoa_r+0x89c>)
 8003c5e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8003c62:	f7fc fb13 	bl	800028c <__adddf3>
 8003c66:	4602      	mov	r2, r0
 8003c68:	460b      	mov	r3, r1
 8003c6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003c6e:	f7fc ff53 	bl	8000b18 <__aeabi_dcmpgt>
 8003c72:	2800      	cmp	r0, #0
 8003c74:	d163      	bne.n	8003d3e <_dtoa_r+0x6be>
 8003c76:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8003c7a:	49a8      	ldr	r1, [pc, #672]	@ (8003f1c <_dtoa_r+0x89c>)
 8003c7c:	2000      	movs	r0, #0
 8003c7e:	f7fc fb03 	bl	8000288 <__aeabi_dsub>
 8003c82:	4602      	mov	r2, r0
 8003c84:	460b      	mov	r3, r1
 8003c86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003c8a:	f7fc ff27 	bl	8000adc <__aeabi_dcmplt>
 8003c8e:	2800      	cmp	r0, #0
 8003c90:	f43f af14 	beq.w	8003abc <_dtoa_r+0x43c>
 8003c94:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8003c96:	1e73      	subs	r3, r6, #1
 8003c98:	9313      	str	r3, [sp, #76]	@ 0x4c
 8003c9a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8003c9e:	2b30      	cmp	r3, #48	@ 0x30
 8003ca0:	d0f8      	beq.n	8003c94 <_dtoa_r+0x614>
 8003ca2:	4647      	mov	r7, r8
 8003ca4:	e03b      	b.n	8003d1e <_dtoa_r+0x69e>
 8003ca6:	4b9e      	ldr	r3, [pc, #632]	@ (8003f20 <_dtoa_r+0x8a0>)
 8003ca8:	f7fc fca6 	bl	80005f8 <__aeabi_dmul>
 8003cac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003cb0:	e7bc      	b.n	8003c2c <_dtoa_r+0x5ac>
 8003cb2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8003cb6:	4656      	mov	r6, sl
 8003cb8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003cbc:	4620      	mov	r0, r4
 8003cbe:	4629      	mov	r1, r5
 8003cc0:	f7fc fdc4 	bl	800084c <__aeabi_ddiv>
 8003cc4:	f7fc ff48 	bl	8000b58 <__aeabi_d2iz>
 8003cc8:	4680      	mov	r8, r0
 8003cca:	f7fc fc2b 	bl	8000524 <__aeabi_i2d>
 8003cce:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003cd2:	f7fc fc91 	bl	80005f8 <__aeabi_dmul>
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	460b      	mov	r3, r1
 8003cda:	4620      	mov	r0, r4
 8003cdc:	4629      	mov	r1, r5
 8003cde:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8003ce2:	f7fc fad1 	bl	8000288 <__aeabi_dsub>
 8003ce6:	f806 4b01 	strb.w	r4, [r6], #1
 8003cea:	9d03      	ldr	r5, [sp, #12]
 8003cec:	eba6 040a 	sub.w	r4, r6, sl
 8003cf0:	42a5      	cmp	r5, r4
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	460b      	mov	r3, r1
 8003cf6:	d133      	bne.n	8003d60 <_dtoa_r+0x6e0>
 8003cf8:	f7fc fac8 	bl	800028c <__adddf3>
 8003cfc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003d00:	4604      	mov	r4, r0
 8003d02:	460d      	mov	r5, r1
 8003d04:	f7fc ff08 	bl	8000b18 <__aeabi_dcmpgt>
 8003d08:	b9c0      	cbnz	r0, 8003d3c <_dtoa_r+0x6bc>
 8003d0a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003d0e:	4620      	mov	r0, r4
 8003d10:	4629      	mov	r1, r5
 8003d12:	f7fc fed9 	bl	8000ac8 <__aeabi_dcmpeq>
 8003d16:	b110      	cbz	r0, 8003d1e <_dtoa_r+0x69e>
 8003d18:	f018 0f01 	tst.w	r8, #1
 8003d1c:	d10e      	bne.n	8003d3c <_dtoa_r+0x6bc>
 8003d1e:	9902      	ldr	r1, [sp, #8]
 8003d20:	4648      	mov	r0, r9
 8003d22:	f000 fbbd 	bl	80044a0 <_Bfree>
 8003d26:	2300      	movs	r3, #0
 8003d28:	7033      	strb	r3, [r6, #0]
 8003d2a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8003d2c:	3701      	adds	r7, #1
 8003d2e:	601f      	str	r7, [r3, #0]
 8003d30:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	f000 824b 	beq.w	80041ce <_dtoa_r+0xb4e>
 8003d38:	601e      	str	r6, [r3, #0]
 8003d3a:	e248      	b.n	80041ce <_dtoa_r+0xb4e>
 8003d3c:	46b8      	mov	r8, r7
 8003d3e:	4633      	mov	r3, r6
 8003d40:	461e      	mov	r6, r3
 8003d42:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003d46:	2a39      	cmp	r2, #57	@ 0x39
 8003d48:	d106      	bne.n	8003d58 <_dtoa_r+0x6d8>
 8003d4a:	459a      	cmp	sl, r3
 8003d4c:	d1f8      	bne.n	8003d40 <_dtoa_r+0x6c0>
 8003d4e:	2230      	movs	r2, #48	@ 0x30
 8003d50:	f108 0801 	add.w	r8, r8, #1
 8003d54:	f88a 2000 	strb.w	r2, [sl]
 8003d58:	781a      	ldrb	r2, [r3, #0]
 8003d5a:	3201      	adds	r2, #1
 8003d5c:	701a      	strb	r2, [r3, #0]
 8003d5e:	e7a0      	b.n	8003ca2 <_dtoa_r+0x622>
 8003d60:	4b6f      	ldr	r3, [pc, #444]	@ (8003f20 <_dtoa_r+0x8a0>)
 8003d62:	2200      	movs	r2, #0
 8003d64:	f7fc fc48 	bl	80005f8 <__aeabi_dmul>
 8003d68:	2200      	movs	r2, #0
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	4604      	mov	r4, r0
 8003d6e:	460d      	mov	r5, r1
 8003d70:	f7fc feaa 	bl	8000ac8 <__aeabi_dcmpeq>
 8003d74:	2800      	cmp	r0, #0
 8003d76:	d09f      	beq.n	8003cb8 <_dtoa_r+0x638>
 8003d78:	e7d1      	b.n	8003d1e <_dtoa_r+0x69e>
 8003d7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003d7c:	2a00      	cmp	r2, #0
 8003d7e:	f000 80ea 	beq.w	8003f56 <_dtoa_r+0x8d6>
 8003d82:	9a07      	ldr	r2, [sp, #28]
 8003d84:	2a01      	cmp	r2, #1
 8003d86:	f300 80cd 	bgt.w	8003f24 <_dtoa_r+0x8a4>
 8003d8a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8003d8c:	2a00      	cmp	r2, #0
 8003d8e:	f000 80c1 	beq.w	8003f14 <_dtoa_r+0x894>
 8003d92:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8003d96:	9c08      	ldr	r4, [sp, #32]
 8003d98:	9e00      	ldr	r6, [sp, #0]
 8003d9a:	9a00      	ldr	r2, [sp, #0]
 8003d9c:	441a      	add	r2, r3
 8003d9e:	9200      	str	r2, [sp, #0]
 8003da0:	9a06      	ldr	r2, [sp, #24]
 8003da2:	2101      	movs	r1, #1
 8003da4:	441a      	add	r2, r3
 8003da6:	4648      	mov	r0, r9
 8003da8:	9206      	str	r2, [sp, #24]
 8003daa:	f000 fc2d 	bl	8004608 <__i2b>
 8003dae:	4605      	mov	r5, r0
 8003db0:	b166      	cbz	r6, 8003dcc <_dtoa_r+0x74c>
 8003db2:	9b06      	ldr	r3, [sp, #24]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	dd09      	ble.n	8003dcc <_dtoa_r+0x74c>
 8003db8:	42b3      	cmp	r3, r6
 8003dba:	9a00      	ldr	r2, [sp, #0]
 8003dbc:	bfa8      	it	ge
 8003dbe:	4633      	movge	r3, r6
 8003dc0:	1ad2      	subs	r2, r2, r3
 8003dc2:	9200      	str	r2, [sp, #0]
 8003dc4:	9a06      	ldr	r2, [sp, #24]
 8003dc6:	1af6      	subs	r6, r6, r3
 8003dc8:	1ad3      	subs	r3, r2, r3
 8003dca:	9306      	str	r3, [sp, #24]
 8003dcc:	9b08      	ldr	r3, [sp, #32]
 8003dce:	b30b      	cbz	r3, 8003e14 <_dtoa_r+0x794>
 8003dd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	f000 80c6 	beq.w	8003f64 <_dtoa_r+0x8e4>
 8003dd8:	2c00      	cmp	r4, #0
 8003dda:	f000 80c0 	beq.w	8003f5e <_dtoa_r+0x8de>
 8003dde:	4629      	mov	r1, r5
 8003de0:	4622      	mov	r2, r4
 8003de2:	4648      	mov	r0, r9
 8003de4:	f000 fcc8 	bl	8004778 <__pow5mult>
 8003de8:	9a02      	ldr	r2, [sp, #8]
 8003dea:	4601      	mov	r1, r0
 8003dec:	4605      	mov	r5, r0
 8003dee:	4648      	mov	r0, r9
 8003df0:	f000 fc20 	bl	8004634 <__multiply>
 8003df4:	9902      	ldr	r1, [sp, #8]
 8003df6:	4680      	mov	r8, r0
 8003df8:	4648      	mov	r0, r9
 8003dfa:	f000 fb51 	bl	80044a0 <_Bfree>
 8003dfe:	9b08      	ldr	r3, [sp, #32]
 8003e00:	1b1b      	subs	r3, r3, r4
 8003e02:	9308      	str	r3, [sp, #32]
 8003e04:	f000 80b1 	beq.w	8003f6a <_dtoa_r+0x8ea>
 8003e08:	9a08      	ldr	r2, [sp, #32]
 8003e0a:	4641      	mov	r1, r8
 8003e0c:	4648      	mov	r0, r9
 8003e0e:	f000 fcb3 	bl	8004778 <__pow5mult>
 8003e12:	9002      	str	r0, [sp, #8]
 8003e14:	2101      	movs	r1, #1
 8003e16:	4648      	mov	r0, r9
 8003e18:	f000 fbf6 	bl	8004608 <__i2b>
 8003e1c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003e1e:	4604      	mov	r4, r0
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	f000 81d8 	beq.w	80041d6 <_dtoa_r+0xb56>
 8003e26:	461a      	mov	r2, r3
 8003e28:	4601      	mov	r1, r0
 8003e2a:	4648      	mov	r0, r9
 8003e2c:	f000 fca4 	bl	8004778 <__pow5mult>
 8003e30:	9b07      	ldr	r3, [sp, #28]
 8003e32:	2b01      	cmp	r3, #1
 8003e34:	4604      	mov	r4, r0
 8003e36:	f300 809f 	bgt.w	8003f78 <_dtoa_r+0x8f8>
 8003e3a:	9b04      	ldr	r3, [sp, #16]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	f040 8097 	bne.w	8003f70 <_dtoa_r+0x8f0>
 8003e42:	9b05      	ldr	r3, [sp, #20]
 8003e44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	f040 8093 	bne.w	8003f74 <_dtoa_r+0x8f4>
 8003e4e:	9b05      	ldr	r3, [sp, #20]
 8003e50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003e54:	0d1b      	lsrs	r3, r3, #20
 8003e56:	051b      	lsls	r3, r3, #20
 8003e58:	b133      	cbz	r3, 8003e68 <_dtoa_r+0x7e8>
 8003e5a:	9b00      	ldr	r3, [sp, #0]
 8003e5c:	3301      	adds	r3, #1
 8003e5e:	9300      	str	r3, [sp, #0]
 8003e60:	9b06      	ldr	r3, [sp, #24]
 8003e62:	3301      	adds	r3, #1
 8003e64:	9306      	str	r3, [sp, #24]
 8003e66:	2301      	movs	r3, #1
 8003e68:	9308      	str	r3, [sp, #32]
 8003e6a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	f000 81b8 	beq.w	80041e2 <_dtoa_r+0xb62>
 8003e72:	6923      	ldr	r3, [r4, #16]
 8003e74:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003e78:	6918      	ldr	r0, [r3, #16]
 8003e7a:	f000 fb79 	bl	8004570 <__hi0bits>
 8003e7e:	f1c0 0020 	rsb	r0, r0, #32
 8003e82:	9b06      	ldr	r3, [sp, #24]
 8003e84:	4418      	add	r0, r3
 8003e86:	f010 001f 	ands.w	r0, r0, #31
 8003e8a:	f000 8082 	beq.w	8003f92 <_dtoa_r+0x912>
 8003e8e:	f1c0 0320 	rsb	r3, r0, #32
 8003e92:	2b04      	cmp	r3, #4
 8003e94:	dd73      	ble.n	8003f7e <_dtoa_r+0x8fe>
 8003e96:	9b00      	ldr	r3, [sp, #0]
 8003e98:	f1c0 001c 	rsb	r0, r0, #28
 8003e9c:	4403      	add	r3, r0
 8003e9e:	9300      	str	r3, [sp, #0]
 8003ea0:	9b06      	ldr	r3, [sp, #24]
 8003ea2:	4403      	add	r3, r0
 8003ea4:	4406      	add	r6, r0
 8003ea6:	9306      	str	r3, [sp, #24]
 8003ea8:	9b00      	ldr	r3, [sp, #0]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	dd05      	ble.n	8003eba <_dtoa_r+0x83a>
 8003eae:	9902      	ldr	r1, [sp, #8]
 8003eb0:	461a      	mov	r2, r3
 8003eb2:	4648      	mov	r0, r9
 8003eb4:	f000 fcba 	bl	800482c <__lshift>
 8003eb8:	9002      	str	r0, [sp, #8]
 8003eba:	9b06      	ldr	r3, [sp, #24]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	dd05      	ble.n	8003ecc <_dtoa_r+0x84c>
 8003ec0:	4621      	mov	r1, r4
 8003ec2:	461a      	mov	r2, r3
 8003ec4:	4648      	mov	r0, r9
 8003ec6:	f000 fcb1 	bl	800482c <__lshift>
 8003eca:	4604      	mov	r4, r0
 8003ecc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d061      	beq.n	8003f96 <_dtoa_r+0x916>
 8003ed2:	9802      	ldr	r0, [sp, #8]
 8003ed4:	4621      	mov	r1, r4
 8003ed6:	f000 fd15 	bl	8004904 <__mcmp>
 8003eda:	2800      	cmp	r0, #0
 8003edc:	da5b      	bge.n	8003f96 <_dtoa_r+0x916>
 8003ede:	2300      	movs	r3, #0
 8003ee0:	9902      	ldr	r1, [sp, #8]
 8003ee2:	220a      	movs	r2, #10
 8003ee4:	4648      	mov	r0, r9
 8003ee6:	f000 fafd 	bl	80044e4 <__multadd>
 8003eea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003eec:	9002      	str	r0, [sp, #8]
 8003eee:	f107 38ff 	add.w	r8, r7, #4294967295
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	f000 8177 	beq.w	80041e6 <_dtoa_r+0xb66>
 8003ef8:	4629      	mov	r1, r5
 8003efa:	2300      	movs	r3, #0
 8003efc:	220a      	movs	r2, #10
 8003efe:	4648      	mov	r0, r9
 8003f00:	f000 faf0 	bl	80044e4 <__multadd>
 8003f04:	f1bb 0f00 	cmp.w	fp, #0
 8003f08:	4605      	mov	r5, r0
 8003f0a:	dc6f      	bgt.n	8003fec <_dtoa_r+0x96c>
 8003f0c:	9b07      	ldr	r3, [sp, #28]
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	dc49      	bgt.n	8003fa6 <_dtoa_r+0x926>
 8003f12:	e06b      	b.n	8003fec <_dtoa_r+0x96c>
 8003f14:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003f16:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8003f1a:	e73c      	b.n	8003d96 <_dtoa_r+0x716>
 8003f1c:	3fe00000 	.word	0x3fe00000
 8003f20:	40240000 	.word	0x40240000
 8003f24:	9b03      	ldr	r3, [sp, #12]
 8003f26:	1e5c      	subs	r4, r3, #1
 8003f28:	9b08      	ldr	r3, [sp, #32]
 8003f2a:	42a3      	cmp	r3, r4
 8003f2c:	db09      	blt.n	8003f42 <_dtoa_r+0x8c2>
 8003f2e:	1b1c      	subs	r4, r3, r4
 8003f30:	9b03      	ldr	r3, [sp, #12]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	f6bf af30 	bge.w	8003d98 <_dtoa_r+0x718>
 8003f38:	9b00      	ldr	r3, [sp, #0]
 8003f3a:	9a03      	ldr	r2, [sp, #12]
 8003f3c:	1a9e      	subs	r6, r3, r2
 8003f3e:	2300      	movs	r3, #0
 8003f40:	e72b      	b.n	8003d9a <_dtoa_r+0x71a>
 8003f42:	9b08      	ldr	r3, [sp, #32]
 8003f44:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8003f46:	9408      	str	r4, [sp, #32]
 8003f48:	1ae3      	subs	r3, r4, r3
 8003f4a:	441a      	add	r2, r3
 8003f4c:	9e00      	ldr	r6, [sp, #0]
 8003f4e:	9b03      	ldr	r3, [sp, #12]
 8003f50:	920d      	str	r2, [sp, #52]	@ 0x34
 8003f52:	2400      	movs	r4, #0
 8003f54:	e721      	b.n	8003d9a <_dtoa_r+0x71a>
 8003f56:	9c08      	ldr	r4, [sp, #32]
 8003f58:	9e00      	ldr	r6, [sp, #0]
 8003f5a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8003f5c:	e728      	b.n	8003db0 <_dtoa_r+0x730>
 8003f5e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8003f62:	e751      	b.n	8003e08 <_dtoa_r+0x788>
 8003f64:	9a08      	ldr	r2, [sp, #32]
 8003f66:	9902      	ldr	r1, [sp, #8]
 8003f68:	e750      	b.n	8003e0c <_dtoa_r+0x78c>
 8003f6a:	f8cd 8008 	str.w	r8, [sp, #8]
 8003f6e:	e751      	b.n	8003e14 <_dtoa_r+0x794>
 8003f70:	2300      	movs	r3, #0
 8003f72:	e779      	b.n	8003e68 <_dtoa_r+0x7e8>
 8003f74:	9b04      	ldr	r3, [sp, #16]
 8003f76:	e777      	b.n	8003e68 <_dtoa_r+0x7e8>
 8003f78:	2300      	movs	r3, #0
 8003f7a:	9308      	str	r3, [sp, #32]
 8003f7c:	e779      	b.n	8003e72 <_dtoa_r+0x7f2>
 8003f7e:	d093      	beq.n	8003ea8 <_dtoa_r+0x828>
 8003f80:	9a00      	ldr	r2, [sp, #0]
 8003f82:	331c      	adds	r3, #28
 8003f84:	441a      	add	r2, r3
 8003f86:	9200      	str	r2, [sp, #0]
 8003f88:	9a06      	ldr	r2, [sp, #24]
 8003f8a:	441a      	add	r2, r3
 8003f8c:	441e      	add	r6, r3
 8003f8e:	9206      	str	r2, [sp, #24]
 8003f90:	e78a      	b.n	8003ea8 <_dtoa_r+0x828>
 8003f92:	4603      	mov	r3, r0
 8003f94:	e7f4      	b.n	8003f80 <_dtoa_r+0x900>
 8003f96:	9b03      	ldr	r3, [sp, #12]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	46b8      	mov	r8, r7
 8003f9c:	dc20      	bgt.n	8003fe0 <_dtoa_r+0x960>
 8003f9e:	469b      	mov	fp, r3
 8003fa0:	9b07      	ldr	r3, [sp, #28]
 8003fa2:	2b02      	cmp	r3, #2
 8003fa4:	dd1e      	ble.n	8003fe4 <_dtoa_r+0x964>
 8003fa6:	f1bb 0f00 	cmp.w	fp, #0
 8003faa:	f47f adb1 	bne.w	8003b10 <_dtoa_r+0x490>
 8003fae:	4621      	mov	r1, r4
 8003fb0:	465b      	mov	r3, fp
 8003fb2:	2205      	movs	r2, #5
 8003fb4:	4648      	mov	r0, r9
 8003fb6:	f000 fa95 	bl	80044e4 <__multadd>
 8003fba:	4601      	mov	r1, r0
 8003fbc:	4604      	mov	r4, r0
 8003fbe:	9802      	ldr	r0, [sp, #8]
 8003fc0:	f000 fca0 	bl	8004904 <__mcmp>
 8003fc4:	2800      	cmp	r0, #0
 8003fc6:	f77f ada3 	ble.w	8003b10 <_dtoa_r+0x490>
 8003fca:	4656      	mov	r6, sl
 8003fcc:	2331      	movs	r3, #49	@ 0x31
 8003fce:	f806 3b01 	strb.w	r3, [r6], #1
 8003fd2:	f108 0801 	add.w	r8, r8, #1
 8003fd6:	e59f      	b.n	8003b18 <_dtoa_r+0x498>
 8003fd8:	9c03      	ldr	r4, [sp, #12]
 8003fda:	46b8      	mov	r8, r7
 8003fdc:	4625      	mov	r5, r4
 8003fde:	e7f4      	b.n	8003fca <_dtoa_r+0x94a>
 8003fe0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8003fe4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	f000 8101 	beq.w	80041ee <_dtoa_r+0xb6e>
 8003fec:	2e00      	cmp	r6, #0
 8003fee:	dd05      	ble.n	8003ffc <_dtoa_r+0x97c>
 8003ff0:	4629      	mov	r1, r5
 8003ff2:	4632      	mov	r2, r6
 8003ff4:	4648      	mov	r0, r9
 8003ff6:	f000 fc19 	bl	800482c <__lshift>
 8003ffa:	4605      	mov	r5, r0
 8003ffc:	9b08      	ldr	r3, [sp, #32]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d05c      	beq.n	80040bc <_dtoa_r+0xa3c>
 8004002:	6869      	ldr	r1, [r5, #4]
 8004004:	4648      	mov	r0, r9
 8004006:	f000 fa0b 	bl	8004420 <_Balloc>
 800400a:	4606      	mov	r6, r0
 800400c:	b928      	cbnz	r0, 800401a <_dtoa_r+0x99a>
 800400e:	4b82      	ldr	r3, [pc, #520]	@ (8004218 <_dtoa_r+0xb98>)
 8004010:	4602      	mov	r2, r0
 8004012:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8004016:	f7ff bb4a 	b.w	80036ae <_dtoa_r+0x2e>
 800401a:	692a      	ldr	r2, [r5, #16]
 800401c:	3202      	adds	r2, #2
 800401e:	0092      	lsls	r2, r2, #2
 8004020:	f105 010c 	add.w	r1, r5, #12
 8004024:	300c      	adds	r0, #12
 8004026:	f7ff fa94 	bl	8003552 <memcpy>
 800402a:	2201      	movs	r2, #1
 800402c:	4631      	mov	r1, r6
 800402e:	4648      	mov	r0, r9
 8004030:	f000 fbfc 	bl	800482c <__lshift>
 8004034:	f10a 0301 	add.w	r3, sl, #1
 8004038:	9300      	str	r3, [sp, #0]
 800403a:	eb0a 030b 	add.w	r3, sl, fp
 800403e:	9308      	str	r3, [sp, #32]
 8004040:	9b04      	ldr	r3, [sp, #16]
 8004042:	f003 0301 	and.w	r3, r3, #1
 8004046:	462f      	mov	r7, r5
 8004048:	9306      	str	r3, [sp, #24]
 800404a:	4605      	mov	r5, r0
 800404c:	9b00      	ldr	r3, [sp, #0]
 800404e:	9802      	ldr	r0, [sp, #8]
 8004050:	4621      	mov	r1, r4
 8004052:	f103 3bff 	add.w	fp, r3, #4294967295
 8004056:	f7ff fa8a 	bl	800356e <quorem>
 800405a:	4603      	mov	r3, r0
 800405c:	3330      	adds	r3, #48	@ 0x30
 800405e:	9003      	str	r0, [sp, #12]
 8004060:	4639      	mov	r1, r7
 8004062:	9802      	ldr	r0, [sp, #8]
 8004064:	9309      	str	r3, [sp, #36]	@ 0x24
 8004066:	f000 fc4d 	bl	8004904 <__mcmp>
 800406a:	462a      	mov	r2, r5
 800406c:	9004      	str	r0, [sp, #16]
 800406e:	4621      	mov	r1, r4
 8004070:	4648      	mov	r0, r9
 8004072:	f000 fc63 	bl	800493c <__mdiff>
 8004076:	68c2      	ldr	r2, [r0, #12]
 8004078:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800407a:	4606      	mov	r6, r0
 800407c:	bb02      	cbnz	r2, 80040c0 <_dtoa_r+0xa40>
 800407e:	4601      	mov	r1, r0
 8004080:	9802      	ldr	r0, [sp, #8]
 8004082:	f000 fc3f 	bl	8004904 <__mcmp>
 8004086:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004088:	4602      	mov	r2, r0
 800408a:	4631      	mov	r1, r6
 800408c:	4648      	mov	r0, r9
 800408e:	920c      	str	r2, [sp, #48]	@ 0x30
 8004090:	9309      	str	r3, [sp, #36]	@ 0x24
 8004092:	f000 fa05 	bl	80044a0 <_Bfree>
 8004096:	9b07      	ldr	r3, [sp, #28]
 8004098:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800409a:	9e00      	ldr	r6, [sp, #0]
 800409c:	ea42 0103 	orr.w	r1, r2, r3
 80040a0:	9b06      	ldr	r3, [sp, #24]
 80040a2:	4319      	orrs	r1, r3
 80040a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80040a6:	d10d      	bne.n	80040c4 <_dtoa_r+0xa44>
 80040a8:	2b39      	cmp	r3, #57	@ 0x39
 80040aa:	d027      	beq.n	80040fc <_dtoa_r+0xa7c>
 80040ac:	9a04      	ldr	r2, [sp, #16]
 80040ae:	2a00      	cmp	r2, #0
 80040b0:	dd01      	ble.n	80040b6 <_dtoa_r+0xa36>
 80040b2:	9b03      	ldr	r3, [sp, #12]
 80040b4:	3331      	adds	r3, #49	@ 0x31
 80040b6:	f88b 3000 	strb.w	r3, [fp]
 80040ba:	e52e      	b.n	8003b1a <_dtoa_r+0x49a>
 80040bc:	4628      	mov	r0, r5
 80040be:	e7b9      	b.n	8004034 <_dtoa_r+0x9b4>
 80040c0:	2201      	movs	r2, #1
 80040c2:	e7e2      	b.n	800408a <_dtoa_r+0xa0a>
 80040c4:	9904      	ldr	r1, [sp, #16]
 80040c6:	2900      	cmp	r1, #0
 80040c8:	db04      	blt.n	80040d4 <_dtoa_r+0xa54>
 80040ca:	9807      	ldr	r0, [sp, #28]
 80040cc:	4301      	orrs	r1, r0
 80040ce:	9806      	ldr	r0, [sp, #24]
 80040d0:	4301      	orrs	r1, r0
 80040d2:	d120      	bne.n	8004116 <_dtoa_r+0xa96>
 80040d4:	2a00      	cmp	r2, #0
 80040d6:	ddee      	ble.n	80040b6 <_dtoa_r+0xa36>
 80040d8:	9902      	ldr	r1, [sp, #8]
 80040da:	9300      	str	r3, [sp, #0]
 80040dc:	2201      	movs	r2, #1
 80040de:	4648      	mov	r0, r9
 80040e0:	f000 fba4 	bl	800482c <__lshift>
 80040e4:	4621      	mov	r1, r4
 80040e6:	9002      	str	r0, [sp, #8]
 80040e8:	f000 fc0c 	bl	8004904 <__mcmp>
 80040ec:	2800      	cmp	r0, #0
 80040ee:	9b00      	ldr	r3, [sp, #0]
 80040f0:	dc02      	bgt.n	80040f8 <_dtoa_r+0xa78>
 80040f2:	d1e0      	bne.n	80040b6 <_dtoa_r+0xa36>
 80040f4:	07da      	lsls	r2, r3, #31
 80040f6:	d5de      	bpl.n	80040b6 <_dtoa_r+0xa36>
 80040f8:	2b39      	cmp	r3, #57	@ 0x39
 80040fa:	d1da      	bne.n	80040b2 <_dtoa_r+0xa32>
 80040fc:	2339      	movs	r3, #57	@ 0x39
 80040fe:	f88b 3000 	strb.w	r3, [fp]
 8004102:	4633      	mov	r3, r6
 8004104:	461e      	mov	r6, r3
 8004106:	3b01      	subs	r3, #1
 8004108:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800410c:	2a39      	cmp	r2, #57	@ 0x39
 800410e:	d04e      	beq.n	80041ae <_dtoa_r+0xb2e>
 8004110:	3201      	adds	r2, #1
 8004112:	701a      	strb	r2, [r3, #0]
 8004114:	e501      	b.n	8003b1a <_dtoa_r+0x49a>
 8004116:	2a00      	cmp	r2, #0
 8004118:	dd03      	ble.n	8004122 <_dtoa_r+0xaa2>
 800411a:	2b39      	cmp	r3, #57	@ 0x39
 800411c:	d0ee      	beq.n	80040fc <_dtoa_r+0xa7c>
 800411e:	3301      	adds	r3, #1
 8004120:	e7c9      	b.n	80040b6 <_dtoa_r+0xa36>
 8004122:	9a00      	ldr	r2, [sp, #0]
 8004124:	9908      	ldr	r1, [sp, #32]
 8004126:	f802 3c01 	strb.w	r3, [r2, #-1]
 800412a:	428a      	cmp	r2, r1
 800412c:	d028      	beq.n	8004180 <_dtoa_r+0xb00>
 800412e:	9902      	ldr	r1, [sp, #8]
 8004130:	2300      	movs	r3, #0
 8004132:	220a      	movs	r2, #10
 8004134:	4648      	mov	r0, r9
 8004136:	f000 f9d5 	bl	80044e4 <__multadd>
 800413a:	42af      	cmp	r7, r5
 800413c:	9002      	str	r0, [sp, #8]
 800413e:	f04f 0300 	mov.w	r3, #0
 8004142:	f04f 020a 	mov.w	r2, #10
 8004146:	4639      	mov	r1, r7
 8004148:	4648      	mov	r0, r9
 800414a:	d107      	bne.n	800415c <_dtoa_r+0xadc>
 800414c:	f000 f9ca 	bl	80044e4 <__multadd>
 8004150:	4607      	mov	r7, r0
 8004152:	4605      	mov	r5, r0
 8004154:	9b00      	ldr	r3, [sp, #0]
 8004156:	3301      	adds	r3, #1
 8004158:	9300      	str	r3, [sp, #0]
 800415a:	e777      	b.n	800404c <_dtoa_r+0x9cc>
 800415c:	f000 f9c2 	bl	80044e4 <__multadd>
 8004160:	4629      	mov	r1, r5
 8004162:	4607      	mov	r7, r0
 8004164:	2300      	movs	r3, #0
 8004166:	220a      	movs	r2, #10
 8004168:	4648      	mov	r0, r9
 800416a:	f000 f9bb 	bl	80044e4 <__multadd>
 800416e:	4605      	mov	r5, r0
 8004170:	e7f0      	b.n	8004154 <_dtoa_r+0xad4>
 8004172:	f1bb 0f00 	cmp.w	fp, #0
 8004176:	bfcc      	ite	gt
 8004178:	465e      	movgt	r6, fp
 800417a:	2601      	movle	r6, #1
 800417c:	4456      	add	r6, sl
 800417e:	2700      	movs	r7, #0
 8004180:	9902      	ldr	r1, [sp, #8]
 8004182:	9300      	str	r3, [sp, #0]
 8004184:	2201      	movs	r2, #1
 8004186:	4648      	mov	r0, r9
 8004188:	f000 fb50 	bl	800482c <__lshift>
 800418c:	4621      	mov	r1, r4
 800418e:	9002      	str	r0, [sp, #8]
 8004190:	f000 fbb8 	bl	8004904 <__mcmp>
 8004194:	2800      	cmp	r0, #0
 8004196:	dcb4      	bgt.n	8004102 <_dtoa_r+0xa82>
 8004198:	d102      	bne.n	80041a0 <_dtoa_r+0xb20>
 800419a:	9b00      	ldr	r3, [sp, #0]
 800419c:	07db      	lsls	r3, r3, #31
 800419e:	d4b0      	bmi.n	8004102 <_dtoa_r+0xa82>
 80041a0:	4633      	mov	r3, r6
 80041a2:	461e      	mov	r6, r3
 80041a4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80041a8:	2a30      	cmp	r2, #48	@ 0x30
 80041aa:	d0fa      	beq.n	80041a2 <_dtoa_r+0xb22>
 80041ac:	e4b5      	b.n	8003b1a <_dtoa_r+0x49a>
 80041ae:	459a      	cmp	sl, r3
 80041b0:	d1a8      	bne.n	8004104 <_dtoa_r+0xa84>
 80041b2:	2331      	movs	r3, #49	@ 0x31
 80041b4:	f108 0801 	add.w	r8, r8, #1
 80041b8:	f88a 3000 	strb.w	r3, [sl]
 80041bc:	e4ad      	b.n	8003b1a <_dtoa_r+0x49a>
 80041be:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80041c0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800421c <_dtoa_r+0xb9c>
 80041c4:	b11b      	cbz	r3, 80041ce <_dtoa_r+0xb4e>
 80041c6:	f10a 0308 	add.w	r3, sl, #8
 80041ca:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80041cc:	6013      	str	r3, [r2, #0]
 80041ce:	4650      	mov	r0, sl
 80041d0:	b017      	add	sp, #92	@ 0x5c
 80041d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041d6:	9b07      	ldr	r3, [sp, #28]
 80041d8:	2b01      	cmp	r3, #1
 80041da:	f77f ae2e 	ble.w	8003e3a <_dtoa_r+0x7ba>
 80041de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80041e0:	9308      	str	r3, [sp, #32]
 80041e2:	2001      	movs	r0, #1
 80041e4:	e64d      	b.n	8003e82 <_dtoa_r+0x802>
 80041e6:	f1bb 0f00 	cmp.w	fp, #0
 80041ea:	f77f aed9 	ble.w	8003fa0 <_dtoa_r+0x920>
 80041ee:	4656      	mov	r6, sl
 80041f0:	9802      	ldr	r0, [sp, #8]
 80041f2:	4621      	mov	r1, r4
 80041f4:	f7ff f9bb 	bl	800356e <quorem>
 80041f8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80041fc:	f806 3b01 	strb.w	r3, [r6], #1
 8004200:	eba6 020a 	sub.w	r2, r6, sl
 8004204:	4593      	cmp	fp, r2
 8004206:	ddb4      	ble.n	8004172 <_dtoa_r+0xaf2>
 8004208:	9902      	ldr	r1, [sp, #8]
 800420a:	2300      	movs	r3, #0
 800420c:	220a      	movs	r2, #10
 800420e:	4648      	mov	r0, r9
 8004210:	f000 f968 	bl	80044e4 <__multadd>
 8004214:	9002      	str	r0, [sp, #8]
 8004216:	e7eb      	b.n	80041f0 <_dtoa_r+0xb70>
 8004218:	08005166 	.word	0x08005166
 800421c:	080050ea 	.word	0x080050ea

08004220 <_free_r>:
 8004220:	b538      	push	{r3, r4, r5, lr}
 8004222:	4605      	mov	r5, r0
 8004224:	2900      	cmp	r1, #0
 8004226:	d041      	beq.n	80042ac <_free_r+0x8c>
 8004228:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800422c:	1f0c      	subs	r4, r1, #4
 800422e:	2b00      	cmp	r3, #0
 8004230:	bfb8      	it	lt
 8004232:	18e4      	addlt	r4, r4, r3
 8004234:	f000 f8e8 	bl	8004408 <__malloc_lock>
 8004238:	4a1d      	ldr	r2, [pc, #116]	@ (80042b0 <_free_r+0x90>)
 800423a:	6813      	ldr	r3, [r2, #0]
 800423c:	b933      	cbnz	r3, 800424c <_free_r+0x2c>
 800423e:	6063      	str	r3, [r4, #4]
 8004240:	6014      	str	r4, [r2, #0]
 8004242:	4628      	mov	r0, r5
 8004244:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004248:	f000 b8e4 	b.w	8004414 <__malloc_unlock>
 800424c:	42a3      	cmp	r3, r4
 800424e:	d908      	bls.n	8004262 <_free_r+0x42>
 8004250:	6820      	ldr	r0, [r4, #0]
 8004252:	1821      	adds	r1, r4, r0
 8004254:	428b      	cmp	r3, r1
 8004256:	bf01      	itttt	eq
 8004258:	6819      	ldreq	r1, [r3, #0]
 800425a:	685b      	ldreq	r3, [r3, #4]
 800425c:	1809      	addeq	r1, r1, r0
 800425e:	6021      	streq	r1, [r4, #0]
 8004260:	e7ed      	b.n	800423e <_free_r+0x1e>
 8004262:	461a      	mov	r2, r3
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	b10b      	cbz	r3, 800426c <_free_r+0x4c>
 8004268:	42a3      	cmp	r3, r4
 800426a:	d9fa      	bls.n	8004262 <_free_r+0x42>
 800426c:	6811      	ldr	r1, [r2, #0]
 800426e:	1850      	adds	r0, r2, r1
 8004270:	42a0      	cmp	r0, r4
 8004272:	d10b      	bne.n	800428c <_free_r+0x6c>
 8004274:	6820      	ldr	r0, [r4, #0]
 8004276:	4401      	add	r1, r0
 8004278:	1850      	adds	r0, r2, r1
 800427a:	4283      	cmp	r3, r0
 800427c:	6011      	str	r1, [r2, #0]
 800427e:	d1e0      	bne.n	8004242 <_free_r+0x22>
 8004280:	6818      	ldr	r0, [r3, #0]
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	6053      	str	r3, [r2, #4]
 8004286:	4408      	add	r0, r1
 8004288:	6010      	str	r0, [r2, #0]
 800428a:	e7da      	b.n	8004242 <_free_r+0x22>
 800428c:	d902      	bls.n	8004294 <_free_r+0x74>
 800428e:	230c      	movs	r3, #12
 8004290:	602b      	str	r3, [r5, #0]
 8004292:	e7d6      	b.n	8004242 <_free_r+0x22>
 8004294:	6820      	ldr	r0, [r4, #0]
 8004296:	1821      	adds	r1, r4, r0
 8004298:	428b      	cmp	r3, r1
 800429a:	bf04      	itt	eq
 800429c:	6819      	ldreq	r1, [r3, #0]
 800429e:	685b      	ldreq	r3, [r3, #4]
 80042a0:	6063      	str	r3, [r4, #4]
 80042a2:	bf04      	itt	eq
 80042a4:	1809      	addeq	r1, r1, r0
 80042a6:	6021      	streq	r1, [r4, #0]
 80042a8:	6054      	str	r4, [r2, #4]
 80042aa:	e7ca      	b.n	8004242 <_free_r+0x22>
 80042ac:	bd38      	pop	{r3, r4, r5, pc}
 80042ae:	bf00      	nop
 80042b0:	20000434 	.word	0x20000434

080042b4 <malloc>:
 80042b4:	4b02      	ldr	r3, [pc, #8]	@ (80042c0 <malloc+0xc>)
 80042b6:	4601      	mov	r1, r0
 80042b8:	6818      	ldr	r0, [r3, #0]
 80042ba:	f000 b825 	b.w	8004308 <_malloc_r>
 80042be:	bf00      	nop
 80042c0:	2000000c 	.word	0x2000000c

080042c4 <sbrk_aligned>:
 80042c4:	b570      	push	{r4, r5, r6, lr}
 80042c6:	4e0f      	ldr	r6, [pc, #60]	@ (8004304 <sbrk_aligned+0x40>)
 80042c8:	460c      	mov	r4, r1
 80042ca:	6831      	ldr	r1, [r6, #0]
 80042cc:	4605      	mov	r5, r0
 80042ce:	b911      	cbnz	r1, 80042d6 <sbrk_aligned+0x12>
 80042d0:	f000 fde6 	bl	8004ea0 <_sbrk_r>
 80042d4:	6030      	str	r0, [r6, #0]
 80042d6:	4621      	mov	r1, r4
 80042d8:	4628      	mov	r0, r5
 80042da:	f000 fde1 	bl	8004ea0 <_sbrk_r>
 80042de:	1c43      	adds	r3, r0, #1
 80042e0:	d103      	bne.n	80042ea <sbrk_aligned+0x26>
 80042e2:	f04f 34ff 	mov.w	r4, #4294967295
 80042e6:	4620      	mov	r0, r4
 80042e8:	bd70      	pop	{r4, r5, r6, pc}
 80042ea:	1cc4      	adds	r4, r0, #3
 80042ec:	f024 0403 	bic.w	r4, r4, #3
 80042f0:	42a0      	cmp	r0, r4
 80042f2:	d0f8      	beq.n	80042e6 <sbrk_aligned+0x22>
 80042f4:	1a21      	subs	r1, r4, r0
 80042f6:	4628      	mov	r0, r5
 80042f8:	f000 fdd2 	bl	8004ea0 <_sbrk_r>
 80042fc:	3001      	adds	r0, #1
 80042fe:	d1f2      	bne.n	80042e6 <sbrk_aligned+0x22>
 8004300:	e7ef      	b.n	80042e2 <sbrk_aligned+0x1e>
 8004302:	bf00      	nop
 8004304:	20000430 	.word	0x20000430

08004308 <_malloc_r>:
 8004308:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800430c:	1ccd      	adds	r5, r1, #3
 800430e:	f025 0503 	bic.w	r5, r5, #3
 8004312:	3508      	adds	r5, #8
 8004314:	2d0c      	cmp	r5, #12
 8004316:	bf38      	it	cc
 8004318:	250c      	movcc	r5, #12
 800431a:	2d00      	cmp	r5, #0
 800431c:	4606      	mov	r6, r0
 800431e:	db01      	blt.n	8004324 <_malloc_r+0x1c>
 8004320:	42a9      	cmp	r1, r5
 8004322:	d904      	bls.n	800432e <_malloc_r+0x26>
 8004324:	230c      	movs	r3, #12
 8004326:	6033      	str	r3, [r6, #0]
 8004328:	2000      	movs	r0, #0
 800432a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800432e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004404 <_malloc_r+0xfc>
 8004332:	f000 f869 	bl	8004408 <__malloc_lock>
 8004336:	f8d8 3000 	ldr.w	r3, [r8]
 800433a:	461c      	mov	r4, r3
 800433c:	bb44      	cbnz	r4, 8004390 <_malloc_r+0x88>
 800433e:	4629      	mov	r1, r5
 8004340:	4630      	mov	r0, r6
 8004342:	f7ff ffbf 	bl	80042c4 <sbrk_aligned>
 8004346:	1c43      	adds	r3, r0, #1
 8004348:	4604      	mov	r4, r0
 800434a:	d158      	bne.n	80043fe <_malloc_r+0xf6>
 800434c:	f8d8 4000 	ldr.w	r4, [r8]
 8004350:	4627      	mov	r7, r4
 8004352:	2f00      	cmp	r7, #0
 8004354:	d143      	bne.n	80043de <_malloc_r+0xd6>
 8004356:	2c00      	cmp	r4, #0
 8004358:	d04b      	beq.n	80043f2 <_malloc_r+0xea>
 800435a:	6823      	ldr	r3, [r4, #0]
 800435c:	4639      	mov	r1, r7
 800435e:	4630      	mov	r0, r6
 8004360:	eb04 0903 	add.w	r9, r4, r3
 8004364:	f000 fd9c 	bl	8004ea0 <_sbrk_r>
 8004368:	4581      	cmp	r9, r0
 800436a:	d142      	bne.n	80043f2 <_malloc_r+0xea>
 800436c:	6821      	ldr	r1, [r4, #0]
 800436e:	1a6d      	subs	r5, r5, r1
 8004370:	4629      	mov	r1, r5
 8004372:	4630      	mov	r0, r6
 8004374:	f7ff ffa6 	bl	80042c4 <sbrk_aligned>
 8004378:	3001      	adds	r0, #1
 800437a:	d03a      	beq.n	80043f2 <_malloc_r+0xea>
 800437c:	6823      	ldr	r3, [r4, #0]
 800437e:	442b      	add	r3, r5
 8004380:	6023      	str	r3, [r4, #0]
 8004382:	f8d8 3000 	ldr.w	r3, [r8]
 8004386:	685a      	ldr	r2, [r3, #4]
 8004388:	bb62      	cbnz	r2, 80043e4 <_malloc_r+0xdc>
 800438a:	f8c8 7000 	str.w	r7, [r8]
 800438e:	e00f      	b.n	80043b0 <_malloc_r+0xa8>
 8004390:	6822      	ldr	r2, [r4, #0]
 8004392:	1b52      	subs	r2, r2, r5
 8004394:	d420      	bmi.n	80043d8 <_malloc_r+0xd0>
 8004396:	2a0b      	cmp	r2, #11
 8004398:	d917      	bls.n	80043ca <_malloc_r+0xc2>
 800439a:	1961      	adds	r1, r4, r5
 800439c:	42a3      	cmp	r3, r4
 800439e:	6025      	str	r5, [r4, #0]
 80043a0:	bf18      	it	ne
 80043a2:	6059      	strne	r1, [r3, #4]
 80043a4:	6863      	ldr	r3, [r4, #4]
 80043a6:	bf08      	it	eq
 80043a8:	f8c8 1000 	streq.w	r1, [r8]
 80043ac:	5162      	str	r2, [r4, r5]
 80043ae:	604b      	str	r3, [r1, #4]
 80043b0:	4630      	mov	r0, r6
 80043b2:	f000 f82f 	bl	8004414 <__malloc_unlock>
 80043b6:	f104 000b 	add.w	r0, r4, #11
 80043ba:	1d23      	adds	r3, r4, #4
 80043bc:	f020 0007 	bic.w	r0, r0, #7
 80043c0:	1ac2      	subs	r2, r0, r3
 80043c2:	bf1c      	itt	ne
 80043c4:	1a1b      	subne	r3, r3, r0
 80043c6:	50a3      	strne	r3, [r4, r2]
 80043c8:	e7af      	b.n	800432a <_malloc_r+0x22>
 80043ca:	6862      	ldr	r2, [r4, #4]
 80043cc:	42a3      	cmp	r3, r4
 80043ce:	bf0c      	ite	eq
 80043d0:	f8c8 2000 	streq.w	r2, [r8]
 80043d4:	605a      	strne	r2, [r3, #4]
 80043d6:	e7eb      	b.n	80043b0 <_malloc_r+0xa8>
 80043d8:	4623      	mov	r3, r4
 80043da:	6864      	ldr	r4, [r4, #4]
 80043dc:	e7ae      	b.n	800433c <_malloc_r+0x34>
 80043de:	463c      	mov	r4, r7
 80043e0:	687f      	ldr	r7, [r7, #4]
 80043e2:	e7b6      	b.n	8004352 <_malloc_r+0x4a>
 80043e4:	461a      	mov	r2, r3
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	42a3      	cmp	r3, r4
 80043ea:	d1fb      	bne.n	80043e4 <_malloc_r+0xdc>
 80043ec:	2300      	movs	r3, #0
 80043ee:	6053      	str	r3, [r2, #4]
 80043f0:	e7de      	b.n	80043b0 <_malloc_r+0xa8>
 80043f2:	230c      	movs	r3, #12
 80043f4:	6033      	str	r3, [r6, #0]
 80043f6:	4630      	mov	r0, r6
 80043f8:	f000 f80c 	bl	8004414 <__malloc_unlock>
 80043fc:	e794      	b.n	8004328 <_malloc_r+0x20>
 80043fe:	6005      	str	r5, [r0, #0]
 8004400:	e7d6      	b.n	80043b0 <_malloc_r+0xa8>
 8004402:	bf00      	nop
 8004404:	20000434 	.word	0x20000434

08004408 <__malloc_lock>:
 8004408:	4801      	ldr	r0, [pc, #4]	@ (8004410 <__malloc_lock+0x8>)
 800440a:	f7ff b8a0 	b.w	800354e <__retarget_lock_acquire_recursive>
 800440e:	bf00      	nop
 8004410:	2000042c 	.word	0x2000042c

08004414 <__malloc_unlock>:
 8004414:	4801      	ldr	r0, [pc, #4]	@ (800441c <__malloc_unlock+0x8>)
 8004416:	f7ff b89b 	b.w	8003550 <__retarget_lock_release_recursive>
 800441a:	bf00      	nop
 800441c:	2000042c 	.word	0x2000042c

08004420 <_Balloc>:
 8004420:	b570      	push	{r4, r5, r6, lr}
 8004422:	69c6      	ldr	r6, [r0, #28]
 8004424:	4604      	mov	r4, r0
 8004426:	460d      	mov	r5, r1
 8004428:	b976      	cbnz	r6, 8004448 <_Balloc+0x28>
 800442a:	2010      	movs	r0, #16
 800442c:	f7ff ff42 	bl	80042b4 <malloc>
 8004430:	4602      	mov	r2, r0
 8004432:	61e0      	str	r0, [r4, #28]
 8004434:	b920      	cbnz	r0, 8004440 <_Balloc+0x20>
 8004436:	4b18      	ldr	r3, [pc, #96]	@ (8004498 <_Balloc+0x78>)
 8004438:	4818      	ldr	r0, [pc, #96]	@ (800449c <_Balloc+0x7c>)
 800443a:	216b      	movs	r1, #107	@ 0x6b
 800443c:	f000 fd40 	bl	8004ec0 <__assert_func>
 8004440:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004444:	6006      	str	r6, [r0, #0]
 8004446:	60c6      	str	r6, [r0, #12]
 8004448:	69e6      	ldr	r6, [r4, #28]
 800444a:	68f3      	ldr	r3, [r6, #12]
 800444c:	b183      	cbz	r3, 8004470 <_Balloc+0x50>
 800444e:	69e3      	ldr	r3, [r4, #28]
 8004450:	68db      	ldr	r3, [r3, #12]
 8004452:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004456:	b9b8      	cbnz	r0, 8004488 <_Balloc+0x68>
 8004458:	2101      	movs	r1, #1
 800445a:	fa01 f605 	lsl.w	r6, r1, r5
 800445e:	1d72      	adds	r2, r6, #5
 8004460:	0092      	lsls	r2, r2, #2
 8004462:	4620      	mov	r0, r4
 8004464:	f000 fd4a 	bl	8004efc <_calloc_r>
 8004468:	b160      	cbz	r0, 8004484 <_Balloc+0x64>
 800446a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800446e:	e00e      	b.n	800448e <_Balloc+0x6e>
 8004470:	2221      	movs	r2, #33	@ 0x21
 8004472:	2104      	movs	r1, #4
 8004474:	4620      	mov	r0, r4
 8004476:	f000 fd41 	bl	8004efc <_calloc_r>
 800447a:	69e3      	ldr	r3, [r4, #28]
 800447c:	60f0      	str	r0, [r6, #12]
 800447e:	68db      	ldr	r3, [r3, #12]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d1e4      	bne.n	800444e <_Balloc+0x2e>
 8004484:	2000      	movs	r0, #0
 8004486:	bd70      	pop	{r4, r5, r6, pc}
 8004488:	6802      	ldr	r2, [r0, #0]
 800448a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800448e:	2300      	movs	r3, #0
 8004490:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004494:	e7f7      	b.n	8004486 <_Balloc+0x66>
 8004496:	bf00      	nop
 8004498:	080050f7 	.word	0x080050f7
 800449c:	08005177 	.word	0x08005177

080044a0 <_Bfree>:
 80044a0:	b570      	push	{r4, r5, r6, lr}
 80044a2:	69c6      	ldr	r6, [r0, #28]
 80044a4:	4605      	mov	r5, r0
 80044a6:	460c      	mov	r4, r1
 80044a8:	b976      	cbnz	r6, 80044c8 <_Bfree+0x28>
 80044aa:	2010      	movs	r0, #16
 80044ac:	f7ff ff02 	bl	80042b4 <malloc>
 80044b0:	4602      	mov	r2, r0
 80044b2:	61e8      	str	r0, [r5, #28]
 80044b4:	b920      	cbnz	r0, 80044c0 <_Bfree+0x20>
 80044b6:	4b09      	ldr	r3, [pc, #36]	@ (80044dc <_Bfree+0x3c>)
 80044b8:	4809      	ldr	r0, [pc, #36]	@ (80044e0 <_Bfree+0x40>)
 80044ba:	218f      	movs	r1, #143	@ 0x8f
 80044bc:	f000 fd00 	bl	8004ec0 <__assert_func>
 80044c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80044c4:	6006      	str	r6, [r0, #0]
 80044c6:	60c6      	str	r6, [r0, #12]
 80044c8:	b13c      	cbz	r4, 80044da <_Bfree+0x3a>
 80044ca:	69eb      	ldr	r3, [r5, #28]
 80044cc:	6862      	ldr	r2, [r4, #4]
 80044ce:	68db      	ldr	r3, [r3, #12]
 80044d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80044d4:	6021      	str	r1, [r4, #0]
 80044d6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80044da:	bd70      	pop	{r4, r5, r6, pc}
 80044dc:	080050f7 	.word	0x080050f7
 80044e0:	08005177 	.word	0x08005177

080044e4 <__multadd>:
 80044e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044e8:	690d      	ldr	r5, [r1, #16]
 80044ea:	4607      	mov	r7, r0
 80044ec:	460c      	mov	r4, r1
 80044ee:	461e      	mov	r6, r3
 80044f0:	f101 0c14 	add.w	ip, r1, #20
 80044f4:	2000      	movs	r0, #0
 80044f6:	f8dc 3000 	ldr.w	r3, [ip]
 80044fa:	b299      	uxth	r1, r3
 80044fc:	fb02 6101 	mla	r1, r2, r1, r6
 8004500:	0c1e      	lsrs	r6, r3, #16
 8004502:	0c0b      	lsrs	r3, r1, #16
 8004504:	fb02 3306 	mla	r3, r2, r6, r3
 8004508:	b289      	uxth	r1, r1
 800450a:	3001      	adds	r0, #1
 800450c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004510:	4285      	cmp	r5, r0
 8004512:	f84c 1b04 	str.w	r1, [ip], #4
 8004516:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800451a:	dcec      	bgt.n	80044f6 <__multadd+0x12>
 800451c:	b30e      	cbz	r6, 8004562 <__multadd+0x7e>
 800451e:	68a3      	ldr	r3, [r4, #8]
 8004520:	42ab      	cmp	r3, r5
 8004522:	dc19      	bgt.n	8004558 <__multadd+0x74>
 8004524:	6861      	ldr	r1, [r4, #4]
 8004526:	4638      	mov	r0, r7
 8004528:	3101      	adds	r1, #1
 800452a:	f7ff ff79 	bl	8004420 <_Balloc>
 800452e:	4680      	mov	r8, r0
 8004530:	b928      	cbnz	r0, 800453e <__multadd+0x5a>
 8004532:	4602      	mov	r2, r0
 8004534:	4b0c      	ldr	r3, [pc, #48]	@ (8004568 <__multadd+0x84>)
 8004536:	480d      	ldr	r0, [pc, #52]	@ (800456c <__multadd+0x88>)
 8004538:	21ba      	movs	r1, #186	@ 0xba
 800453a:	f000 fcc1 	bl	8004ec0 <__assert_func>
 800453e:	6922      	ldr	r2, [r4, #16]
 8004540:	3202      	adds	r2, #2
 8004542:	f104 010c 	add.w	r1, r4, #12
 8004546:	0092      	lsls	r2, r2, #2
 8004548:	300c      	adds	r0, #12
 800454a:	f7ff f802 	bl	8003552 <memcpy>
 800454e:	4621      	mov	r1, r4
 8004550:	4638      	mov	r0, r7
 8004552:	f7ff ffa5 	bl	80044a0 <_Bfree>
 8004556:	4644      	mov	r4, r8
 8004558:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800455c:	3501      	adds	r5, #1
 800455e:	615e      	str	r6, [r3, #20]
 8004560:	6125      	str	r5, [r4, #16]
 8004562:	4620      	mov	r0, r4
 8004564:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004568:	08005166 	.word	0x08005166
 800456c:	08005177 	.word	0x08005177

08004570 <__hi0bits>:
 8004570:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8004574:	4603      	mov	r3, r0
 8004576:	bf36      	itet	cc
 8004578:	0403      	lslcc	r3, r0, #16
 800457a:	2000      	movcs	r0, #0
 800457c:	2010      	movcc	r0, #16
 800457e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004582:	bf3c      	itt	cc
 8004584:	021b      	lslcc	r3, r3, #8
 8004586:	3008      	addcc	r0, #8
 8004588:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800458c:	bf3c      	itt	cc
 800458e:	011b      	lslcc	r3, r3, #4
 8004590:	3004      	addcc	r0, #4
 8004592:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004596:	bf3c      	itt	cc
 8004598:	009b      	lslcc	r3, r3, #2
 800459a:	3002      	addcc	r0, #2
 800459c:	2b00      	cmp	r3, #0
 800459e:	db05      	blt.n	80045ac <__hi0bits+0x3c>
 80045a0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80045a4:	f100 0001 	add.w	r0, r0, #1
 80045a8:	bf08      	it	eq
 80045aa:	2020      	moveq	r0, #32
 80045ac:	4770      	bx	lr

080045ae <__lo0bits>:
 80045ae:	6803      	ldr	r3, [r0, #0]
 80045b0:	4602      	mov	r2, r0
 80045b2:	f013 0007 	ands.w	r0, r3, #7
 80045b6:	d00b      	beq.n	80045d0 <__lo0bits+0x22>
 80045b8:	07d9      	lsls	r1, r3, #31
 80045ba:	d421      	bmi.n	8004600 <__lo0bits+0x52>
 80045bc:	0798      	lsls	r0, r3, #30
 80045be:	bf49      	itett	mi
 80045c0:	085b      	lsrmi	r3, r3, #1
 80045c2:	089b      	lsrpl	r3, r3, #2
 80045c4:	2001      	movmi	r0, #1
 80045c6:	6013      	strmi	r3, [r2, #0]
 80045c8:	bf5c      	itt	pl
 80045ca:	6013      	strpl	r3, [r2, #0]
 80045cc:	2002      	movpl	r0, #2
 80045ce:	4770      	bx	lr
 80045d0:	b299      	uxth	r1, r3
 80045d2:	b909      	cbnz	r1, 80045d8 <__lo0bits+0x2a>
 80045d4:	0c1b      	lsrs	r3, r3, #16
 80045d6:	2010      	movs	r0, #16
 80045d8:	b2d9      	uxtb	r1, r3
 80045da:	b909      	cbnz	r1, 80045e0 <__lo0bits+0x32>
 80045dc:	3008      	adds	r0, #8
 80045de:	0a1b      	lsrs	r3, r3, #8
 80045e0:	0719      	lsls	r1, r3, #28
 80045e2:	bf04      	itt	eq
 80045e4:	091b      	lsreq	r3, r3, #4
 80045e6:	3004      	addeq	r0, #4
 80045e8:	0799      	lsls	r1, r3, #30
 80045ea:	bf04      	itt	eq
 80045ec:	089b      	lsreq	r3, r3, #2
 80045ee:	3002      	addeq	r0, #2
 80045f0:	07d9      	lsls	r1, r3, #31
 80045f2:	d403      	bmi.n	80045fc <__lo0bits+0x4e>
 80045f4:	085b      	lsrs	r3, r3, #1
 80045f6:	f100 0001 	add.w	r0, r0, #1
 80045fa:	d003      	beq.n	8004604 <__lo0bits+0x56>
 80045fc:	6013      	str	r3, [r2, #0]
 80045fe:	4770      	bx	lr
 8004600:	2000      	movs	r0, #0
 8004602:	4770      	bx	lr
 8004604:	2020      	movs	r0, #32
 8004606:	4770      	bx	lr

08004608 <__i2b>:
 8004608:	b510      	push	{r4, lr}
 800460a:	460c      	mov	r4, r1
 800460c:	2101      	movs	r1, #1
 800460e:	f7ff ff07 	bl	8004420 <_Balloc>
 8004612:	4602      	mov	r2, r0
 8004614:	b928      	cbnz	r0, 8004622 <__i2b+0x1a>
 8004616:	4b05      	ldr	r3, [pc, #20]	@ (800462c <__i2b+0x24>)
 8004618:	4805      	ldr	r0, [pc, #20]	@ (8004630 <__i2b+0x28>)
 800461a:	f240 1145 	movw	r1, #325	@ 0x145
 800461e:	f000 fc4f 	bl	8004ec0 <__assert_func>
 8004622:	2301      	movs	r3, #1
 8004624:	6144      	str	r4, [r0, #20]
 8004626:	6103      	str	r3, [r0, #16]
 8004628:	bd10      	pop	{r4, pc}
 800462a:	bf00      	nop
 800462c:	08005166 	.word	0x08005166
 8004630:	08005177 	.word	0x08005177

08004634 <__multiply>:
 8004634:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004638:	4617      	mov	r7, r2
 800463a:	690a      	ldr	r2, [r1, #16]
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	429a      	cmp	r2, r3
 8004640:	bfa8      	it	ge
 8004642:	463b      	movge	r3, r7
 8004644:	4689      	mov	r9, r1
 8004646:	bfa4      	itt	ge
 8004648:	460f      	movge	r7, r1
 800464a:	4699      	movge	r9, r3
 800464c:	693d      	ldr	r5, [r7, #16]
 800464e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	6879      	ldr	r1, [r7, #4]
 8004656:	eb05 060a 	add.w	r6, r5, sl
 800465a:	42b3      	cmp	r3, r6
 800465c:	b085      	sub	sp, #20
 800465e:	bfb8      	it	lt
 8004660:	3101      	addlt	r1, #1
 8004662:	f7ff fedd 	bl	8004420 <_Balloc>
 8004666:	b930      	cbnz	r0, 8004676 <__multiply+0x42>
 8004668:	4602      	mov	r2, r0
 800466a:	4b41      	ldr	r3, [pc, #260]	@ (8004770 <__multiply+0x13c>)
 800466c:	4841      	ldr	r0, [pc, #260]	@ (8004774 <__multiply+0x140>)
 800466e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8004672:	f000 fc25 	bl	8004ec0 <__assert_func>
 8004676:	f100 0414 	add.w	r4, r0, #20
 800467a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800467e:	4623      	mov	r3, r4
 8004680:	2200      	movs	r2, #0
 8004682:	4573      	cmp	r3, lr
 8004684:	d320      	bcc.n	80046c8 <__multiply+0x94>
 8004686:	f107 0814 	add.w	r8, r7, #20
 800468a:	f109 0114 	add.w	r1, r9, #20
 800468e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8004692:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8004696:	9302      	str	r3, [sp, #8]
 8004698:	1beb      	subs	r3, r5, r7
 800469a:	3b15      	subs	r3, #21
 800469c:	f023 0303 	bic.w	r3, r3, #3
 80046a0:	3304      	adds	r3, #4
 80046a2:	3715      	adds	r7, #21
 80046a4:	42bd      	cmp	r5, r7
 80046a6:	bf38      	it	cc
 80046a8:	2304      	movcc	r3, #4
 80046aa:	9301      	str	r3, [sp, #4]
 80046ac:	9b02      	ldr	r3, [sp, #8]
 80046ae:	9103      	str	r1, [sp, #12]
 80046b0:	428b      	cmp	r3, r1
 80046b2:	d80c      	bhi.n	80046ce <__multiply+0x9a>
 80046b4:	2e00      	cmp	r6, #0
 80046b6:	dd03      	ble.n	80046c0 <__multiply+0x8c>
 80046b8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d055      	beq.n	800476c <__multiply+0x138>
 80046c0:	6106      	str	r6, [r0, #16]
 80046c2:	b005      	add	sp, #20
 80046c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046c8:	f843 2b04 	str.w	r2, [r3], #4
 80046cc:	e7d9      	b.n	8004682 <__multiply+0x4e>
 80046ce:	f8b1 a000 	ldrh.w	sl, [r1]
 80046d2:	f1ba 0f00 	cmp.w	sl, #0
 80046d6:	d01f      	beq.n	8004718 <__multiply+0xe4>
 80046d8:	46c4      	mov	ip, r8
 80046da:	46a1      	mov	r9, r4
 80046dc:	2700      	movs	r7, #0
 80046de:	f85c 2b04 	ldr.w	r2, [ip], #4
 80046e2:	f8d9 3000 	ldr.w	r3, [r9]
 80046e6:	fa1f fb82 	uxth.w	fp, r2
 80046ea:	b29b      	uxth	r3, r3
 80046ec:	fb0a 330b 	mla	r3, sl, fp, r3
 80046f0:	443b      	add	r3, r7
 80046f2:	f8d9 7000 	ldr.w	r7, [r9]
 80046f6:	0c12      	lsrs	r2, r2, #16
 80046f8:	0c3f      	lsrs	r7, r7, #16
 80046fa:	fb0a 7202 	mla	r2, sl, r2, r7
 80046fe:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8004702:	b29b      	uxth	r3, r3
 8004704:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004708:	4565      	cmp	r5, ip
 800470a:	f849 3b04 	str.w	r3, [r9], #4
 800470e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8004712:	d8e4      	bhi.n	80046de <__multiply+0xaa>
 8004714:	9b01      	ldr	r3, [sp, #4]
 8004716:	50e7      	str	r7, [r4, r3]
 8004718:	9b03      	ldr	r3, [sp, #12]
 800471a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800471e:	3104      	adds	r1, #4
 8004720:	f1b9 0f00 	cmp.w	r9, #0
 8004724:	d020      	beq.n	8004768 <__multiply+0x134>
 8004726:	6823      	ldr	r3, [r4, #0]
 8004728:	4647      	mov	r7, r8
 800472a:	46a4      	mov	ip, r4
 800472c:	f04f 0a00 	mov.w	sl, #0
 8004730:	f8b7 b000 	ldrh.w	fp, [r7]
 8004734:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8004738:	fb09 220b 	mla	r2, r9, fp, r2
 800473c:	4452      	add	r2, sl
 800473e:	b29b      	uxth	r3, r3
 8004740:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004744:	f84c 3b04 	str.w	r3, [ip], #4
 8004748:	f857 3b04 	ldr.w	r3, [r7], #4
 800474c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004750:	f8bc 3000 	ldrh.w	r3, [ip]
 8004754:	fb09 330a 	mla	r3, r9, sl, r3
 8004758:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800475c:	42bd      	cmp	r5, r7
 800475e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004762:	d8e5      	bhi.n	8004730 <__multiply+0xfc>
 8004764:	9a01      	ldr	r2, [sp, #4]
 8004766:	50a3      	str	r3, [r4, r2]
 8004768:	3404      	adds	r4, #4
 800476a:	e79f      	b.n	80046ac <__multiply+0x78>
 800476c:	3e01      	subs	r6, #1
 800476e:	e7a1      	b.n	80046b4 <__multiply+0x80>
 8004770:	08005166 	.word	0x08005166
 8004774:	08005177 	.word	0x08005177

08004778 <__pow5mult>:
 8004778:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800477c:	4615      	mov	r5, r2
 800477e:	f012 0203 	ands.w	r2, r2, #3
 8004782:	4607      	mov	r7, r0
 8004784:	460e      	mov	r6, r1
 8004786:	d007      	beq.n	8004798 <__pow5mult+0x20>
 8004788:	4c25      	ldr	r4, [pc, #148]	@ (8004820 <__pow5mult+0xa8>)
 800478a:	3a01      	subs	r2, #1
 800478c:	2300      	movs	r3, #0
 800478e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004792:	f7ff fea7 	bl	80044e4 <__multadd>
 8004796:	4606      	mov	r6, r0
 8004798:	10ad      	asrs	r5, r5, #2
 800479a:	d03d      	beq.n	8004818 <__pow5mult+0xa0>
 800479c:	69fc      	ldr	r4, [r7, #28]
 800479e:	b97c      	cbnz	r4, 80047c0 <__pow5mult+0x48>
 80047a0:	2010      	movs	r0, #16
 80047a2:	f7ff fd87 	bl	80042b4 <malloc>
 80047a6:	4602      	mov	r2, r0
 80047a8:	61f8      	str	r0, [r7, #28]
 80047aa:	b928      	cbnz	r0, 80047b8 <__pow5mult+0x40>
 80047ac:	4b1d      	ldr	r3, [pc, #116]	@ (8004824 <__pow5mult+0xac>)
 80047ae:	481e      	ldr	r0, [pc, #120]	@ (8004828 <__pow5mult+0xb0>)
 80047b0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80047b4:	f000 fb84 	bl	8004ec0 <__assert_func>
 80047b8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80047bc:	6004      	str	r4, [r0, #0]
 80047be:	60c4      	str	r4, [r0, #12]
 80047c0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80047c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80047c8:	b94c      	cbnz	r4, 80047de <__pow5mult+0x66>
 80047ca:	f240 2171 	movw	r1, #625	@ 0x271
 80047ce:	4638      	mov	r0, r7
 80047d0:	f7ff ff1a 	bl	8004608 <__i2b>
 80047d4:	2300      	movs	r3, #0
 80047d6:	f8c8 0008 	str.w	r0, [r8, #8]
 80047da:	4604      	mov	r4, r0
 80047dc:	6003      	str	r3, [r0, #0]
 80047de:	f04f 0900 	mov.w	r9, #0
 80047e2:	07eb      	lsls	r3, r5, #31
 80047e4:	d50a      	bpl.n	80047fc <__pow5mult+0x84>
 80047e6:	4631      	mov	r1, r6
 80047e8:	4622      	mov	r2, r4
 80047ea:	4638      	mov	r0, r7
 80047ec:	f7ff ff22 	bl	8004634 <__multiply>
 80047f0:	4631      	mov	r1, r6
 80047f2:	4680      	mov	r8, r0
 80047f4:	4638      	mov	r0, r7
 80047f6:	f7ff fe53 	bl	80044a0 <_Bfree>
 80047fa:	4646      	mov	r6, r8
 80047fc:	106d      	asrs	r5, r5, #1
 80047fe:	d00b      	beq.n	8004818 <__pow5mult+0xa0>
 8004800:	6820      	ldr	r0, [r4, #0]
 8004802:	b938      	cbnz	r0, 8004814 <__pow5mult+0x9c>
 8004804:	4622      	mov	r2, r4
 8004806:	4621      	mov	r1, r4
 8004808:	4638      	mov	r0, r7
 800480a:	f7ff ff13 	bl	8004634 <__multiply>
 800480e:	6020      	str	r0, [r4, #0]
 8004810:	f8c0 9000 	str.w	r9, [r0]
 8004814:	4604      	mov	r4, r0
 8004816:	e7e4      	b.n	80047e2 <__pow5mult+0x6a>
 8004818:	4630      	mov	r0, r6
 800481a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800481e:	bf00      	nop
 8004820:	08005228 	.word	0x08005228
 8004824:	080050f7 	.word	0x080050f7
 8004828:	08005177 	.word	0x08005177

0800482c <__lshift>:
 800482c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004830:	460c      	mov	r4, r1
 8004832:	6849      	ldr	r1, [r1, #4]
 8004834:	6923      	ldr	r3, [r4, #16]
 8004836:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800483a:	68a3      	ldr	r3, [r4, #8]
 800483c:	4607      	mov	r7, r0
 800483e:	4691      	mov	r9, r2
 8004840:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004844:	f108 0601 	add.w	r6, r8, #1
 8004848:	42b3      	cmp	r3, r6
 800484a:	db0b      	blt.n	8004864 <__lshift+0x38>
 800484c:	4638      	mov	r0, r7
 800484e:	f7ff fde7 	bl	8004420 <_Balloc>
 8004852:	4605      	mov	r5, r0
 8004854:	b948      	cbnz	r0, 800486a <__lshift+0x3e>
 8004856:	4602      	mov	r2, r0
 8004858:	4b28      	ldr	r3, [pc, #160]	@ (80048fc <__lshift+0xd0>)
 800485a:	4829      	ldr	r0, [pc, #164]	@ (8004900 <__lshift+0xd4>)
 800485c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8004860:	f000 fb2e 	bl	8004ec0 <__assert_func>
 8004864:	3101      	adds	r1, #1
 8004866:	005b      	lsls	r3, r3, #1
 8004868:	e7ee      	b.n	8004848 <__lshift+0x1c>
 800486a:	2300      	movs	r3, #0
 800486c:	f100 0114 	add.w	r1, r0, #20
 8004870:	f100 0210 	add.w	r2, r0, #16
 8004874:	4618      	mov	r0, r3
 8004876:	4553      	cmp	r3, sl
 8004878:	db33      	blt.n	80048e2 <__lshift+0xb6>
 800487a:	6920      	ldr	r0, [r4, #16]
 800487c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004880:	f104 0314 	add.w	r3, r4, #20
 8004884:	f019 091f 	ands.w	r9, r9, #31
 8004888:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800488c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004890:	d02b      	beq.n	80048ea <__lshift+0xbe>
 8004892:	f1c9 0e20 	rsb	lr, r9, #32
 8004896:	468a      	mov	sl, r1
 8004898:	2200      	movs	r2, #0
 800489a:	6818      	ldr	r0, [r3, #0]
 800489c:	fa00 f009 	lsl.w	r0, r0, r9
 80048a0:	4310      	orrs	r0, r2
 80048a2:	f84a 0b04 	str.w	r0, [sl], #4
 80048a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80048aa:	459c      	cmp	ip, r3
 80048ac:	fa22 f20e 	lsr.w	r2, r2, lr
 80048b0:	d8f3      	bhi.n	800489a <__lshift+0x6e>
 80048b2:	ebac 0304 	sub.w	r3, ip, r4
 80048b6:	3b15      	subs	r3, #21
 80048b8:	f023 0303 	bic.w	r3, r3, #3
 80048bc:	3304      	adds	r3, #4
 80048be:	f104 0015 	add.w	r0, r4, #21
 80048c2:	4560      	cmp	r0, ip
 80048c4:	bf88      	it	hi
 80048c6:	2304      	movhi	r3, #4
 80048c8:	50ca      	str	r2, [r1, r3]
 80048ca:	b10a      	cbz	r2, 80048d0 <__lshift+0xa4>
 80048cc:	f108 0602 	add.w	r6, r8, #2
 80048d0:	3e01      	subs	r6, #1
 80048d2:	4638      	mov	r0, r7
 80048d4:	612e      	str	r6, [r5, #16]
 80048d6:	4621      	mov	r1, r4
 80048d8:	f7ff fde2 	bl	80044a0 <_Bfree>
 80048dc:	4628      	mov	r0, r5
 80048de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048e2:	f842 0f04 	str.w	r0, [r2, #4]!
 80048e6:	3301      	adds	r3, #1
 80048e8:	e7c5      	b.n	8004876 <__lshift+0x4a>
 80048ea:	3904      	subs	r1, #4
 80048ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80048f0:	f841 2f04 	str.w	r2, [r1, #4]!
 80048f4:	459c      	cmp	ip, r3
 80048f6:	d8f9      	bhi.n	80048ec <__lshift+0xc0>
 80048f8:	e7ea      	b.n	80048d0 <__lshift+0xa4>
 80048fa:	bf00      	nop
 80048fc:	08005166 	.word	0x08005166
 8004900:	08005177 	.word	0x08005177

08004904 <__mcmp>:
 8004904:	690a      	ldr	r2, [r1, #16]
 8004906:	4603      	mov	r3, r0
 8004908:	6900      	ldr	r0, [r0, #16]
 800490a:	1a80      	subs	r0, r0, r2
 800490c:	b530      	push	{r4, r5, lr}
 800490e:	d10e      	bne.n	800492e <__mcmp+0x2a>
 8004910:	3314      	adds	r3, #20
 8004912:	3114      	adds	r1, #20
 8004914:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8004918:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800491c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004920:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004924:	4295      	cmp	r5, r2
 8004926:	d003      	beq.n	8004930 <__mcmp+0x2c>
 8004928:	d205      	bcs.n	8004936 <__mcmp+0x32>
 800492a:	f04f 30ff 	mov.w	r0, #4294967295
 800492e:	bd30      	pop	{r4, r5, pc}
 8004930:	42a3      	cmp	r3, r4
 8004932:	d3f3      	bcc.n	800491c <__mcmp+0x18>
 8004934:	e7fb      	b.n	800492e <__mcmp+0x2a>
 8004936:	2001      	movs	r0, #1
 8004938:	e7f9      	b.n	800492e <__mcmp+0x2a>
	...

0800493c <__mdiff>:
 800493c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004940:	4689      	mov	r9, r1
 8004942:	4606      	mov	r6, r0
 8004944:	4611      	mov	r1, r2
 8004946:	4648      	mov	r0, r9
 8004948:	4614      	mov	r4, r2
 800494a:	f7ff ffdb 	bl	8004904 <__mcmp>
 800494e:	1e05      	subs	r5, r0, #0
 8004950:	d112      	bne.n	8004978 <__mdiff+0x3c>
 8004952:	4629      	mov	r1, r5
 8004954:	4630      	mov	r0, r6
 8004956:	f7ff fd63 	bl	8004420 <_Balloc>
 800495a:	4602      	mov	r2, r0
 800495c:	b928      	cbnz	r0, 800496a <__mdiff+0x2e>
 800495e:	4b3f      	ldr	r3, [pc, #252]	@ (8004a5c <__mdiff+0x120>)
 8004960:	f240 2137 	movw	r1, #567	@ 0x237
 8004964:	483e      	ldr	r0, [pc, #248]	@ (8004a60 <__mdiff+0x124>)
 8004966:	f000 faab 	bl	8004ec0 <__assert_func>
 800496a:	2301      	movs	r3, #1
 800496c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004970:	4610      	mov	r0, r2
 8004972:	b003      	add	sp, #12
 8004974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004978:	bfbc      	itt	lt
 800497a:	464b      	movlt	r3, r9
 800497c:	46a1      	movlt	r9, r4
 800497e:	4630      	mov	r0, r6
 8004980:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8004984:	bfba      	itte	lt
 8004986:	461c      	movlt	r4, r3
 8004988:	2501      	movlt	r5, #1
 800498a:	2500      	movge	r5, #0
 800498c:	f7ff fd48 	bl	8004420 <_Balloc>
 8004990:	4602      	mov	r2, r0
 8004992:	b918      	cbnz	r0, 800499c <__mdiff+0x60>
 8004994:	4b31      	ldr	r3, [pc, #196]	@ (8004a5c <__mdiff+0x120>)
 8004996:	f240 2145 	movw	r1, #581	@ 0x245
 800499a:	e7e3      	b.n	8004964 <__mdiff+0x28>
 800499c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80049a0:	6926      	ldr	r6, [r4, #16]
 80049a2:	60c5      	str	r5, [r0, #12]
 80049a4:	f109 0310 	add.w	r3, r9, #16
 80049a8:	f109 0514 	add.w	r5, r9, #20
 80049ac:	f104 0e14 	add.w	lr, r4, #20
 80049b0:	f100 0b14 	add.w	fp, r0, #20
 80049b4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80049b8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80049bc:	9301      	str	r3, [sp, #4]
 80049be:	46d9      	mov	r9, fp
 80049c0:	f04f 0c00 	mov.w	ip, #0
 80049c4:	9b01      	ldr	r3, [sp, #4]
 80049c6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80049ca:	f853 af04 	ldr.w	sl, [r3, #4]!
 80049ce:	9301      	str	r3, [sp, #4]
 80049d0:	fa1f f38a 	uxth.w	r3, sl
 80049d4:	4619      	mov	r1, r3
 80049d6:	b283      	uxth	r3, r0
 80049d8:	1acb      	subs	r3, r1, r3
 80049da:	0c00      	lsrs	r0, r0, #16
 80049dc:	4463      	add	r3, ip
 80049de:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80049e2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80049e6:	b29b      	uxth	r3, r3
 80049e8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80049ec:	4576      	cmp	r6, lr
 80049ee:	f849 3b04 	str.w	r3, [r9], #4
 80049f2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80049f6:	d8e5      	bhi.n	80049c4 <__mdiff+0x88>
 80049f8:	1b33      	subs	r3, r6, r4
 80049fa:	3b15      	subs	r3, #21
 80049fc:	f023 0303 	bic.w	r3, r3, #3
 8004a00:	3415      	adds	r4, #21
 8004a02:	3304      	adds	r3, #4
 8004a04:	42a6      	cmp	r6, r4
 8004a06:	bf38      	it	cc
 8004a08:	2304      	movcc	r3, #4
 8004a0a:	441d      	add	r5, r3
 8004a0c:	445b      	add	r3, fp
 8004a0e:	461e      	mov	r6, r3
 8004a10:	462c      	mov	r4, r5
 8004a12:	4544      	cmp	r4, r8
 8004a14:	d30e      	bcc.n	8004a34 <__mdiff+0xf8>
 8004a16:	f108 0103 	add.w	r1, r8, #3
 8004a1a:	1b49      	subs	r1, r1, r5
 8004a1c:	f021 0103 	bic.w	r1, r1, #3
 8004a20:	3d03      	subs	r5, #3
 8004a22:	45a8      	cmp	r8, r5
 8004a24:	bf38      	it	cc
 8004a26:	2100      	movcc	r1, #0
 8004a28:	440b      	add	r3, r1
 8004a2a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8004a2e:	b191      	cbz	r1, 8004a56 <__mdiff+0x11a>
 8004a30:	6117      	str	r7, [r2, #16]
 8004a32:	e79d      	b.n	8004970 <__mdiff+0x34>
 8004a34:	f854 1b04 	ldr.w	r1, [r4], #4
 8004a38:	46e6      	mov	lr, ip
 8004a3a:	0c08      	lsrs	r0, r1, #16
 8004a3c:	fa1c fc81 	uxtah	ip, ip, r1
 8004a40:	4471      	add	r1, lr
 8004a42:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8004a46:	b289      	uxth	r1, r1
 8004a48:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8004a4c:	f846 1b04 	str.w	r1, [r6], #4
 8004a50:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004a54:	e7dd      	b.n	8004a12 <__mdiff+0xd6>
 8004a56:	3f01      	subs	r7, #1
 8004a58:	e7e7      	b.n	8004a2a <__mdiff+0xee>
 8004a5a:	bf00      	nop
 8004a5c:	08005166 	.word	0x08005166
 8004a60:	08005177 	.word	0x08005177

08004a64 <__d2b>:
 8004a64:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004a68:	460f      	mov	r7, r1
 8004a6a:	2101      	movs	r1, #1
 8004a6c:	ec59 8b10 	vmov	r8, r9, d0
 8004a70:	4616      	mov	r6, r2
 8004a72:	f7ff fcd5 	bl	8004420 <_Balloc>
 8004a76:	4604      	mov	r4, r0
 8004a78:	b930      	cbnz	r0, 8004a88 <__d2b+0x24>
 8004a7a:	4602      	mov	r2, r0
 8004a7c:	4b23      	ldr	r3, [pc, #140]	@ (8004b0c <__d2b+0xa8>)
 8004a7e:	4824      	ldr	r0, [pc, #144]	@ (8004b10 <__d2b+0xac>)
 8004a80:	f240 310f 	movw	r1, #783	@ 0x30f
 8004a84:	f000 fa1c 	bl	8004ec0 <__assert_func>
 8004a88:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8004a8c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004a90:	b10d      	cbz	r5, 8004a96 <__d2b+0x32>
 8004a92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a96:	9301      	str	r3, [sp, #4]
 8004a98:	f1b8 0300 	subs.w	r3, r8, #0
 8004a9c:	d023      	beq.n	8004ae6 <__d2b+0x82>
 8004a9e:	4668      	mov	r0, sp
 8004aa0:	9300      	str	r3, [sp, #0]
 8004aa2:	f7ff fd84 	bl	80045ae <__lo0bits>
 8004aa6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8004aaa:	b1d0      	cbz	r0, 8004ae2 <__d2b+0x7e>
 8004aac:	f1c0 0320 	rsb	r3, r0, #32
 8004ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ab4:	430b      	orrs	r3, r1
 8004ab6:	40c2      	lsrs	r2, r0
 8004ab8:	6163      	str	r3, [r4, #20]
 8004aba:	9201      	str	r2, [sp, #4]
 8004abc:	9b01      	ldr	r3, [sp, #4]
 8004abe:	61a3      	str	r3, [r4, #24]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	bf0c      	ite	eq
 8004ac4:	2201      	moveq	r2, #1
 8004ac6:	2202      	movne	r2, #2
 8004ac8:	6122      	str	r2, [r4, #16]
 8004aca:	b1a5      	cbz	r5, 8004af6 <__d2b+0x92>
 8004acc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8004ad0:	4405      	add	r5, r0
 8004ad2:	603d      	str	r5, [r7, #0]
 8004ad4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8004ad8:	6030      	str	r0, [r6, #0]
 8004ada:	4620      	mov	r0, r4
 8004adc:	b003      	add	sp, #12
 8004ade:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004ae2:	6161      	str	r1, [r4, #20]
 8004ae4:	e7ea      	b.n	8004abc <__d2b+0x58>
 8004ae6:	a801      	add	r0, sp, #4
 8004ae8:	f7ff fd61 	bl	80045ae <__lo0bits>
 8004aec:	9b01      	ldr	r3, [sp, #4]
 8004aee:	6163      	str	r3, [r4, #20]
 8004af0:	3020      	adds	r0, #32
 8004af2:	2201      	movs	r2, #1
 8004af4:	e7e8      	b.n	8004ac8 <__d2b+0x64>
 8004af6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8004afa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8004afe:	6038      	str	r0, [r7, #0]
 8004b00:	6918      	ldr	r0, [r3, #16]
 8004b02:	f7ff fd35 	bl	8004570 <__hi0bits>
 8004b06:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8004b0a:	e7e5      	b.n	8004ad8 <__d2b+0x74>
 8004b0c:	08005166 	.word	0x08005166
 8004b10:	08005177 	.word	0x08005177

08004b14 <__sfputc_r>:
 8004b14:	6893      	ldr	r3, [r2, #8]
 8004b16:	3b01      	subs	r3, #1
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	b410      	push	{r4}
 8004b1c:	6093      	str	r3, [r2, #8]
 8004b1e:	da08      	bge.n	8004b32 <__sfputc_r+0x1e>
 8004b20:	6994      	ldr	r4, [r2, #24]
 8004b22:	42a3      	cmp	r3, r4
 8004b24:	db01      	blt.n	8004b2a <__sfputc_r+0x16>
 8004b26:	290a      	cmp	r1, #10
 8004b28:	d103      	bne.n	8004b32 <__sfputc_r+0x1e>
 8004b2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b2e:	f7fe bc0e 	b.w	800334e <__swbuf_r>
 8004b32:	6813      	ldr	r3, [r2, #0]
 8004b34:	1c58      	adds	r0, r3, #1
 8004b36:	6010      	str	r0, [r2, #0]
 8004b38:	7019      	strb	r1, [r3, #0]
 8004b3a:	4608      	mov	r0, r1
 8004b3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b40:	4770      	bx	lr

08004b42 <__sfputs_r>:
 8004b42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b44:	4606      	mov	r6, r0
 8004b46:	460f      	mov	r7, r1
 8004b48:	4614      	mov	r4, r2
 8004b4a:	18d5      	adds	r5, r2, r3
 8004b4c:	42ac      	cmp	r4, r5
 8004b4e:	d101      	bne.n	8004b54 <__sfputs_r+0x12>
 8004b50:	2000      	movs	r0, #0
 8004b52:	e007      	b.n	8004b64 <__sfputs_r+0x22>
 8004b54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b58:	463a      	mov	r2, r7
 8004b5a:	4630      	mov	r0, r6
 8004b5c:	f7ff ffda 	bl	8004b14 <__sfputc_r>
 8004b60:	1c43      	adds	r3, r0, #1
 8004b62:	d1f3      	bne.n	8004b4c <__sfputs_r+0xa>
 8004b64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004b68 <_vfiprintf_r>:
 8004b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b6c:	460d      	mov	r5, r1
 8004b6e:	b09d      	sub	sp, #116	@ 0x74
 8004b70:	4614      	mov	r4, r2
 8004b72:	4698      	mov	r8, r3
 8004b74:	4606      	mov	r6, r0
 8004b76:	b118      	cbz	r0, 8004b80 <_vfiprintf_r+0x18>
 8004b78:	6a03      	ldr	r3, [r0, #32]
 8004b7a:	b90b      	cbnz	r3, 8004b80 <_vfiprintf_r+0x18>
 8004b7c:	f7fe faa0 	bl	80030c0 <__sinit>
 8004b80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004b82:	07d9      	lsls	r1, r3, #31
 8004b84:	d405      	bmi.n	8004b92 <_vfiprintf_r+0x2a>
 8004b86:	89ab      	ldrh	r3, [r5, #12]
 8004b88:	059a      	lsls	r2, r3, #22
 8004b8a:	d402      	bmi.n	8004b92 <_vfiprintf_r+0x2a>
 8004b8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004b8e:	f7fe fcde 	bl	800354e <__retarget_lock_acquire_recursive>
 8004b92:	89ab      	ldrh	r3, [r5, #12]
 8004b94:	071b      	lsls	r3, r3, #28
 8004b96:	d501      	bpl.n	8004b9c <_vfiprintf_r+0x34>
 8004b98:	692b      	ldr	r3, [r5, #16]
 8004b9a:	b99b      	cbnz	r3, 8004bc4 <_vfiprintf_r+0x5c>
 8004b9c:	4629      	mov	r1, r5
 8004b9e:	4630      	mov	r0, r6
 8004ba0:	f7fe fc14 	bl	80033cc <__swsetup_r>
 8004ba4:	b170      	cbz	r0, 8004bc4 <_vfiprintf_r+0x5c>
 8004ba6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004ba8:	07dc      	lsls	r4, r3, #31
 8004baa:	d504      	bpl.n	8004bb6 <_vfiprintf_r+0x4e>
 8004bac:	f04f 30ff 	mov.w	r0, #4294967295
 8004bb0:	b01d      	add	sp, #116	@ 0x74
 8004bb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bb6:	89ab      	ldrh	r3, [r5, #12]
 8004bb8:	0598      	lsls	r0, r3, #22
 8004bba:	d4f7      	bmi.n	8004bac <_vfiprintf_r+0x44>
 8004bbc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004bbe:	f7fe fcc7 	bl	8003550 <__retarget_lock_release_recursive>
 8004bc2:	e7f3      	b.n	8004bac <_vfiprintf_r+0x44>
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	9309      	str	r3, [sp, #36]	@ 0x24
 8004bc8:	2320      	movs	r3, #32
 8004bca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004bce:	f8cd 800c 	str.w	r8, [sp, #12]
 8004bd2:	2330      	movs	r3, #48	@ 0x30
 8004bd4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004d84 <_vfiprintf_r+0x21c>
 8004bd8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004bdc:	f04f 0901 	mov.w	r9, #1
 8004be0:	4623      	mov	r3, r4
 8004be2:	469a      	mov	sl, r3
 8004be4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004be8:	b10a      	cbz	r2, 8004bee <_vfiprintf_r+0x86>
 8004bea:	2a25      	cmp	r2, #37	@ 0x25
 8004bec:	d1f9      	bne.n	8004be2 <_vfiprintf_r+0x7a>
 8004bee:	ebba 0b04 	subs.w	fp, sl, r4
 8004bf2:	d00b      	beq.n	8004c0c <_vfiprintf_r+0xa4>
 8004bf4:	465b      	mov	r3, fp
 8004bf6:	4622      	mov	r2, r4
 8004bf8:	4629      	mov	r1, r5
 8004bfa:	4630      	mov	r0, r6
 8004bfc:	f7ff ffa1 	bl	8004b42 <__sfputs_r>
 8004c00:	3001      	adds	r0, #1
 8004c02:	f000 80a7 	beq.w	8004d54 <_vfiprintf_r+0x1ec>
 8004c06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004c08:	445a      	add	r2, fp
 8004c0a:	9209      	str	r2, [sp, #36]	@ 0x24
 8004c0c:	f89a 3000 	ldrb.w	r3, [sl]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	f000 809f 	beq.w	8004d54 <_vfiprintf_r+0x1ec>
 8004c16:	2300      	movs	r3, #0
 8004c18:	f04f 32ff 	mov.w	r2, #4294967295
 8004c1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004c20:	f10a 0a01 	add.w	sl, sl, #1
 8004c24:	9304      	str	r3, [sp, #16]
 8004c26:	9307      	str	r3, [sp, #28]
 8004c28:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004c2c:	931a      	str	r3, [sp, #104]	@ 0x68
 8004c2e:	4654      	mov	r4, sl
 8004c30:	2205      	movs	r2, #5
 8004c32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c36:	4853      	ldr	r0, [pc, #332]	@ (8004d84 <_vfiprintf_r+0x21c>)
 8004c38:	f7fb faca 	bl	80001d0 <memchr>
 8004c3c:	9a04      	ldr	r2, [sp, #16]
 8004c3e:	b9d8      	cbnz	r0, 8004c78 <_vfiprintf_r+0x110>
 8004c40:	06d1      	lsls	r1, r2, #27
 8004c42:	bf44      	itt	mi
 8004c44:	2320      	movmi	r3, #32
 8004c46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004c4a:	0713      	lsls	r3, r2, #28
 8004c4c:	bf44      	itt	mi
 8004c4e:	232b      	movmi	r3, #43	@ 0x2b
 8004c50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004c54:	f89a 3000 	ldrb.w	r3, [sl]
 8004c58:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c5a:	d015      	beq.n	8004c88 <_vfiprintf_r+0x120>
 8004c5c:	9a07      	ldr	r2, [sp, #28]
 8004c5e:	4654      	mov	r4, sl
 8004c60:	2000      	movs	r0, #0
 8004c62:	f04f 0c0a 	mov.w	ip, #10
 8004c66:	4621      	mov	r1, r4
 8004c68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004c6c:	3b30      	subs	r3, #48	@ 0x30
 8004c6e:	2b09      	cmp	r3, #9
 8004c70:	d94b      	bls.n	8004d0a <_vfiprintf_r+0x1a2>
 8004c72:	b1b0      	cbz	r0, 8004ca2 <_vfiprintf_r+0x13a>
 8004c74:	9207      	str	r2, [sp, #28]
 8004c76:	e014      	b.n	8004ca2 <_vfiprintf_r+0x13a>
 8004c78:	eba0 0308 	sub.w	r3, r0, r8
 8004c7c:	fa09 f303 	lsl.w	r3, r9, r3
 8004c80:	4313      	orrs	r3, r2
 8004c82:	9304      	str	r3, [sp, #16]
 8004c84:	46a2      	mov	sl, r4
 8004c86:	e7d2      	b.n	8004c2e <_vfiprintf_r+0xc6>
 8004c88:	9b03      	ldr	r3, [sp, #12]
 8004c8a:	1d19      	adds	r1, r3, #4
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	9103      	str	r1, [sp, #12]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	bfbb      	ittet	lt
 8004c94:	425b      	neglt	r3, r3
 8004c96:	f042 0202 	orrlt.w	r2, r2, #2
 8004c9a:	9307      	strge	r3, [sp, #28]
 8004c9c:	9307      	strlt	r3, [sp, #28]
 8004c9e:	bfb8      	it	lt
 8004ca0:	9204      	strlt	r2, [sp, #16]
 8004ca2:	7823      	ldrb	r3, [r4, #0]
 8004ca4:	2b2e      	cmp	r3, #46	@ 0x2e
 8004ca6:	d10a      	bne.n	8004cbe <_vfiprintf_r+0x156>
 8004ca8:	7863      	ldrb	r3, [r4, #1]
 8004caa:	2b2a      	cmp	r3, #42	@ 0x2a
 8004cac:	d132      	bne.n	8004d14 <_vfiprintf_r+0x1ac>
 8004cae:	9b03      	ldr	r3, [sp, #12]
 8004cb0:	1d1a      	adds	r2, r3, #4
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	9203      	str	r2, [sp, #12]
 8004cb6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004cba:	3402      	adds	r4, #2
 8004cbc:	9305      	str	r3, [sp, #20]
 8004cbe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004d94 <_vfiprintf_r+0x22c>
 8004cc2:	7821      	ldrb	r1, [r4, #0]
 8004cc4:	2203      	movs	r2, #3
 8004cc6:	4650      	mov	r0, sl
 8004cc8:	f7fb fa82 	bl	80001d0 <memchr>
 8004ccc:	b138      	cbz	r0, 8004cde <_vfiprintf_r+0x176>
 8004cce:	9b04      	ldr	r3, [sp, #16]
 8004cd0:	eba0 000a 	sub.w	r0, r0, sl
 8004cd4:	2240      	movs	r2, #64	@ 0x40
 8004cd6:	4082      	lsls	r2, r0
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	3401      	adds	r4, #1
 8004cdc:	9304      	str	r3, [sp, #16]
 8004cde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ce2:	4829      	ldr	r0, [pc, #164]	@ (8004d88 <_vfiprintf_r+0x220>)
 8004ce4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004ce8:	2206      	movs	r2, #6
 8004cea:	f7fb fa71 	bl	80001d0 <memchr>
 8004cee:	2800      	cmp	r0, #0
 8004cf0:	d03f      	beq.n	8004d72 <_vfiprintf_r+0x20a>
 8004cf2:	4b26      	ldr	r3, [pc, #152]	@ (8004d8c <_vfiprintf_r+0x224>)
 8004cf4:	bb1b      	cbnz	r3, 8004d3e <_vfiprintf_r+0x1d6>
 8004cf6:	9b03      	ldr	r3, [sp, #12]
 8004cf8:	3307      	adds	r3, #7
 8004cfa:	f023 0307 	bic.w	r3, r3, #7
 8004cfe:	3308      	adds	r3, #8
 8004d00:	9303      	str	r3, [sp, #12]
 8004d02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d04:	443b      	add	r3, r7
 8004d06:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d08:	e76a      	b.n	8004be0 <_vfiprintf_r+0x78>
 8004d0a:	fb0c 3202 	mla	r2, ip, r2, r3
 8004d0e:	460c      	mov	r4, r1
 8004d10:	2001      	movs	r0, #1
 8004d12:	e7a8      	b.n	8004c66 <_vfiprintf_r+0xfe>
 8004d14:	2300      	movs	r3, #0
 8004d16:	3401      	adds	r4, #1
 8004d18:	9305      	str	r3, [sp, #20]
 8004d1a:	4619      	mov	r1, r3
 8004d1c:	f04f 0c0a 	mov.w	ip, #10
 8004d20:	4620      	mov	r0, r4
 8004d22:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004d26:	3a30      	subs	r2, #48	@ 0x30
 8004d28:	2a09      	cmp	r2, #9
 8004d2a:	d903      	bls.n	8004d34 <_vfiprintf_r+0x1cc>
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d0c6      	beq.n	8004cbe <_vfiprintf_r+0x156>
 8004d30:	9105      	str	r1, [sp, #20]
 8004d32:	e7c4      	b.n	8004cbe <_vfiprintf_r+0x156>
 8004d34:	fb0c 2101 	mla	r1, ip, r1, r2
 8004d38:	4604      	mov	r4, r0
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e7f0      	b.n	8004d20 <_vfiprintf_r+0x1b8>
 8004d3e:	ab03      	add	r3, sp, #12
 8004d40:	9300      	str	r3, [sp, #0]
 8004d42:	462a      	mov	r2, r5
 8004d44:	4b12      	ldr	r3, [pc, #72]	@ (8004d90 <_vfiprintf_r+0x228>)
 8004d46:	a904      	add	r1, sp, #16
 8004d48:	4630      	mov	r0, r6
 8004d4a:	f7fd fccb 	bl	80026e4 <_printf_float>
 8004d4e:	4607      	mov	r7, r0
 8004d50:	1c78      	adds	r0, r7, #1
 8004d52:	d1d6      	bne.n	8004d02 <_vfiprintf_r+0x19a>
 8004d54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004d56:	07d9      	lsls	r1, r3, #31
 8004d58:	d405      	bmi.n	8004d66 <_vfiprintf_r+0x1fe>
 8004d5a:	89ab      	ldrh	r3, [r5, #12]
 8004d5c:	059a      	lsls	r2, r3, #22
 8004d5e:	d402      	bmi.n	8004d66 <_vfiprintf_r+0x1fe>
 8004d60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004d62:	f7fe fbf5 	bl	8003550 <__retarget_lock_release_recursive>
 8004d66:	89ab      	ldrh	r3, [r5, #12]
 8004d68:	065b      	lsls	r3, r3, #25
 8004d6a:	f53f af1f 	bmi.w	8004bac <_vfiprintf_r+0x44>
 8004d6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004d70:	e71e      	b.n	8004bb0 <_vfiprintf_r+0x48>
 8004d72:	ab03      	add	r3, sp, #12
 8004d74:	9300      	str	r3, [sp, #0]
 8004d76:	462a      	mov	r2, r5
 8004d78:	4b05      	ldr	r3, [pc, #20]	@ (8004d90 <_vfiprintf_r+0x228>)
 8004d7a:	a904      	add	r1, sp, #16
 8004d7c:	4630      	mov	r0, r6
 8004d7e:	f7fd ff49 	bl	8002c14 <_printf_i>
 8004d82:	e7e4      	b.n	8004d4e <_vfiprintf_r+0x1e6>
 8004d84:	080051d0 	.word	0x080051d0
 8004d88:	080051da 	.word	0x080051da
 8004d8c:	080026e5 	.word	0x080026e5
 8004d90:	08004b43 	.word	0x08004b43
 8004d94:	080051d6 	.word	0x080051d6

08004d98 <__swhatbuf_r>:
 8004d98:	b570      	push	{r4, r5, r6, lr}
 8004d9a:	460c      	mov	r4, r1
 8004d9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004da0:	2900      	cmp	r1, #0
 8004da2:	b096      	sub	sp, #88	@ 0x58
 8004da4:	4615      	mov	r5, r2
 8004da6:	461e      	mov	r6, r3
 8004da8:	da0d      	bge.n	8004dc6 <__swhatbuf_r+0x2e>
 8004daa:	89a3      	ldrh	r3, [r4, #12]
 8004dac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004db0:	f04f 0100 	mov.w	r1, #0
 8004db4:	bf14      	ite	ne
 8004db6:	2340      	movne	r3, #64	@ 0x40
 8004db8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004dbc:	2000      	movs	r0, #0
 8004dbe:	6031      	str	r1, [r6, #0]
 8004dc0:	602b      	str	r3, [r5, #0]
 8004dc2:	b016      	add	sp, #88	@ 0x58
 8004dc4:	bd70      	pop	{r4, r5, r6, pc}
 8004dc6:	466a      	mov	r2, sp
 8004dc8:	f000 f848 	bl	8004e5c <_fstat_r>
 8004dcc:	2800      	cmp	r0, #0
 8004dce:	dbec      	blt.n	8004daa <__swhatbuf_r+0x12>
 8004dd0:	9901      	ldr	r1, [sp, #4]
 8004dd2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004dd6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004dda:	4259      	negs	r1, r3
 8004ddc:	4159      	adcs	r1, r3
 8004dde:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004de2:	e7eb      	b.n	8004dbc <__swhatbuf_r+0x24>

08004de4 <__smakebuf_r>:
 8004de4:	898b      	ldrh	r3, [r1, #12]
 8004de6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004de8:	079d      	lsls	r5, r3, #30
 8004dea:	4606      	mov	r6, r0
 8004dec:	460c      	mov	r4, r1
 8004dee:	d507      	bpl.n	8004e00 <__smakebuf_r+0x1c>
 8004df0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004df4:	6023      	str	r3, [r4, #0]
 8004df6:	6123      	str	r3, [r4, #16]
 8004df8:	2301      	movs	r3, #1
 8004dfa:	6163      	str	r3, [r4, #20]
 8004dfc:	b003      	add	sp, #12
 8004dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e00:	ab01      	add	r3, sp, #4
 8004e02:	466a      	mov	r2, sp
 8004e04:	f7ff ffc8 	bl	8004d98 <__swhatbuf_r>
 8004e08:	9f00      	ldr	r7, [sp, #0]
 8004e0a:	4605      	mov	r5, r0
 8004e0c:	4639      	mov	r1, r7
 8004e0e:	4630      	mov	r0, r6
 8004e10:	f7ff fa7a 	bl	8004308 <_malloc_r>
 8004e14:	b948      	cbnz	r0, 8004e2a <__smakebuf_r+0x46>
 8004e16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e1a:	059a      	lsls	r2, r3, #22
 8004e1c:	d4ee      	bmi.n	8004dfc <__smakebuf_r+0x18>
 8004e1e:	f023 0303 	bic.w	r3, r3, #3
 8004e22:	f043 0302 	orr.w	r3, r3, #2
 8004e26:	81a3      	strh	r3, [r4, #12]
 8004e28:	e7e2      	b.n	8004df0 <__smakebuf_r+0xc>
 8004e2a:	89a3      	ldrh	r3, [r4, #12]
 8004e2c:	6020      	str	r0, [r4, #0]
 8004e2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e32:	81a3      	strh	r3, [r4, #12]
 8004e34:	9b01      	ldr	r3, [sp, #4]
 8004e36:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004e3a:	b15b      	cbz	r3, 8004e54 <__smakebuf_r+0x70>
 8004e3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004e40:	4630      	mov	r0, r6
 8004e42:	f000 f81d 	bl	8004e80 <_isatty_r>
 8004e46:	b128      	cbz	r0, 8004e54 <__smakebuf_r+0x70>
 8004e48:	89a3      	ldrh	r3, [r4, #12]
 8004e4a:	f023 0303 	bic.w	r3, r3, #3
 8004e4e:	f043 0301 	orr.w	r3, r3, #1
 8004e52:	81a3      	strh	r3, [r4, #12]
 8004e54:	89a3      	ldrh	r3, [r4, #12]
 8004e56:	431d      	orrs	r5, r3
 8004e58:	81a5      	strh	r5, [r4, #12]
 8004e5a:	e7cf      	b.n	8004dfc <__smakebuf_r+0x18>

08004e5c <_fstat_r>:
 8004e5c:	b538      	push	{r3, r4, r5, lr}
 8004e5e:	4d07      	ldr	r5, [pc, #28]	@ (8004e7c <_fstat_r+0x20>)
 8004e60:	2300      	movs	r3, #0
 8004e62:	4604      	mov	r4, r0
 8004e64:	4608      	mov	r0, r1
 8004e66:	4611      	mov	r1, r2
 8004e68:	602b      	str	r3, [r5, #0]
 8004e6a:	f7fd fa63 	bl	8002334 <_fstat>
 8004e6e:	1c43      	adds	r3, r0, #1
 8004e70:	d102      	bne.n	8004e78 <_fstat_r+0x1c>
 8004e72:	682b      	ldr	r3, [r5, #0]
 8004e74:	b103      	cbz	r3, 8004e78 <_fstat_r+0x1c>
 8004e76:	6023      	str	r3, [r4, #0]
 8004e78:	bd38      	pop	{r3, r4, r5, pc}
 8004e7a:	bf00      	nop
 8004e7c:	20000428 	.word	0x20000428

08004e80 <_isatty_r>:
 8004e80:	b538      	push	{r3, r4, r5, lr}
 8004e82:	4d06      	ldr	r5, [pc, #24]	@ (8004e9c <_isatty_r+0x1c>)
 8004e84:	2300      	movs	r3, #0
 8004e86:	4604      	mov	r4, r0
 8004e88:	4608      	mov	r0, r1
 8004e8a:	602b      	str	r3, [r5, #0]
 8004e8c:	f7fd fa62 	bl	8002354 <_isatty>
 8004e90:	1c43      	adds	r3, r0, #1
 8004e92:	d102      	bne.n	8004e9a <_isatty_r+0x1a>
 8004e94:	682b      	ldr	r3, [r5, #0]
 8004e96:	b103      	cbz	r3, 8004e9a <_isatty_r+0x1a>
 8004e98:	6023      	str	r3, [r4, #0]
 8004e9a:	bd38      	pop	{r3, r4, r5, pc}
 8004e9c:	20000428 	.word	0x20000428

08004ea0 <_sbrk_r>:
 8004ea0:	b538      	push	{r3, r4, r5, lr}
 8004ea2:	4d06      	ldr	r5, [pc, #24]	@ (8004ebc <_sbrk_r+0x1c>)
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	4604      	mov	r4, r0
 8004ea8:	4608      	mov	r0, r1
 8004eaa:	602b      	str	r3, [r5, #0]
 8004eac:	f000 f8b8 	bl	8005020 <_sbrk>
 8004eb0:	1c43      	adds	r3, r0, #1
 8004eb2:	d102      	bne.n	8004eba <_sbrk_r+0x1a>
 8004eb4:	682b      	ldr	r3, [r5, #0]
 8004eb6:	b103      	cbz	r3, 8004eba <_sbrk_r+0x1a>
 8004eb8:	6023      	str	r3, [r4, #0]
 8004eba:	bd38      	pop	{r3, r4, r5, pc}
 8004ebc:	20000428 	.word	0x20000428

08004ec0 <__assert_func>:
 8004ec0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004ec2:	4614      	mov	r4, r2
 8004ec4:	461a      	mov	r2, r3
 8004ec6:	4b09      	ldr	r3, [pc, #36]	@ (8004eec <__assert_func+0x2c>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4605      	mov	r5, r0
 8004ecc:	68d8      	ldr	r0, [r3, #12]
 8004ece:	b14c      	cbz	r4, 8004ee4 <__assert_func+0x24>
 8004ed0:	4b07      	ldr	r3, [pc, #28]	@ (8004ef0 <__assert_func+0x30>)
 8004ed2:	9100      	str	r1, [sp, #0]
 8004ed4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004ed8:	4906      	ldr	r1, [pc, #24]	@ (8004ef4 <__assert_func+0x34>)
 8004eda:	462b      	mov	r3, r5
 8004edc:	f000 f842 	bl	8004f64 <fiprintf>
 8004ee0:	f000 f852 	bl	8004f88 <abort>
 8004ee4:	4b04      	ldr	r3, [pc, #16]	@ (8004ef8 <__assert_func+0x38>)
 8004ee6:	461c      	mov	r4, r3
 8004ee8:	e7f3      	b.n	8004ed2 <__assert_func+0x12>
 8004eea:	bf00      	nop
 8004eec:	2000000c 	.word	0x2000000c
 8004ef0:	080051eb 	.word	0x080051eb
 8004ef4:	080051f8 	.word	0x080051f8
 8004ef8:	08005226 	.word	0x08005226

08004efc <_calloc_r>:
 8004efc:	b570      	push	{r4, r5, r6, lr}
 8004efe:	fba1 5402 	umull	r5, r4, r1, r2
 8004f02:	b934      	cbnz	r4, 8004f12 <_calloc_r+0x16>
 8004f04:	4629      	mov	r1, r5
 8004f06:	f7ff f9ff 	bl	8004308 <_malloc_r>
 8004f0a:	4606      	mov	r6, r0
 8004f0c:	b928      	cbnz	r0, 8004f1a <_calloc_r+0x1e>
 8004f0e:	4630      	mov	r0, r6
 8004f10:	bd70      	pop	{r4, r5, r6, pc}
 8004f12:	220c      	movs	r2, #12
 8004f14:	6002      	str	r2, [r0, #0]
 8004f16:	2600      	movs	r6, #0
 8004f18:	e7f9      	b.n	8004f0e <_calloc_r+0x12>
 8004f1a:	462a      	mov	r2, r5
 8004f1c:	4621      	mov	r1, r4
 8004f1e:	f7fe faab 	bl	8003478 <memset>
 8004f22:	e7f4      	b.n	8004f0e <_calloc_r+0x12>

08004f24 <__ascii_mbtowc>:
 8004f24:	b082      	sub	sp, #8
 8004f26:	b901      	cbnz	r1, 8004f2a <__ascii_mbtowc+0x6>
 8004f28:	a901      	add	r1, sp, #4
 8004f2a:	b142      	cbz	r2, 8004f3e <__ascii_mbtowc+0x1a>
 8004f2c:	b14b      	cbz	r3, 8004f42 <__ascii_mbtowc+0x1e>
 8004f2e:	7813      	ldrb	r3, [r2, #0]
 8004f30:	600b      	str	r3, [r1, #0]
 8004f32:	7812      	ldrb	r2, [r2, #0]
 8004f34:	1e10      	subs	r0, r2, #0
 8004f36:	bf18      	it	ne
 8004f38:	2001      	movne	r0, #1
 8004f3a:	b002      	add	sp, #8
 8004f3c:	4770      	bx	lr
 8004f3e:	4610      	mov	r0, r2
 8004f40:	e7fb      	b.n	8004f3a <__ascii_mbtowc+0x16>
 8004f42:	f06f 0001 	mvn.w	r0, #1
 8004f46:	e7f8      	b.n	8004f3a <__ascii_mbtowc+0x16>

08004f48 <__ascii_wctomb>:
 8004f48:	4603      	mov	r3, r0
 8004f4a:	4608      	mov	r0, r1
 8004f4c:	b141      	cbz	r1, 8004f60 <__ascii_wctomb+0x18>
 8004f4e:	2aff      	cmp	r2, #255	@ 0xff
 8004f50:	d904      	bls.n	8004f5c <__ascii_wctomb+0x14>
 8004f52:	228a      	movs	r2, #138	@ 0x8a
 8004f54:	601a      	str	r2, [r3, #0]
 8004f56:	f04f 30ff 	mov.w	r0, #4294967295
 8004f5a:	4770      	bx	lr
 8004f5c:	700a      	strb	r2, [r1, #0]
 8004f5e:	2001      	movs	r0, #1
 8004f60:	4770      	bx	lr
	...

08004f64 <fiprintf>:
 8004f64:	b40e      	push	{r1, r2, r3}
 8004f66:	b503      	push	{r0, r1, lr}
 8004f68:	4601      	mov	r1, r0
 8004f6a:	ab03      	add	r3, sp, #12
 8004f6c:	4805      	ldr	r0, [pc, #20]	@ (8004f84 <fiprintf+0x20>)
 8004f6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f72:	6800      	ldr	r0, [r0, #0]
 8004f74:	9301      	str	r3, [sp, #4]
 8004f76:	f7ff fdf7 	bl	8004b68 <_vfiprintf_r>
 8004f7a:	b002      	add	sp, #8
 8004f7c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004f80:	b003      	add	sp, #12
 8004f82:	4770      	bx	lr
 8004f84:	2000000c 	.word	0x2000000c

08004f88 <abort>:
 8004f88:	b508      	push	{r3, lr}
 8004f8a:	2006      	movs	r0, #6
 8004f8c:	f000 f82c 	bl	8004fe8 <raise>
 8004f90:	2001      	movs	r0, #1
 8004f92:	f7fd f99b 	bl	80022cc <_exit>

08004f96 <_raise_r>:
 8004f96:	291f      	cmp	r1, #31
 8004f98:	b538      	push	{r3, r4, r5, lr}
 8004f9a:	4605      	mov	r5, r0
 8004f9c:	460c      	mov	r4, r1
 8004f9e:	d904      	bls.n	8004faa <_raise_r+0x14>
 8004fa0:	2316      	movs	r3, #22
 8004fa2:	6003      	str	r3, [r0, #0]
 8004fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8004fa8:	bd38      	pop	{r3, r4, r5, pc}
 8004faa:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8004fac:	b112      	cbz	r2, 8004fb4 <_raise_r+0x1e>
 8004fae:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004fb2:	b94b      	cbnz	r3, 8004fc8 <_raise_r+0x32>
 8004fb4:	4628      	mov	r0, r5
 8004fb6:	f000 f831 	bl	800501c <_getpid_r>
 8004fba:	4622      	mov	r2, r4
 8004fbc:	4601      	mov	r1, r0
 8004fbe:	4628      	mov	r0, r5
 8004fc0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004fc4:	f000 b818 	b.w	8004ff8 <_kill_r>
 8004fc8:	2b01      	cmp	r3, #1
 8004fca:	d00a      	beq.n	8004fe2 <_raise_r+0x4c>
 8004fcc:	1c59      	adds	r1, r3, #1
 8004fce:	d103      	bne.n	8004fd8 <_raise_r+0x42>
 8004fd0:	2316      	movs	r3, #22
 8004fd2:	6003      	str	r3, [r0, #0]
 8004fd4:	2001      	movs	r0, #1
 8004fd6:	e7e7      	b.n	8004fa8 <_raise_r+0x12>
 8004fd8:	2100      	movs	r1, #0
 8004fda:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8004fde:	4620      	mov	r0, r4
 8004fe0:	4798      	blx	r3
 8004fe2:	2000      	movs	r0, #0
 8004fe4:	e7e0      	b.n	8004fa8 <_raise_r+0x12>
	...

08004fe8 <raise>:
 8004fe8:	4b02      	ldr	r3, [pc, #8]	@ (8004ff4 <raise+0xc>)
 8004fea:	4601      	mov	r1, r0
 8004fec:	6818      	ldr	r0, [r3, #0]
 8004fee:	f7ff bfd2 	b.w	8004f96 <_raise_r>
 8004ff2:	bf00      	nop
 8004ff4:	2000000c 	.word	0x2000000c

08004ff8 <_kill_r>:
 8004ff8:	b538      	push	{r3, r4, r5, lr}
 8004ffa:	4d07      	ldr	r5, [pc, #28]	@ (8005018 <_kill_r+0x20>)
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	4604      	mov	r4, r0
 8005000:	4608      	mov	r0, r1
 8005002:	4611      	mov	r1, r2
 8005004:	602b      	str	r3, [r5, #0]
 8005006:	f7fd f951 	bl	80022ac <_kill>
 800500a:	1c43      	adds	r3, r0, #1
 800500c:	d102      	bne.n	8005014 <_kill_r+0x1c>
 800500e:	682b      	ldr	r3, [r5, #0]
 8005010:	b103      	cbz	r3, 8005014 <_kill_r+0x1c>
 8005012:	6023      	str	r3, [r4, #0]
 8005014:	bd38      	pop	{r3, r4, r5, pc}
 8005016:	bf00      	nop
 8005018:	20000428 	.word	0x20000428

0800501c <_getpid_r>:
 800501c:	f7fd b93e 	b.w	800229c <_getpid>

08005020 <_sbrk>:
 8005020:	4a04      	ldr	r2, [pc, #16]	@ (8005034 <_sbrk+0x14>)
 8005022:	6811      	ldr	r1, [r2, #0]
 8005024:	4603      	mov	r3, r0
 8005026:	b909      	cbnz	r1, 800502c <_sbrk+0xc>
 8005028:	4903      	ldr	r1, [pc, #12]	@ (8005038 <_sbrk+0x18>)
 800502a:	6011      	str	r1, [r2, #0]
 800502c:	6810      	ldr	r0, [r2, #0]
 800502e:	4403      	add	r3, r0
 8005030:	6013      	str	r3, [r2, #0]
 8005032:	4770      	bx	lr
 8005034:	20000438 	.word	0x20000438
 8005038:	20000440 	.word	0x20000440

0800503c <_init>:
 800503c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800503e:	bf00      	nop
 8005040:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005042:	bc08      	pop	{r3}
 8005044:	469e      	mov	lr, r3
 8005046:	4770      	bx	lr

08005048 <_fini>:
 8005048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800504a:	bf00      	nop
 800504c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800504e:	bc08      	pop	{r3}
 8005050:	469e      	mov	lr, r3
 8005052:	4770      	bx	lr
