/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/mux32_NbitTMR.v                                                               *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 06/10/2022 13:52:55                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/triplicated/mopshub_top_board/hdl *
 * cmd     : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/tmrg-master/bin/tmrg -vv -c tmrg.cfg   *
 * tmrg rev:                                                                                        *
 *                                                                                                  *
 * src file: mux32_Nbit.v                                                                           *
 *           Git SHA           : c110441b08b692cc54ebd4a3b84a2599430e8f93                           *
 *           Modification time : 2022-10-05 22:33:29                                                *
 *           File Size         : 1927                                                               *
 *           MD5 hash          : 338f1dfaa8ab8141b55624f3e1994313                                   *
 *                                                                                                  *
 ****************************************************************************************************/

module mux32_NbitTMR(
  input wire  rst ,
  input wire [15:0] data0 ,
  input wire [15:0] data1 ,
  input wire [15:0] data2 ,
  input wire [15:0] data3 ,
  input wire [15:0] data4 ,
  input wire [15:0] data5 ,
  input wire [15:0] data6 ,
  input wire [15:0] data7 ,
  input wire [15:0] data8 ,
  input wire [15:0] data9 ,
  input wire [15:0] data10 ,
  input wire [15:0] data11 ,
  input wire [15:0] data12 ,
  input wire [15:0] data13 ,
  input wire [15:0] data14 ,
  input wire [15:0] data15 ,
  input wire [4:0] sel ,
  output wire [15:0] data_out 
);
reg  [15:0] data_out_r ;
initial
  data_out_r =  16'b0;
assign data_out =  data_out_r;

always @( * )
  if (!rst)
    data_out_r =  16'b0;
  else
    begin
      case (sel)
        5'b000 : data_out_r =  data0;
        5'b001 : data_out_r =  data1;
        5'b010 : data_out_r =  data2;
        5'b011 : data_out_r =  data3;
        5'b100 : data_out_r =  data4;
        5'b101 : data_out_r =  data5;
        5'b110 : data_out_r =  data6;
        5'b111 : data_out_r =  data7;
        5'b1000 : data_out_r =  data8;
        5'b1001 : data_out_r =  data9;
        5'b1010 : data_out_r =  data10;
        5'b1011 : data_out_r =  data11;
        5'b1100 : data_out_r =  data12;
        5'b1101 : data_out_r =  data13;
        5'b1110 : data_out_r =  data14;
        5'b1111 : data_out_r =  data15;
        default : data_out_r =  16'b0;
      endcase
    end
endmodule

