######## IP Build Summary Report #######
########################################
#Info only 
########################################
ip_top_module_name = hqm_list_sel_mem
KitVendor          = Intel
KitLibrary         = Intel
ip_version         = 1.0

########################################
# RTL Parameters (info only)
########################################
#RTL Parameter	Value

########################################
# Ports with PortWidth and PortDirection (info only)
########################################
#Port_name	PortWidth	Port_Direction
bcam_AW_bcam_2048x26_cclk	1		in
bcam_AW_bcam_2048x26_cdata	[207:0]		in
bcam_AW_bcam_2048x26_ce	[7:0]		in
bcam_AW_bcam_2048x26_cmatch	[2047:0]		out
bcam_AW_bcam_2048x26_dfx_clk	1		in
bcam_AW_bcam_2048x26_fd	1		in
bcam_AW_bcam_2048x26_isol_en_b	1		in
bcam_AW_bcam_2048x26_raddr	[7:0]		in
bcam_AW_bcam_2048x26_rclk	1		in
bcam_AW_bcam_2048x26_rd	1		in
bcam_AW_bcam_2048x26_rdata	[207:0]		out
bcam_AW_bcam_2048x26_re	1		in
bcam_AW_bcam_2048x26_waddr	[63:0]		in
bcam_AW_bcam_2048x26_wclk	1		in
bcam_AW_bcam_2048x26_wdata	[207:0]		in
bcam_AW_bcam_2048x26_we	[7:0]		in
fscan_byprst_b	1		in
fscan_clkungate	1		in
fscan_rstbypen	1		in
hqm_pwrgood_rst_b	1		in
powergood_rst_b	1		in
rf_aqed_fid_cnt_isol_en	1		in
rf_aqed_fid_cnt_pwr_enable_b_in	1		in
rf_aqed_fid_cnt_pwr_enable_b_out	1		out
rf_aqed_fid_cnt_raddr	[10:0]		in
rf_aqed_fid_cnt_rclk	1		in
rf_aqed_fid_cnt_rclk_rst_n	1		in
rf_aqed_fid_cnt_rdata	[16:0]		out
rf_aqed_fid_cnt_re	1		in
rf_aqed_fid_cnt_waddr	[10:0]		in
rf_aqed_fid_cnt_wclk	1		in
rf_aqed_fid_cnt_wclk_rst_n	1		in
rf_aqed_fid_cnt_wdata	[16:0]		in
rf_aqed_fid_cnt_we	1		in
rf_aqed_fifo_ap_aqed_isol_en	1		in
rf_aqed_fifo_ap_aqed_pwr_enable_b_in	1		in
rf_aqed_fifo_ap_aqed_pwr_enable_b_out	1		out
rf_aqed_fifo_ap_aqed_raddr	[3:0]		in
rf_aqed_fifo_ap_aqed_rclk	1		in
rf_aqed_fifo_ap_aqed_rclk_rst_n	1		in
rf_aqed_fifo_ap_aqed_rdata	[44:0]		out
rf_aqed_fifo_ap_aqed_re	1		in
rf_aqed_fifo_ap_aqed_waddr	[3:0]		in
rf_aqed_fifo_ap_aqed_wclk	1		in
rf_aqed_fifo_ap_aqed_wclk_rst_n	1		in
rf_aqed_fifo_ap_aqed_wdata	[44:0]		in
rf_aqed_fifo_ap_aqed_we	1		in
rf_aqed_fifo_aqed_ap_enq_isol_en	1		in
rf_aqed_fifo_aqed_ap_enq_pwr_enable_b_in	1		in
rf_aqed_fifo_aqed_ap_enq_pwr_enable_b_out	1		out
rf_aqed_fifo_aqed_ap_enq_raddr	[3:0]		in
rf_aqed_fifo_aqed_ap_enq_rclk	1		in
rf_aqed_fifo_aqed_ap_enq_rclk_rst_n	1		in
rf_aqed_fifo_aqed_ap_enq_rdata	[23:0]		out
rf_aqed_fifo_aqed_ap_enq_re	1		in
rf_aqed_fifo_aqed_ap_enq_waddr	[3:0]		in
rf_aqed_fifo_aqed_ap_enq_wclk	1		in
rf_aqed_fifo_aqed_ap_enq_wclk_rst_n	1		in
rf_aqed_fifo_aqed_ap_enq_wdata	[23:0]		in
rf_aqed_fifo_aqed_ap_enq_we	1		in
rf_aqed_fifo_aqed_chp_sch_isol_en	1		in
rf_aqed_fifo_aqed_chp_sch_pwr_enable_b_in	1		in
rf_aqed_fifo_aqed_chp_sch_pwr_enable_b_out	1		out
rf_aqed_fifo_aqed_chp_sch_raddr	[3:0]		in
rf_aqed_fifo_aqed_chp_sch_rclk	1		in
rf_aqed_fifo_aqed_chp_sch_rclk_rst_n	1		in
rf_aqed_fifo_aqed_chp_sch_rdata	[179:0]		out
rf_aqed_fifo_aqed_chp_sch_re	1		in
rf_aqed_fifo_aqed_chp_sch_waddr	[3:0]		in
rf_aqed_fifo_aqed_chp_sch_wclk	1		in
rf_aqed_fifo_aqed_chp_sch_wclk_rst_n	1		in
rf_aqed_fifo_aqed_chp_sch_wdata	[179:0]		in
rf_aqed_fifo_aqed_chp_sch_we	1		in
rf_aqed_fifo_freelist_return_isol_en	1		in
rf_aqed_fifo_freelist_return_pwr_enable_b_in	1		in
rf_aqed_fifo_freelist_return_pwr_enable_b_out	1		out
rf_aqed_fifo_freelist_return_raddr	[3:0]		in
rf_aqed_fifo_freelist_return_rclk	1		in
rf_aqed_fifo_freelist_return_rclk_rst_n	1		in
rf_aqed_fifo_freelist_return_rdata	[31:0]		out
rf_aqed_fifo_freelist_return_re	1		in
rf_aqed_fifo_freelist_return_waddr	[3:0]		in
rf_aqed_fifo_freelist_return_wclk	1		in
rf_aqed_fifo_freelist_return_wclk_rst_n	1		in
rf_aqed_fifo_freelist_return_wdata	[31:0]		in
rf_aqed_fifo_freelist_return_we	1		in
rf_aqed_fifo_lsp_aqed_cmp_isol_en	1		in
rf_aqed_fifo_lsp_aqed_cmp_pwr_enable_b_in	1		in
rf_aqed_fifo_lsp_aqed_cmp_pwr_enable_b_out	1		out
rf_aqed_fifo_lsp_aqed_cmp_raddr	[3:0]		in
rf_aqed_fifo_lsp_aqed_cmp_rclk	1		in
rf_aqed_fifo_lsp_aqed_cmp_rclk_rst_n	1		in
rf_aqed_fifo_lsp_aqed_cmp_rdata	[34:0]		out
rf_aqed_fifo_lsp_aqed_cmp_re	1		in
rf_aqed_fifo_lsp_aqed_cmp_waddr	[3:0]		in
rf_aqed_fifo_lsp_aqed_cmp_wclk	1		in
rf_aqed_fifo_lsp_aqed_cmp_wclk_rst_n	1		in
rf_aqed_fifo_lsp_aqed_cmp_wdata	[34:0]		in
rf_aqed_fifo_lsp_aqed_cmp_we	1		in
rf_aqed_fifo_qed_aqed_enq_fid_isol_en	1		in
rf_aqed_fifo_qed_aqed_enq_fid_pwr_enable_b_in	1		in
rf_aqed_fifo_qed_aqed_enq_fid_pwr_enable_b_out	1		out
rf_aqed_fifo_qed_aqed_enq_fid_raddr	[2:0]		in
rf_aqed_fifo_qed_aqed_enq_fid_rclk	1		in
rf_aqed_fifo_qed_aqed_enq_fid_rclk_rst_n	1		in
rf_aqed_fifo_qed_aqed_enq_fid_rdata	[152:0]		out
rf_aqed_fifo_qed_aqed_enq_fid_re	1		in
rf_aqed_fifo_qed_aqed_enq_fid_waddr	[2:0]		in
rf_aqed_fifo_qed_aqed_enq_fid_wclk	1		in
rf_aqed_fifo_qed_aqed_enq_fid_wclk_rst_n	1		in
rf_aqed_fifo_qed_aqed_enq_fid_wdata	[152:0]		in
rf_aqed_fifo_qed_aqed_enq_fid_we	1		in
rf_aqed_fifo_qed_aqed_enq_isol_en	1		in
rf_aqed_fifo_qed_aqed_enq_pwr_enable_b_in	1		in
rf_aqed_fifo_qed_aqed_enq_pwr_enable_b_out	1		out
rf_aqed_fifo_qed_aqed_enq_raddr	[1:0]		in
rf_aqed_fifo_qed_aqed_enq_rclk	1		in
rf_aqed_fifo_qed_aqed_enq_rclk_rst_n	1		in
rf_aqed_fifo_qed_aqed_enq_rdata	[154:0]		out
rf_aqed_fifo_qed_aqed_enq_re	1		in
rf_aqed_fifo_qed_aqed_enq_waddr	[1:0]		in
rf_aqed_fifo_qed_aqed_enq_wclk	1		in
rf_aqed_fifo_qed_aqed_enq_wclk_rst_n	1		in
rf_aqed_fifo_qed_aqed_enq_wdata	[154:0]		in
rf_aqed_fifo_qed_aqed_enq_we	1		in
rf_aqed_ll_cnt_pri0_isol_en	1		in
rf_aqed_ll_cnt_pri0_pwr_enable_b_in	1		in
rf_aqed_ll_cnt_pri0_pwr_enable_b_out	1		out
rf_aqed_ll_cnt_pri0_raddr	[10:0]		in
rf_aqed_ll_cnt_pri0_rclk	1		in
rf_aqed_ll_cnt_pri0_rclk_rst_n	1		in
rf_aqed_ll_cnt_pri0_rdata	[15:0]		out
rf_aqed_ll_cnt_pri0_re	1		in
rf_aqed_ll_cnt_pri0_waddr	[10:0]		in
rf_aqed_ll_cnt_pri0_wclk	1		in
rf_aqed_ll_cnt_pri0_wclk_rst_n	1		in
rf_aqed_ll_cnt_pri0_wdata	[15:0]		in
rf_aqed_ll_cnt_pri0_we	1		in
rf_aqed_ll_cnt_pri1_isol_en	1		in
rf_aqed_ll_cnt_pri1_pwr_enable_b_in	1		in
rf_aqed_ll_cnt_pri1_pwr_enable_b_out	1		out
rf_aqed_ll_cnt_pri1_raddr	[10:0]		in
rf_aqed_ll_cnt_pri1_rclk	1		in
rf_aqed_ll_cnt_pri1_rclk_rst_n	1		in
rf_aqed_ll_cnt_pri1_rdata	[15:0]		out
rf_aqed_ll_cnt_pri1_re	1		in
rf_aqed_ll_cnt_pri1_waddr	[10:0]		in
rf_aqed_ll_cnt_pri1_wclk	1		in
rf_aqed_ll_cnt_pri1_wclk_rst_n	1		in
rf_aqed_ll_cnt_pri1_wdata	[15:0]		in
rf_aqed_ll_cnt_pri1_we	1		in
rf_aqed_ll_cnt_pri2_isol_en	1		in
rf_aqed_ll_cnt_pri2_pwr_enable_b_in	1		in
rf_aqed_ll_cnt_pri2_pwr_enable_b_out	1		out
rf_aqed_ll_cnt_pri2_raddr	[10:0]		in
rf_aqed_ll_cnt_pri2_rclk	1		in
rf_aqed_ll_cnt_pri2_rclk_rst_n	1		in
rf_aqed_ll_cnt_pri2_rdata	[15:0]		out
rf_aqed_ll_cnt_pri2_re	1		in
rf_aqed_ll_cnt_pri2_waddr	[10:0]		in
rf_aqed_ll_cnt_pri2_wclk	1		in
rf_aqed_ll_cnt_pri2_wclk_rst_n	1		in
rf_aqed_ll_cnt_pri2_wdata	[15:0]		in
rf_aqed_ll_cnt_pri2_we	1		in
rf_aqed_ll_cnt_pri3_isol_en	1		in
rf_aqed_ll_cnt_pri3_pwr_enable_b_in	1		in
rf_aqed_ll_cnt_pri3_pwr_enable_b_out	1		out
rf_aqed_ll_cnt_pri3_raddr	[10:0]		in
rf_aqed_ll_cnt_pri3_rclk	1		in
rf_aqed_ll_cnt_pri3_rclk_rst_n	1		in
rf_aqed_ll_cnt_pri3_rdata	[15:0]		out
rf_aqed_ll_cnt_pri3_re	1		in
rf_aqed_ll_cnt_pri3_waddr	[10:0]		in
rf_aqed_ll_cnt_pri3_wclk	1		in
rf_aqed_ll_cnt_pri3_wclk_rst_n	1		in
rf_aqed_ll_cnt_pri3_wdata	[15:0]		in
rf_aqed_ll_cnt_pri3_we	1		in
rf_aqed_ll_qe_hp_pri0_isol_en	1		in
rf_aqed_ll_qe_hp_pri0_pwr_enable_b_in	1		in
rf_aqed_ll_qe_hp_pri0_pwr_enable_b_out	1		out
rf_aqed_ll_qe_hp_pri0_raddr	[10:0]		in
rf_aqed_ll_qe_hp_pri0_rclk	1		in
rf_aqed_ll_qe_hp_pri0_rclk_rst_n	1		in
rf_aqed_ll_qe_hp_pri0_rdata	[13:0]		out
rf_aqed_ll_qe_hp_pri0_re	1		in
rf_aqed_ll_qe_hp_pri0_waddr	[10:0]		in
rf_aqed_ll_qe_hp_pri0_wclk	1		in
rf_aqed_ll_qe_hp_pri0_wclk_rst_n	1		in
rf_aqed_ll_qe_hp_pri0_wdata	[13:0]		in
rf_aqed_ll_qe_hp_pri0_we	1		in
rf_aqed_ll_qe_hp_pri1_isol_en	1		in
rf_aqed_ll_qe_hp_pri1_pwr_enable_b_in	1		in
rf_aqed_ll_qe_hp_pri1_pwr_enable_b_out	1		out
rf_aqed_ll_qe_hp_pri1_raddr	[10:0]		in
rf_aqed_ll_qe_hp_pri1_rclk	1		in
rf_aqed_ll_qe_hp_pri1_rclk_rst_n	1		in
rf_aqed_ll_qe_hp_pri1_rdata	[13:0]		out
rf_aqed_ll_qe_hp_pri1_re	1		in
rf_aqed_ll_qe_hp_pri1_waddr	[10:0]		in
rf_aqed_ll_qe_hp_pri1_wclk	1		in
rf_aqed_ll_qe_hp_pri1_wclk_rst_n	1		in
rf_aqed_ll_qe_hp_pri1_wdata	[13:0]		in
rf_aqed_ll_qe_hp_pri1_we	1		in
rf_aqed_ll_qe_hp_pri2_isol_en	1		in
rf_aqed_ll_qe_hp_pri2_pwr_enable_b_in	1		in
rf_aqed_ll_qe_hp_pri2_pwr_enable_b_out	1		out
rf_aqed_ll_qe_hp_pri2_raddr	[10:0]		in
rf_aqed_ll_qe_hp_pri2_rclk	1		in
rf_aqed_ll_qe_hp_pri2_rclk_rst_n	1		in
rf_aqed_ll_qe_hp_pri2_rdata	[13:0]		out
rf_aqed_ll_qe_hp_pri2_re	1		in
rf_aqed_ll_qe_hp_pri2_waddr	[10:0]		in
rf_aqed_ll_qe_hp_pri2_wclk	1		in
rf_aqed_ll_qe_hp_pri2_wclk_rst_n	1		in
rf_aqed_ll_qe_hp_pri2_wdata	[13:0]		in
rf_aqed_ll_qe_hp_pri2_we	1		in
rf_aqed_ll_qe_hp_pri3_isol_en	1		in
rf_aqed_ll_qe_hp_pri3_pwr_enable_b_in	1		in
rf_aqed_ll_qe_hp_pri3_pwr_enable_b_out	1		out
rf_aqed_ll_qe_hp_pri3_raddr	[10:0]		in
rf_aqed_ll_qe_hp_pri3_rclk	1		in
rf_aqed_ll_qe_hp_pri3_rclk_rst_n	1		in
rf_aqed_ll_qe_hp_pri3_rdata	[13:0]		out
rf_aqed_ll_qe_hp_pri3_re	1		in
rf_aqed_ll_qe_hp_pri3_waddr	[10:0]		in
rf_aqed_ll_qe_hp_pri3_wclk	1		in
rf_aqed_ll_qe_hp_pri3_wclk_rst_n	1		in
rf_aqed_ll_qe_hp_pri3_wdata	[13:0]		in
rf_aqed_ll_qe_hp_pri3_we	1		in
rf_aqed_ll_qe_tp_pri0_isol_en	1		in
rf_aqed_ll_qe_tp_pri0_pwr_enable_b_in	1		in
rf_aqed_ll_qe_tp_pri0_pwr_enable_b_out	1		out
rf_aqed_ll_qe_tp_pri0_raddr	[10:0]		in
rf_aqed_ll_qe_tp_pri0_rclk	1		in
rf_aqed_ll_qe_tp_pri0_rclk_rst_n	1		in
rf_aqed_ll_qe_tp_pri0_rdata	[13:0]		out
rf_aqed_ll_qe_tp_pri0_re	1		in
rf_aqed_ll_qe_tp_pri0_waddr	[10:0]		in
rf_aqed_ll_qe_tp_pri0_wclk	1		in
rf_aqed_ll_qe_tp_pri0_wclk_rst_n	1		in
rf_aqed_ll_qe_tp_pri0_wdata	[13:0]		in
rf_aqed_ll_qe_tp_pri0_we	1		in
rf_aqed_ll_qe_tp_pri1_isol_en	1		in
rf_aqed_ll_qe_tp_pri1_pwr_enable_b_in	1		in
rf_aqed_ll_qe_tp_pri1_pwr_enable_b_out	1		out
rf_aqed_ll_qe_tp_pri1_raddr	[10:0]		in
rf_aqed_ll_qe_tp_pri1_rclk	1		in
rf_aqed_ll_qe_tp_pri1_rclk_rst_n	1		in
rf_aqed_ll_qe_tp_pri1_rdata	[13:0]		out
rf_aqed_ll_qe_tp_pri1_re	1		in
rf_aqed_ll_qe_tp_pri1_waddr	[10:0]		in
rf_aqed_ll_qe_tp_pri1_wclk	1		in
rf_aqed_ll_qe_tp_pri1_wclk_rst_n	1		in
rf_aqed_ll_qe_tp_pri1_wdata	[13:0]		in
rf_aqed_ll_qe_tp_pri1_we	1		in
rf_aqed_ll_qe_tp_pri2_isol_en	1		in
rf_aqed_ll_qe_tp_pri2_pwr_enable_b_in	1		in
rf_aqed_ll_qe_tp_pri2_pwr_enable_b_out	1		out
rf_aqed_ll_qe_tp_pri2_raddr	[10:0]		in
rf_aqed_ll_qe_tp_pri2_rclk	1		in
rf_aqed_ll_qe_tp_pri2_rclk_rst_n	1		in
rf_aqed_ll_qe_tp_pri2_rdata	[13:0]		out
rf_aqed_ll_qe_tp_pri2_re	1		in
rf_aqed_ll_qe_tp_pri2_waddr	[10:0]		in
rf_aqed_ll_qe_tp_pri2_wclk	1		in
rf_aqed_ll_qe_tp_pri2_wclk_rst_n	1		in
rf_aqed_ll_qe_tp_pri2_wdata	[13:0]		in
rf_aqed_ll_qe_tp_pri2_we	1		in
rf_aqed_ll_qe_tp_pri3_isol_en	1		in
rf_aqed_ll_qe_tp_pri3_pwr_enable_b_in	1		in
rf_aqed_ll_qe_tp_pri3_pwr_enable_b_out	1		out
rf_aqed_ll_qe_tp_pri3_raddr	[10:0]		in
rf_aqed_ll_qe_tp_pri3_rclk	1		in
rf_aqed_ll_qe_tp_pri3_rclk_rst_n	1		in
rf_aqed_ll_qe_tp_pri3_rdata	[13:0]		out
rf_aqed_ll_qe_tp_pri3_re	1		in
rf_aqed_ll_qe_tp_pri3_waddr	[10:0]		in
rf_aqed_ll_qe_tp_pri3_wclk	1		in
rf_aqed_ll_qe_tp_pri3_wclk_rst_n	1		in
rf_aqed_ll_qe_tp_pri3_wdata	[13:0]		in
rf_aqed_ll_qe_tp_pri3_we	1		in
rf_aqed_lsp_deq_fifo_mem_isol_en	1		in
rf_aqed_lsp_deq_fifo_mem_pwr_enable_b_in	1		in
rf_aqed_lsp_deq_fifo_mem_pwr_enable_b_out	1		out
rf_aqed_lsp_deq_fifo_mem_raddr	[4:0]		in
rf_aqed_lsp_deq_fifo_mem_rclk	1		in
rf_aqed_lsp_deq_fifo_mem_rclk_rst_n	1		in
rf_aqed_lsp_deq_fifo_mem_rdata	[8:0]		out
rf_aqed_lsp_deq_fifo_mem_re	1		in
rf_aqed_lsp_deq_fifo_mem_waddr	[4:0]		in
rf_aqed_lsp_deq_fifo_mem_wclk	1		in
rf_aqed_lsp_deq_fifo_mem_wclk_rst_n	1		in
rf_aqed_lsp_deq_fifo_mem_wdata	[8:0]		in
rf_aqed_lsp_deq_fifo_mem_we	1		in
rf_aqed_qid2cqidix_isol_en	1		in
rf_aqed_qid2cqidix_pwr_enable_b_in	1		in
rf_aqed_qid2cqidix_pwr_enable_b_out	1		out
rf_aqed_qid2cqidix_raddr	[4:0]		in
rf_aqed_qid2cqidix_rclk	1		in
rf_aqed_qid2cqidix_rclk_rst_n	1		in
rf_aqed_qid2cqidix_rdata	[527:0]		out
rf_aqed_qid2cqidix_re	1		in
rf_aqed_qid2cqidix_waddr	[4:0]		in
rf_aqed_qid2cqidix_wclk	1		in
rf_aqed_qid2cqidix_wclk_rst_n	1		in
rf_aqed_qid2cqidix_wdata	[527:0]		in
rf_aqed_qid2cqidix_we	1		in
rf_aqed_qid_cnt_isol_en	1		in
rf_aqed_qid_cnt_pwr_enable_b_in	1		in
rf_aqed_qid_cnt_pwr_enable_b_out	1		out
rf_aqed_qid_cnt_raddr	[4:0]		in
rf_aqed_qid_cnt_rclk	1		in
rf_aqed_qid_cnt_rclk_rst_n	1		in
rf_aqed_qid_cnt_rdata	[14:0]		out
rf_aqed_qid_cnt_re	1		in
rf_aqed_qid_cnt_waddr	[4:0]		in
rf_aqed_qid_cnt_wclk	1		in
rf_aqed_qid_cnt_wclk_rst_n	1		in
rf_aqed_qid_cnt_wdata	[14:0]		in
rf_aqed_qid_cnt_we	1		in
rf_aqed_qid_fid_limit_isol_en	1		in
rf_aqed_qid_fid_limit_pwr_enable_b_in	1		in
rf_aqed_qid_fid_limit_pwr_enable_b_out	1		out
rf_aqed_qid_fid_limit_raddr	[4:0]		in
rf_aqed_qid_fid_limit_rclk	1		in
rf_aqed_qid_fid_limit_rclk_rst_n	1		in
rf_aqed_qid_fid_limit_rdata	[13:0]		out
rf_aqed_qid_fid_limit_re	1		in
rf_aqed_qid_fid_limit_waddr	[4:0]		in
rf_aqed_qid_fid_limit_wclk	1		in
rf_aqed_qid_fid_limit_wclk_rst_n	1		in
rf_aqed_qid_fid_limit_wdata	[13:0]		in
rf_aqed_qid_fid_limit_we	1		in
rf_atm_cmp_fifo_mem_isol_en	1		in
rf_atm_cmp_fifo_mem_pwr_enable_b_in	1		in
rf_atm_cmp_fifo_mem_pwr_enable_b_out	1		out
rf_atm_cmp_fifo_mem_raddr	[2:0]		in
rf_atm_cmp_fifo_mem_rclk	1		in
rf_atm_cmp_fifo_mem_rclk_rst_n	1		in
rf_atm_cmp_fifo_mem_rdata	[54:0]		out
rf_atm_cmp_fifo_mem_re	1		in
rf_atm_cmp_fifo_mem_waddr	[2:0]		in
rf_atm_cmp_fifo_mem_wclk	1		in
rf_atm_cmp_fifo_mem_wclk_rst_n	1		in
rf_atm_cmp_fifo_mem_wdata	[54:0]		in
rf_atm_cmp_fifo_mem_we	1		in
rf_atm_fifo_ap_aqed_isol_en	1		in
rf_atm_fifo_ap_aqed_pwr_enable_b_in	1		in
rf_atm_fifo_ap_aqed_pwr_enable_b_out	1		out
rf_atm_fifo_ap_aqed_raddr	[3:0]		in
rf_atm_fifo_ap_aqed_rclk	1		in
rf_atm_fifo_ap_aqed_rclk_rst_n	1		in
rf_atm_fifo_ap_aqed_rdata	[44:0]		out
rf_atm_fifo_ap_aqed_re	1		in
rf_atm_fifo_ap_aqed_waddr	[3:0]		in
rf_atm_fifo_ap_aqed_wclk	1		in
rf_atm_fifo_ap_aqed_wclk_rst_n	1		in
rf_atm_fifo_ap_aqed_wdata	[44:0]		in
rf_atm_fifo_ap_aqed_we	1		in
rf_atm_fifo_aqed_ap_enq_isol_en	1		in
rf_atm_fifo_aqed_ap_enq_pwr_enable_b_in	1		in
rf_atm_fifo_aqed_ap_enq_pwr_enable_b_out	1		out
rf_atm_fifo_aqed_ap_enq_raddr	[4:0]		in
rf_atm_fifo_aqed_ap_enq_rclk	1		in
rf_atm_fifo_aqed_ap_enq_rclk_rst_n	1		in
rf_atm_fifo_aqed_ap_enq_rdata	[23:0]		out
rf_atm_fifo_aqed_ap_enq_re	1		in
rf_atm_fifo_aqed_ap_enq_waddr	[4:0]		in
rf_atm_fifo_aqed_ap_enq_wclk	1		in
rf_atm_fifo_aqed_ap_enq_wclk_rst_n	1		in
rf_atm_fifo_aqed_ap_enq_wdata	[23:0]		in
rf_atm_fifo_aqed_ap_enq_we	1		in
rf_cfg_atm_qid_dpth_thrsh_mem_isol_en	1		in
rf_cfg_atm_qid_dpth_thrsh_mem_pwr_enable_b_in	1		in
rf_cfg_atm_qid_dpth_thrsh_mem_pwr_enable_b_out	1		out
rf_cfg_atm_qid_dpth_thrsh_mem_raddr	[4:0]		in
rf_cfg_atm_qid_dpth_thrsh_mem_rclk	1		in
rf_cfg_atm_qid_dpth_thrsh_mem_rclk_rst_n	1		in
rf_cfg_atm_qid_dpth_thrsh_mem_rdata	[15:0]		out
rf_cfg_atm_qid_dpth_thrsh_mem_re	1		in
rf_cfg_atm_qid_dpth_thrsh_mem_waddr	[4:0]		in
rf_cfg_atm_qid_dpth_thrsh_mem_wclk	1		in
rf_cfg_atm_qid_dpth_thrsh_mem_wclk_rst_n	1		in
rf_cfg_atm_qid_dpth_thrsh_mem_wdata	[15:0]		in
rf_cfg_atm_qid_dpth_thrsh_mem_we	1		in
rf_cfg_cq2priov_mem_isol_en	1		in
rf_cfg_cq2priov_mem_pwr_enable_b_in	1		in
rf_cfg_cq2priov_mem_pwr_enable_b_out	1		out
rf_cfg_cq2priov_mem_raddr	[4:0]		in
rf_cfg_cq2priov_mem_rclk	1		in
rf_cfg_cq2priov_mem_rclk_rst_n	1		in
rf_cfg_cq2priov_mem_rdata	[32:0]		out
rf_cfg_cq2priov_mem_re	1		in
rf_cfg_cq2priov_mem_waddr	[4:0]		in
rf_cfg_cq2priov_mem_wclk	1		in
rf_cfg_cq2priov_mem_wclk_rst_n	1		in
rf_cfg_cq2priov_mem_wdata	[32:0]		in
rf_cfg_cq2priov_mem_we	1		in
rf_cfg_cq2priov_odd_mem_isol_en	1		in
rf_cfg_cq2priov_odd_mem_pwr_enable_b_in	1		in
rf_cfg_cq2priov_odd_mem_pwr_enable_b_out	1		out
rf_cfg_cq2priov_odd_mem_raddr	[4:0]		in
rf_cfg_cq2priov_odd_mem_rclk	1		in
rf_cfg_cq2priov_odd_mem_rclk_rst_n	1		in
rf_cfg_cq2priov_odd_mem_rdata	[32:0]		out
rf_cfg_cq2priov_odd_mem_re	1		in
rf_cfg_cq2priov_odd_mem_waddr	[4:0]		in
rf_cfg_cq2priov_odd_mem_wclk	1		in
rf_cfg_cq2priov_odd_mem_wclk_rst_n	1		in
rf_cfg_cq2priov_odd_mem_wdata	[32:0]		in
rf_cfg_cq2priov_odd_mem_we	1		in
rf_cfg_cq2qid_0_mem_isol_en	1		in
rf_cfg_cq2qid_0_mem_pwr_enable_b_in	1		in
rf_cfg_cq2qid_0_mem_pwr_enable_b_out	1		out
rf_cfg_cq2qid_0_mem_raddr	[4:0]		in
rf_cfg_cq2qid_0_mem_rclk	1		in
rf_cfg_cq2qid_0_mem_rclk_rst_n	1		in
rf_cfg_cq2qid_0_mem_rdata	[28:0]		out
rf_cfg_cq2qid_0_mem_re	1		in
rf_cfg_cq2qid_0_mem_waddr	[4:0]		in
rf_cfg_cq2qid_0_mem_wclk	1		in
rf_cfg_cq2qid_0_mem_wclk_rst_n	1		in
rf_cfg_cq2qid_0_mem_wdata	[28:0]		in
rf_cfg_cq2qid_0_mem_we	1		in
rf_cfg_cq2qid_0_odd_mem_isol_en	1		in
rf_cfg_cq2qid_0_odd_mem_pwr_enable_b_in	1		in
rf_cfg_cq2qid_0_odd_mem_pwr_enable_b_out	1		out
rf_cfg_cq2qid_0_odd_mem_raddr	[4:0]		in
rf_cfg_cq2qid_0_odd_mem_rclk	1		in
rf_cfg_cq2qid_0_odd_mem_rclk_rst_n	1		in
rf_cfg_cq2qid_0_odd_mem_rdata	[28:0]		out
rf_cfg_cq2qid_0_odd_mem_re	1		in
rf_cfg_cq2qid_0_odd_mem_waddr	[4:0]		in
rf_cfg_cq2qid_0_odd_mem_wclk	1		in
rf_cfg_cq2qid_0_odd_mem_wclk_rst_n	1		in
rf_cfg_cq2qid_0_odd_mem_wdata	[28:0]		in
rf_cfg_cq2qid_0_odd_mem_we	1		in
rf_cfg_cq2qid_1_mem_isol_en	1		in
rf_cfg_cq2qid_1_mem_pwr_enable_b_in	1		in
rf_cfg_cq2qid_1_mem_pwr_enable_b_out	1		out
rf_cfg_cq2qid_1_mem_raddr	[4:0]		in
rf_cfg_cq2qid_1_mem_rclk	1		in
rf_cfg_cq2qid_1_mem_rclk_rst_n	1		in
rf_cfg_cq2qid_1_mem_rdata	[28:0]		out
rf_cfg_cq2qid_1_mem_re	1		in
rf_cfg_cq2qid_1_mem_waddr	[4:0]		in
rf_cfg_cq2qid_1_mem_wclk	1		in
rf_cfg_cq2qid_1_mem_wclk_rst_n	1		in
rf_cfg_cq2qid_1_mem_wdata	[28:0]		in
rf_cfg_cq2qid_1_mem_we	1		in
rf_cfg_cq2qid_1_odd_mem_isol_en	1		in
rf_cfg_cq2qid_1_odd_mem_pwr_enable_b_in	1		in
rf_cfg_cq2qid_1_odd_mem_pwr_enable_b_out	1		out
rf_cfg_cq2qid_1_odd_mem_raddr	[4:0]		in
rf_cfg_cq2qid_1_odd_mem_rclk	1		in
rf_cfg_cq2qid_1_odd_mem_rclk_rst_n	1		in
rf_cfg_cq2qid_1_odd_mem_rdata	[28:0]		out
rf_cfg_cq2qid_1_odd_mem_re	1		in
rf_cfg_cq2qid_1_odd_mem_waddr	[4:0]		in
rf_cfg_cq2qid_1_odd_mem_wclk	1		in
rf_cfg_cq2qid_1_odd_mem_wclk_rst_n	1		in
rf_cfg_cq2qid_1_odd_mem_wdata	[28:0]		in
rf_cfg_cq2qid_1_odd_mem_we	1		in
rf_cfg_cq_ldb_inflight_limit_mem_isol_en	1		in
rf_cfg_cq_ldb_inflight_limit_mem_pwr_enable_b_in	1		in
rf_cfg_cq_ldb_inflight_limit_mem_pwr_enable_b_out	1		out
rf_cfg_cq_ldb_inflight_limit_mem_raddr	[5:0]		in
rf_cfg_cq_ldb_inflight_limit_mem_rclk	1		in
rf_cfg_cq_ldb_inflight_limit_mem_rclk_rst_n	1		in
rf_cfg_cq_ldb_inflight_limit_mem_rdata	[13:0]		out
rf_cfg_cq_ldb_inflight_limit_mem_re	1		in
rf_cfg_cq_ldb_inflight_limit_mem_waddr	[5:0]		in
rf_cfg_cq_ldb_inflight_limit_mem_wclk	1		in
rf_cfg_cq_ldb_inflight_limit_mem_wclk_rst_n	1		in
rf_cfg_cq_ldb_inflight_limit_mem_wdata	[13:0]		in
rf_cfg_cq_ldb_inflight_limit_mem_we	1		in
rf_cfg_cq_ldb_inflight_threshold_mem_isol_en	1		in
rf_cfg_cq_ldb_inflight_threshold_mem_pwr_enable_b_in	1		in
rf_cfg_cq_ldb_inflight_threshold_mem_pwr_enable_b_out	1		out
rf_cfg_cq_ldb_inflight_threshold_mem_raddr	[5:0]		in
rf_cfg_cq_ldb_inflight_threshold_mem_rclk	1		in
rf_cfg_cq_ldb_inflight_threshold_mem_rclk_rst_n	1		in
rf_cfg_cq_ldb_inflight_threshold_mem_rdata	[13:0]		out
rf_cfg_cq_ldb_inflight_threshold_mem_re	1		in
rf_cfg_cq_ldb_inflight_threshold_mem_waddr	[5:0]		in
rf_cfg_cq_ldb_inflight_threshold_mem_wclk	1		in
rf_cfg_cq_ldb_inflight_threshold_mem_wclk_rst_n	1		in
rf_cfg_cq_ldb_inflight_threshold_mem_wdata	[13:0]		in
rf_cfg_cq_ldb_inflight_threshold_mem_we	1		in
rf_cfg_cq_ldb_token_depth_select_mem_isol_en	1		in
rf_cfg_cq_ldb_token_depth_select_mem_pwr_enable_b_in	1		in
rf_cfg_cq_ldb_token_depth_select_mem_pwr_enable_b_out	1		out
rf_cfg_cq_ldb_token_depth_select_mem_raddr	[5:0]		in
rf_cfg_cq_ldb_token_depth_select_mem_rclk	1		in
rf_cfg_cq_ldb_token_depth_select_mem_rclk_rst_n	1		in
rf_cfg_cq_ldb_token_depth_select_mem_rdata	[4:0]		out
rf_cfg_cq_ldb_token_depth_select_mem_re	1		in
rf_cfg_cq_ldb_token_depth_select_mem_waddr	[5:0]		in
rf_cfg_cq_ldb_token_depth_select_mem_wclk	1		in
rf_cfg_cq_ldb_token_depth_select_mem_wclk_rst_n	1		in
rf_cfg_cq_ldb_token_depth_select_mem_wdata	[4:0]		in
rf_cfg_cq_ldb_token_depth_select_mem_we	1		in
rf_cfg_cq_ldb_wu_limit_mem_isol_en	1		in
rf_cfg_cq_ldb_wu_limit_mem_pwr_enable_b_in	1		in
rf_cfg_cq_ldb_wu_limit_mem_pwr_enable_b_out	1		out
rf_cfg_cq_ldb_wu_limit_mem_raddr	[5:0]		in
rf_cfg_cq_ldb_wu_limit_mem_rclk	1		in
rf_cfg_cq_ldb_wu_limit_mem_rclk_rst_n	1		in
rf_cfg_cq_ldb_wu_limit_mem_rdata	[16:0]		out
rf_cfg_cq_ldb_wu_limit_mem_re	1		in
rf_cfg_cq_ldb_wu_limit_mem_waddr	[5:0]		in
rf_cfg_cq_ldb_wu_limit_mem_wclk	1		in
rf_cfg_cq_ldb_wu_limit_mem_wclk_rst_n	1		in
rf_cfg_cq_ldb_wu_limit_mem_wdata	[16:0]		in
rf_cfg_cq_ldb_wu_limit_mem_we	1		in
rf_cfg_dir_qid_dpth_thrsh_mem_isol_en	1		in
rf_cfg_dir_qid_dpth_thrsh_mem_pwr_enable_b_in	1		in
rf_cfg_dir_qid_dpth_thrsh_mem_pwr_enable_b_out	1		out
rf_cfg_dir_qid_dpth_thrsh_mem_raddr	[5:0]		in
rf_cfg_dir_qid_dpth_thrsh_mem_rclk	1		in
rf_cfg_dir_qid_dpth_thrsh_mem_rclk_rst_n	1		in
rf_cfg_dir_qid_dpth_thrsh_mem_rdata	[15:0]		out
rf_cfg_dir_qid_dpth_thrsh_mem_re	1		in
rf_cfg_dir_qid_dpth_thrsh_mem_waddr	[5:0]		in
rf_cfg_dir_qid_dpth_thrsh_mem_wclk	1		in
rf_cfg_dir_qid_dpth_thrsh_mem_wclk_rst_n	1		in
rf_cfg_dir_qid_dpth_thrsh_mem_wdata	[15:0]		in
rf_cfg_dir_qid_dpth_thrsh_mem_we	1		in
rf_cfg_nalb_qid_dpth_thrsh_mem_isol_en	1		in
rf_cfg_nalb_qid_dpth_thrsh_mem_pwr_enable_b_in	1		in
rf_cfg_nalb_qid_dpth_thrsh_mem_pwr_enable_b_out	1		out
rf_cfg_nalb_qid_dpth_thrsh_mem_raddr	[4:0]		in
rf_cfg_nalb_qid_dpth_thrsh_mem_rclk	1		in
rf_cfg_nalb_qid_dpth_thrsh_mem_rclk_rst_n	1		in
rf_cfg_nalb_qid_dpth_thrsh_mem_rdata	[15:0]		out
rf_cfg_nalb_qid_dpth_thrsh_mem_re	1		in
rf_cfg_nalb_qid_dpth_thrsh_mem_waddr	[4:0]		in
rf_cfg_nalb_qid_dpth_thrsh_mem_wclk	1		in
rf_cfg_nalb_qid_dpth_thrsh_mem_wclk_rst_n	1		in
rf_cfg_nalb_qid_dpth_thrsh_mem_wdata	[15:0]		in
rf_cfg_nalb_qid_dpth_thrsh_mem_we	1		in
rf_cfg_qid_aqed_active_limit_mem_isol_en	1		in
rf_cfg_qid_aqed_active_limit_mem_pwr_enable_b_in	1		in
rf_cfg_qid_aqed_active_limit_mem_pwr_enable_b_out	1		out
rf_cfg_qid_aqed_active_limit_mem_raddr	[4:0]		in
rf_cfg_qid_aqed_active_limit_mem_rclk	1		in
rf_cfg_qid_aqed_active_limit_mem_rclk_rst_n	1		in
rf_cfg_qid_aqed_active_limit_mem_rdata	[12:0]		out
rf_cfg_qid_aqed_active_limit_mem_re	1		in
rf_cfg_qid_aqed_active_limit_mem_waddr	[4:0]		in
rf_cfg_qid_aqed_active_limit_mem_wclk	1		in
rf_cfg_qid_aqed_active_limit_mem_wclk_rst_n	1		in
rf_cfg_qid_aqed_active_limit_mem_wdata	[12:0]		in
rf_cfg_qid_aqed_active_limit_mem_we	1		in
rf_cfg_qid_ldb_inflight_limit_mem_isol_en	1		in
rf_cfg_qid_ldb_inflight_limit_mem_pwr_enable_b_in	1		in
rf_cfg_qid_ldb_inflight_limit_mem_pwr_enable_b_out	1		out
rf_cfg_qid_ldb_inflight_limit_mem_raddr	[4:0]		in
rf_cfg_qid_ldb_inflight_limit_mem_rclk	1		in
rf_cfg_qid_ldb_inflight_limit_mem_rclk_rst_n	1		in
rf_cfg_qid_ldb_inflight_limit_mem_rdata	[12:0]		out
rf_cfg_qid_ldb_inflight_limit_mem_re	1		in
rf_cfg_qid_ldb_inflight_limit_mem_waddr	[4:0]		in
rf_cfg_qid_ldb_inflight_limit_mem_wclk	1		in
rf_cfg_qid_ldb_inflight_limit_mem_wclk_rst_n	1		in
rf_cfg_qid_ldb_inflight_limit_mem_wdata	[12:0]		in
rf_cfg_qid_ldb_inflight_limit_mem_we	1		in
rf_cfg_qid_ldb_qid2cqidix2_mem_isol_en	1		in
rf_cfg_qid_ldb_qid2cqidix2_mem_pwr_enable_b_in	1		in
rf_cfg_qid_ldb_qid2cqidix2_mem_pwr_enable_b_out	1		out
rf_cfg_qid_ldb_qid2cqidix2_mem_raddr	[4:0]		in
rf_cfg_qid_ldb_qid2cqidix2_mem_rclk	1		in
rf_cfg_qid_ldb_qid2cqidix2_mem_rclk_rst_n	1		in
rf_cfg_qid_ldb_qid2cqidix2_mem_rdata	[527:0]		out
rf_cfg_qid_ldb_qid2cqidix2_mem_re	1		in
rf_cfg_qid_ldb_qid2cqidix2_mem_waddr	[4:0]		in
rf_cfg_qid_ldb_qid2cqidix2_mem_wclk	1		in
rf_cfg_qid_ldb_qid2cqidix2_mem_wclk_rst_n	1		in
rf_cfg_qid_ldb_qid2cqidix2_mem_wdata	[527:0]		in
rf_cfg_qid_ldb_qid2cqidix2_mem_we	1		in
rf_cfg_qid_ldb_qid2cqidix_mem_isol_en	1		in
rf_cfg_qid_ldb_qid2cqidix_mem_pwr_enable_b_in	1		in
rf_cfg_qid_ldb_qid2cqidix_mem_pwr_enable_b_out	1		out
rf_cfg_qid_ldb_qid2cqidix_mem_raddr	[4:0]		in
rf_cfg_qid_ldb_qid2cqidix_mem_rclk	1		in
rf_cfg_qid_ldb_qid2cqidix_mem_rclk_rst_n	1		in
rf_cfg_qid_ldb_qid2cqidix_mem_rdata	[527:0]		out
rf_cfg_qid_ldb_qid2cqidix_mem_re	1		in
rf_cfg_qid_ldb_qid2cqidix_mem_waddr	[4:0]		in
rf_cfg_qid_ldb_qid2cqidix_mem_wclk	1		in
rf_cfg_qid_ldb_qid2cqidix_mem_wclk_rst_n	1		in
rf_cfg_qid_ldb_qid2cqidix_mem_wdata	[527:0]		in
rf_cfg_qid_ldb_qid2cqidix_mem_we	1		in
rf_chp_lsp_cmp_rx_sync_fifo_mem_isol_en	1		in
rf_chp_lsp_cmp_rx_sync_fifo_mem_pwr_enable_b_in	1		in
rf_chp_lsp_cmp_rx_sync_fifo_mem_pwr_enable_b_out	1		out
rf_chp_lsp_cmp_rx_sync_fifo_mem_raddr	[1:0]		in
rf_chp_lsp_cmp_rx_sync_fifo_mem_rclk	1		in
rf_chp_lsp_cmp_rx_sync_fifo_mem_rclk_rst_n	1		in
rf_chp_lsp_cmp_rx_sync_fifo_mem_rdata	[72:0]		out
rf_chp_lsp_cmp_rx_sync_fifo_mem_re	1		in
rf_chp_lsp_cmp_rx_sync_fifo_mem_waddr	[1:0]		in
rf_chp_lsp_cmp_rx_sync_fifo_mem_wclk	1		in
rf_chp_lsp_cmp_rx_sync_fifo_mem_wclk_rst_n	1		in
rf_chp_lsp_cmp_rx_sync_fifo_mem_wdata	[72:0]		in
rf_chp_lsp_cmp_rx_sync_fifo_mem_we	1		in
rf_chp_lsp_token_rx_sync_fifo_mem_isol_en	1		in
rf_chp_lsp_token_rx_sync_fifo_mem_pwr_enable_b_in	1		in
rf_chp_lsp_token_rx_sync_fifo_mem_pwr_enable_b_out	1		out
rf_chp_lsp_token_rx_sync_fifo_mem_raddr	[1:0]		in
rf_chp_lsp_token_rx_sync_fifo_mem_rclk	1		in
rf_chp_lsp_token_rx_sync_fifo_mem_rclk_rst_n	1		in
rf_chp_lsp_token_rx_sync_fifo_mem_rdata	[24:0]		out
rf_chp_lsp_token_rx_sync_fifo_mem_re	1		in
rf_chp_lsp_token_rx_sync_fifo_mem_waddr	[1:0]		in
rf_chp_lsp_token_rx_sync_fifo_mem_wclk	1		in
rf_chp_lsp_token_rx_sync_fifo_mem_wclk_rst_n	1		in
rf_chp_lsp_token_rx_sync_fifo_mem_wdata	[24:0]		in
rf_chp_lsp_token_rx_sync_fifo_mem_we	1		in
rf_cq_atm_pri_arbindex_mem_isol_en	1		in
rf_cq_atm_pri_arbindex_mem_pwr_enable_b_in	1		in
rf_cq_atm_pri_arbindex_mem_pwr_enable_b_out	1		out
rf_cq_atm_pri_arbindex_mem_raddr	[4:0]		in
rf_cq_atm_pri_arbindex_mem_rclk	1		in
rf_cq_atm_pri_arbindex_mem_rclk_rst_n	1		in
rf_cq_atm_pri_arbindex_mem_rdata	[95:0]		out
rf_cq_atm_pri_arbindex_mem_re	1		in
rf_cq_atm_pri_arbindex_mem_waddr	[4:0]		in
rf_cq_atm_pri_arbindex_mem_wclk	1		in
rf_cq_atm_pri_arbindex_mem_wclk_rst_n	1		in
rf_cq_atm_pri_arbindex_mem_wdata	[95:0]		in
rf_cq_atm_pri_arbindex_mem_we	1		in
rf_cq_dir_tot_sch_cnt_mem_isol_en	1		in
rf_cq_dir_tot_sch_cnt_mem_pwr_enable_b_in	1		in
rf_cq_dir_tot_sch_cnt_mem_pwr_enable_b_out	1		out
rf_cq_dir_tot_sch_cnt_mem_raddr	[5:0]		in
rf_cq_dir_tot_sch_cnt_mem_rclk	1		in
rf_cq_dir_tot_sch_cnt_mem_rclk_rst_n	1		in
rf_cq_dir_tot_sch_cnt_mem_rdata	[65:0]		out
rf_cq_dir_tot_sch_cnt_mem_re	1		in
rf_cq_dir_tot_sch_cnt_mem_waddr	[5:0]		in
rf_cq_dir_tot_sch_cnt_mem_wclk	1		in
rf_cq_dir_tot_sch_cnt_mem_wclk_rst_n	1		in
rf_cq_dir_tot_sch_cnt_mem_wdata	[65:0]		in
rf_cq_dir_tot_sch_cnt_mem_we	1		in
rf_cq_ldb_inflight_count_mem_isol_en	1		in
rf_cq_ldb_inflight_count_mem_pwr_enable_b_in	1		in
rf_cq_ldb_inflight_count_mem_pwr_enable_b_out	1		out
rf_cq_ldb_inflight_count_mem_raddr	[5:0]		in
rf_cq_ldb_inflight_count_mem_rclk	1		in
rf_cq_ldb_inflight_count_mem_rclk_rst_n	1		in
rf_cq_ldb_inflight_count_mem_rdata	[14:0]		out
rf_cq_ldb_inflight_count_mem_re	1		in
rf_cq_ldb_inflight_count_mem_waddr	[5:0]		in
rf_cq_ldb_inflight_count_mem_wclk	1		in
rf_cq_ldb_inflight_count_mem_wclk_rst_n	1		in
rf_cq_ldb_inflight_count_mem_wdata	[14:0]		in
rf_cq_ldb_inflight_count_mem_we	1		in
rf_cq_ldb_token_count_mem_isol_en	1		in
rf_cq_ldb_token_count_mem_pwr_enable_b_in	1		in
rf_cq_ldb_token_count_mem_pwr_enable_b_out	1		out
rf_cq_ldb_token_count_mem_raddr	[5:0]		in
rf_cq_ldb_token_count_mem_rclk	1		in
rf_cq_ldb_token_count_mem_rclk_rst_n	1		in
rf_cq_ldb_token_count_mem_rdata	[12:0]		out
rf_cq_ldb_token_count_mem_re	1		in
rf_cq_ldb_token_count_mem_waddr	[5:0]		in
rf_cq_ldb_token_count_mem_wclk	1		in
rf_cq_ldb_token_count_mem_wclk_rst_n	1		in
rf_cq_ldb_token_count_mem_wdata	[12:0]		in
rf_cq_ldb_token_count_mem_we	1		in
rf_cq_ldb_tot_sch_cnt_mem_isol_en	1		in
rf_cq_ldb_tot_sch_cnt_mem_pwr_enable_b_in	1		in
rf_cq_ldb_tot_sch_cnt_mem_pwr_enable_b_out	1		out
rf_cq_ldb_tot_sch_cnt_mem_raddr	[5:0]		in
rf_cq_ldb_tot_sch_cnt_mem_rclk	1		in
rf_cq_ldb_tot_sch_cnt_mem_rclk_rst_n	1		in
rf_cq_ldb_tot_sch_cnt_mem_rdata	[65:0]		out
rf_cq_ldb_tot_sch_cnt_mem_re	1		in
rf_cq_ldb_tot_sch_cnt_mem_waddr	[5:0]		in
rf_cq_ldb_tot_sch_cnt_mem_wclk	1		in
rf_cq_ldb_tot_sch_cnt_mem_wclk_rst_n	1		in
rf_cq_ldb_tot_sch_cnt_mem_wdata	[65:0]		in
rf_cq_ldb_tot_sch_cnt_mem_we	1		in
rf_cq_ldb_wu_count_mem_isol_en	1		in
rf_cq_ldb_wu_count_mem_pwr_enable_b_in	1		in
rf_cq_ldb_wu_count_mem_pwr_enable_b_out	1		out
rf_cq_ldb_wu_count_mem_raddr	[5:0]		in
rf_cq_ldb_wu_count_mem_rclk	1		in
rf_cq_ldb_wu_count_mem_rclk_rst_n	1		in
rf_cq_ldb_wu_count_mem_rdata	[18:0]		out
rf_cq_ldb_wu_count_mem_re	1		in
rf_cq_ldb_wu_count_mem_waddr	[5:0]		in
rf_cq_ldb_wu_count_mem_wclk	1		in
rf_cq_ldb_wu_count_mem_wclk_rst_n	1		in
rf_cq_ldb_wu_count_mem_wdata	[18:0]		in
rf_cq_ldb_wu_count_mem_we	1		in
rf_cq_nalb_pri_arbindex_mem_isol_en	1		in
rf_cq_nalb_pri_arbindex_mem_pwr_enable_b_in	1		in
rf_cq_nalb_pri_arbindex_mem_pwr_enable_b_out	1		out
rf_cq_nalb_pri_arbindex_mem_raddr	[4:0]		in
rf_cq_nalb_pri_arbindex_mem_rclk	1		in
rf_cq_nalb_pri_arbindex_mem_rclk_rst_n	1		in
rf_cq_nalb_pri_arbindex_mem_rdata	[95:0]		out
rf_cq_nalb_pri_arbindex_mem_re	1		in
rf_cq_nalb_pri_arbindex_mem_waddr	[4:0]		in
rf_cq_nalb_pri_arbindex_mem_wclk	1		in
rf_cq_nalb_pri_arbindex_mem_wclk_rst_n	1		in
rf_cq_nalb_pri_arbindex_mem_wdata	[95:0]		in
rf_cq_nalb_pri_arbindex_mem_we	1		in
rf_dir_enq_cnt_mem_isol_en	1		in
rf_dir_enq_cnt_mem_pwr_enable_b_in	1		in
rf_dir_enq_cnt_mem_pwr_enable_b_out	1		out
rf_dir_enq_cnt_mem_raddr	[5:0]		in
rf_dir_enq_cnt_mem_rclk	1		in
rf_dir_enq_cnt_mem_rclk_rst_n	1		in
rf_dir_enq_cnt_mem_rdata	[16:0]		out
rf_dir_enq_cnt_mem_re	1		in
rf_dir_enq_cnt_mem_waddr	[5:0]		in
rf_dir_enq_cnt_mem_wclk	1		in
rf_dir_enq_cnt_mem_wclk_rst_n	1		in
rf_dir_enq_cnt_mem_wdata	[16:0]		in
rf_dir_enq_cnt_mem_we	1		in
rf_dir_tok_cnt_mem_isol_en	1		in
rf_dir_tok_cnt_mem_pwr_enable_b_in	1		in
rf_dir_tok_cnt_mem_pwr_enable_b_out	1		out
rf_dir_tok_cnt_mem_raddr	[5:0]		in
rf_dir_tok_cnt_mem_rclk	1		in
rf_dir_tok_cnt_mem_rclk_rst_n	1		in
rf_dir_tok_cnt_mem_rdata	[12:0]		out
rf_dir_tok_cnt_mem_re	1		in
rf_dir_tok_cnt_mem_waddr	[5:0]		in
rf_dir_tok_cnt_mem_wclk	1		in
rf_dir_tok_cnt_mem_wclk_rst_n	1		in
rf_dir_tok_cnt_mem_wdata	[12:0]		in
rf_dir_tok_cnt_mem_we	1		in
rf_dir_tok_lim_mem_isol_en	1		in
rf_dir_tok_lim_mem_pwr_enable_b_in	1		in
rf_dir_tok_lim_mem_pwr_enable_b_out	1		out
rf_dir_tok_lim_mem_raddr	[5:0]		in
rf_dir_tok_lim_mem_rclk	1		in
rf_dir_tok_lim_mem_rclk_rst_n	1		in
rf_dir_tok_lim_mem_rdata	[7:0]		out
rf_dir_tok_lim_mem_re	1		in
rf_dir_tok_lim_mem_waddr	[5:0]		in
rf_dir_tok_lim_mem_wclk	1		in
rf_dir_tok_lim_mem_wclk_rst_n	1		in
rf_dir_tok_lim_mem_wdata	[7:0]		in
rf_dir_tok_lim_mem_we	1		in
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_isol_en	1		in
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_pwr_enable_b_in	1		in
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_pwr_enable_b_out	1		out
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_raddr	[1:0]		in
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_rclk	1		in
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_rclk_rst_n	1		in
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_rdata	[7:0]		out
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_re	1		in
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_waddr	[1:0]		in
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_wclk	1		in
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_wclk_rst_n	1		in
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_wdata	[7:0]		in
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_we	1		in
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_isol_en	1		in
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_pwr_enable_b_in	1		in
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_pwr_enable_b_out	1		out
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_raddr	[1:0]		in
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_rclk	1		in
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_rclk_rst_n	1		in
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_rdata	[22:0]		out
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_re	1		in
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_waddr	[1:0]		in
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_wclk	1		in
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_wclk_rst_n	1		in
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_wdata	[22:0]		in
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_we	1		in
rf_enq_nalb_fifo_mem_isol_en	1		in
rf_enq_nalb_fifo_mem_pwr_enable_b_in	1		in
rf_enq_nalb_fifo_mem_pwr_enable_b_out	1		out
rf_enq_nalb_fifo_mem_raddr	[1:0]		in
rf_enq_nalb_fifo_mem_rclk	1		in
rf_enq_nalb_fifo_mem_rclk_rst_n	1		in
rf_enq_nalb_fifo_mem_rdata	[9:0]		out
rf_enq_nalb_fifo_mem_re	1		in
rf_enq_nalb_fifo_mem_waddr	[1:0]		in
rf_enq_nalb_fifo_mem_wclk	1		in
rf_enq_nalb_fifo_mem_wclk_rst_n	1		in
rf_enq_nalb_fifo_mem_wdata	[9:0]		in
rf_enq_nalb_fifo_mem_we	1		in
rf_fid2cqqidix_isol_en	1		in
rf_fid2cqqidix_pwr_enable_b_in	1		in
rf_fid2cqqidix_pwr_enable_b_out	1		out
rf_fid2cqqidix_raddr	[10:0]		in
rf_fid2cqqidix_rclk	1		in
rf_fid2cqqidix_rclk_rst_n	1		in
rf_fid2cqqidix_rdata	[11:0]		out
rf_fid2cqqidix_re	1		in
rf_fid2cqqidix_waddr	[10:0]		in
rf_fid2cqqidix_wclk	1		in
rf_fid2cqqidix_wclk_rst_n	1		in
rf_fid2cqqidix_wdata	[11:0]		in
rf_fid2cqqidix_we	1		in
rf_ldb_token_rtn_fifo_mem_isol_en	1		in
rf_ldb_token_rtn_fifo_mem_pwr_enable_b_in	1		in
rf_ldb_token_rtn_fifo_mem_pwr_enable_b_out	1		out
rf_ldb_token_rtn_fifo_mem_raddr	[2:0]		in
rf_ldb_token_rtn_fifo_mem_rclk	1		in
rf_ldb_token_rtn_fifo_mem_rclk_rst_n	1		in
rf_ldb_token_rtn_fifo_mem_rdata	[24:0]		out
rf_ldb_token_rtn_fifo_mem_re	1		in
rf_ldb_token_rtn_fifo_mem_waddr	[2:0]		in
rf_ldb_token_rtn_fifo_mem_wclk	1		in
rf_ldb_token_rtn_fifo_mem_wclk_rst_n	1		in
rf_ldb_token_rtn_fifo_mem_wdata	[24:0]		in
rf_ldb_token_rtn_fifo_mem_we	1		in
rf_ll_enq_cnt_r_bin0_dup0_isol_en	1		in
rf_ll_enq_cnt_r_bin0_dup0_pwr_enable_b_in	1		in
rf_ll_enq_cnt_r_bin0_dup0_pwr_enable_b_out	1		out
rf_ll_enq_cnt_r_bin0_dup0_raddr	[10:0]		in
rf_ll_enq_cnt_r_bin0_dup0_rclk	1		in
rf_ll_enq_cnt_r_bin0_dup0_rclk_rst_n	1		in
rf_ll_enq_cnt_r_bin0_dup0_rdata	[15:0]		out
rf_ll_enq_cnt_r_bin0_dup0_re	1		in
rf_ll_enq_cnt_r_bin0_dup0_waddr	[10:0]		in
rf_ll_enq_cnt_r_bin0_dup0_wclk	1		in
rf_ll_enq_cnt_r_bin0_dup0_wclk_rst_n	1		in
rf_ll_enq_cnt_r_bin0_dup0_wdata	[15:0]		in
rf_ll_enq_cnt_r_bin0_dup0_we	1		in
rf_ll_enq_cnt_r_bin0_dup1_isol_en	1		in
rf_ll_enq_cnt_r_bin0_dup1_pwr_enable_b_in	1		in
rf_ll_enq_cnt_r_bin0_dup1_pwr_enable_b_out	1		out
rf_ll_enq_cnt_r_bin0_dup1_raddr	[10:0]		in
rf_ll_enq_cnt_r_bin0_dup1_rclk	1		in
rf_ll_enq_cnt_r_bin0_dup1_rclk_rst_n	1		in
rf_ll_enq_cnt_r_bin0_dup1_rdata	[15:0]		out
rf_ll_enq_cnt_r_bin0_dup1_re	1		in
rf_ll_enq_cnt_r_bin0_dup1_waddr	[10:0]		in
rf_ll_enq_cnt_r_bin0_dup1_wclk	1		in
rf_ll_enq_cnt_r_bin0_dup1_wclk_rst_n	1		in
rf_ll_enq_cnt_r_bin0_dup1_wdata	[15:0]		in
rf_ll_enq_cnt_r_bin0_dup1_we	1		in
rf_ll_enq_cnt_r_bin0_dup2_isol_en	1		in
rf_ll_enq_cnt_r_bin0_dup2_pwr_enable_b_in	1		in
rf_ll_enq_cnt_r_bin0_dup2_pwr_enable_b_out	1		out
rf_ll_enq_cnt_r_bin0_dup2_raddr	[10:0]		in
rf_ll_enq_cnt_r_bin0_dup2_rclk	1		in
rf_ll_enq_cnt_r_bin0_dup2_rclk_rst_n	1		in
rf_ll_enq_cnt_r_bin0_dup2_rdata	[15:0]		out
rf_ll_enq_cnt_r_bin0_dup2_re	1		in
rf_ll_enq_cnt_r_bin0_dup2_waddr	[10:0]		in
rf_ll_enq_cnt_r_bin0_dup2_wclk	1		in
rf_ll_enq_cnt_r_bin0_dup2_wclk_rst_n	1		in
rf_ll_enq_cnt_r_bin0_dup2_wdata	[15:0]		in
rf_ll_enq_cnt_r_bin0_dup2_we	1		in
rf_ll_enq_cnt_r_bin0_dup3_isol_en	1		in
rf_ll_enq_cnt_r_bin0_dup3_pwr_enable_b_in	1		in
rf_ll_enq_cnt_r_bin0_dup3_pwr_enable_b_out	1		out
rf_ll_enq_cnt_r_bin0_dup3_raddr	[10:0]		in
rf_ll_enq_cnt_r_bin0_dup3_rclk	1		in
rf_ll_enq_cnt_r_bin0_dup3_rclk_rst_n	1		in
rf_ll_enq_cnt_r_bin0_dup3_rdata	[15:0]		out
rf_ll_enq_cnt_r_bin0_dup3_re	1		in
rf_ll_enq_cnt_r_bin0_dup3_waddr	[10:0]		in
rf_ll_enq_cnt_r_bin0_dup3_wclk	1		in
rf_ll_enq_cnt_r_bin0_dup3_wclk_rst_n	1		in
rf_ll_enq_cnt_r_bin0_dup3_wdata	[15:0]		in
rf_ll_enq_cnt_r_bin0_dup3_we	1		in
rf_ll_enq_cnt_r_bin1_dup0_isol_en	1		in
rf_ll_enq_cnt_r_bin1_dup0_pwr_enable_b_in	1		in
rf_ll_enq_cnt_r_bin1_dup0_pwr_enable_b_out	1		out
rf_ll_enq_cnt_r_bin1_dup0_raddr	[10:0]		in
rf_ll_enq_cnt_r_bin1_dup0_rclk	1		in
rf_ll_enq_cnt_r_bin1_dup0_rclk_rst_n	1		in
rf_ll_enq_cnt_r_bin1_dup0_rdata	[15:0]		out
rf_ll_enq_cnt_r_bin1_dup0_re	1		in
rf_ll_enq_cnt_r_bin1_dup0_waddr	[10:0]		in
rf_ll_enq_cnt_r_bin1_dup0_wclk	1		in
rf_ll_enq_cnt_r_bin1_dup0_wclk_rst_n	1		in
rf_ll_enq_cnt_r_bin1_dup0_wdata	[15:0]		in
rf_ll_enq_cnt_r_bin1_dup0_we	1		in
rf_ll_enq_cnt_r_bin1_dup1_isol_en	1		in
rf_ll_enq_cnt_r_bin1_dup1_pwr_enable_b_in	1		in
rf_ll_enq_cnt_r_bin1_dup1_pwr_enable_b_out	1		out
rf_ll_enq_cnt_r_bin1_dup1_raddr	[10:0]		in
rf_ll_enq_cnt_r_bin1_dup1_rclk	1		in
rf_ll_enq_cnt_r_bin1_dup1_rclk_rst_n	1		in
rf_ll_enq_cnt_r_bin1_dup1_rdata	[15:0]		out
rf_ll_enq_cnt_r_bin1_dup1_re	1		in
rf_ll_enq_cnt_r_bin1_dup1_waddr	[10:0]		in
rf_ll_enq_cnt_r_bin1_dup1_wclk	1		in
rf_ll_enq_cnt_r_bin1_dup1_wclk_rst_n	1		in
rf_ll_enq_cnt_r_bin1_dup1_wdata	[15:0]		in
rf_ll_enq_cnt_r_bin1_dup1_we	1		in
rf_ll_enq_cnt_r_bin1_dup2_isol_en	1		in
rf_ll_enq_cnt_r_bin1_dup2_pwr_enable_b_in	1		in
rf_ll_enq_cnt_r_bin1_dup2_pwr_enable_b_out	1		out
rf_ll_enq_cnt_r_bin1_dup2_raddr	[10:0]		in
rf_ll_enq_cnt_r_bin1_dup2_rclk	1		in
rf_ll_enq_cnt_r_bin1_dup2_rclk_rst_n	1		in
rf_ll_enq_cnt_r_bin1_dup2_rdata	[15:0]		out
rf_ll_enq_cnt_r_bin1_dup2_re	1		in
rf_ll_enq_cnt_r_bin1_dup2_waddr	[10:0]		in
rf_ll_enq_cnt_r_bin1_dup2_wclk	1		in
rf_ll_enq_cnt_r_bin1_dup2_wclk_rst_n	1		in
rf_ll_enq_cnt_r_bin1_dup2_wdata	[15:0]		in
rf_ll_enq_cnt_r_bin1_dup2_we	1		in
rf_ll_enq_cnt_r_bin1_dup3_isol_en	1		in
rf_ll_enq_cnt_r_bin1_dup3_pwr_enable_b_in	1		in
rf_ll_enq_cnt_r_bin1_dup3_pwr_enable_b_out	1		out
rf_ll_enq_cnt_r_bin1_dup3_raddr	[10:0]		in
rf_ll_enq_cnt_r_bin1_dup3_rclk	1		in
rf_ll_enq_cnt_r_bin1_dup3_rclk_rst_n	1		in
rf_ll_enq_cnt_r_bin1_dup3_rdata	[15:0]		out
rf_ll_enq_cnt_r_bin1_dup3_re	1		in
rf_ll_enq_cnt_r_bin1_dup3_waddr	[10:0]		in
rf_ll_enq_cnt_r_bin1_dup3_wclk	1		in
rf_ll_enq_cnt_r_bin1_dup3_wclk_rst_n	1		in
rf_ll_enq_cnt_r_bin1_dup3_wdata	[15:0]		in
rf_ll_enq_cnt_r_bin1_dup3_we	1		in
rf_ll_enq_cnt_r_bin2_dup0_isol_en	1		in
rf_ll_enq_cnt_r_bin2_dup0_pwr_enable_b_in	1		in
rf_ll_enq_cnt_r_bin2_dup0_pwr_enable_b_out	1		out
rf_ll_enq_cnt_r_bin2_dup0_raddr	[10:0]		in
rf_ll_enq_cnt_r_bin2_dup0_rclk	1		in
rf_ll_enq_cnt_r_bin2_dup0_rclk_rst_n	1		in
rf_ll_enq_cnt_r_bin2_dup0_rdata	[15:0]		out
rf_ll_enq_cnt_r_bin2_dup0_re	1		in
rf_ll_enq_cnt_r_bin2_dup0_waddr	[10:0]		in
rf_ll_enq_cnt_r_bin2_dup0_wclk	1		in
rf_ll_enq_cnt_r_bin2_dup0_wclk_rst_n	1		in
rf_ll_enq_cnt_r_bin2_dup0_wdata	[15:0]		in
rf_ll_enq_cnt_r_bin2_dup0_we	1		in
rf_ll_enq_cnt_r_bin2_dup1_isol_en	1		in
rf_ll_enq_cnt_r_bin2_dup1_pwr_enable_b_in	1		in
rf_ll_enq_cnt_r_bin2_dup1_pwr_enable_b_out	1		out
rf_ll_enq_cnt_r_bin2_dup1_raddr	[10:0]		in
rf_ll_enq_cnt_r_bin2_dup1_rclk	1		in
rf_ll_enq_cnt_r_bin2_dup1_rclk_rst_n	1		in
rf_ll_enq_cnt_r_bin2_dup1_rdata	[15:0]		out
rf_ll_enq_cnt_r_bin2_dup1_re	1		in
rf_ll_enq_cnt_r_bin2_dup1_waddr	[10:0]		in
rf_ll_enq_cnt_r_bin2_dup1_wclk	1		in
rf_ll_enq_cnt_r_bin2_dup1_wclk_rst_n	1		in
rf_ll_enq_cnt_r_bin2_dup1_wdata	[15:0]		in
rf_ll_enq_cnt_r_bin2_dup1_we	1		in
rf_ll_enq_cnt_r_bin2_dup2_isol_en	1		in
rf_ll_enq_cnt_r_bin2_dup2_pwr_enable_b_in	1		in
rf_ll_enq_cnt_r_bin2_dup2_pwr_enable_b_out	1		out
rf_ll_enq_cnt_r_bin2_dup2_raddr	[10:0]		in
rf_ll_enq_cnt_r_bin2_dup2_rclk	1		in
rf_ll_enq_cnt_r_bin2_dup2_rclk_rst_n	1		in
rf_ll_enq_cnt_r_bin2_dup2_rdata	[15:0]		out
rf_ll_enq_cnt_r_bin2_dup2_re	1		in
rf_ll_enq_cnt_r_bin2_dup2_waddr	[10:0]		in
rf_ll_enq_cnt_r_bin2_dup2_wclk	1		in
rf_ll_enq_cnt_r_bin2_dup2_wclk_rst_n	1		in
rf_ll_enq_cnt_r_bin2_dup2_wdata	[15:0]		in
rf_ll_enq_cnt_r_bin2_dup2_we	1		in
rf_ll_enq_cnt_r_bin2_dup3_isol_en	1		in
rf_ll_enq_cnt_r_bin2_dup3_pwr_enable_b_in	1		in
rf_ll_enq_cnt_r_bin2_dup3_pwr_enable_b_out	1		out
rf_ll_enq_cnt_r_bin2_dup3_raddr	[10:0]		in
rf_ll_enq_cnt_r_bin2_dup3_rclk	1		in
rf_ll_enq_cnt_r_bin2_dup3_rclk_rst_n	1		in
rf_ll_enq_cnt_r_bin2_dup3_rdata	[15:0]		out
rf_ll_enq_cnt_r_bin2_dup3_re	1		in
rf_ll_enq_cnt_r_bin2_dup3_waddr	[10:0]		in
rf_ll_enq_cnt_r_bin2_dup3_wclk	1		in
rf_ll_enq_cnt_r_bin2_dup3_wclk_rst_n	1		in
rf_ll_enq_cnt_r_bin2_dup3_wdata	[15:0]		in
rf_ll_enq_cnt_r_bin2_dup3_we	1		in
rf_ll_enq_cnt_r_bin3_dup0_isol_en	1		in
rf_ll_enq_cnt_r_bin3_dup0_pwr_enable_b_in	1		in
rf_ll_enq_cnt_r_bin3_dup0_pwr_enable_b_out	1		out
rf_ll_enq_cnt_r_bin3_dup0_raddr	[10:0]		in
rf_ll_enq_cnt_r_bin3_dup0_rclk	1		in
rf_ll_enq_cnt_r_bin3_dup0_rclk_rst_n	1		in
rf_ll_enq_cnt_r_bin3_dup0_rdata	[15:0]		out
rf_ll_enq_cnt_r_bin3_dup0_re	1		in
rf_ll_enq_cnt_r_bin3_dup0_waddr	[10:0]		in
rf_ll_enq_cnt_r_bin3_dup0_wclk	1		in
rf_ll_enq_cnt_r_bin3_dup0_wclk_rst_n	1		in
rf_ll_enq_cnt_r_bin3_dup0_wdata	[15:0]		in
rf_ll_enq_cnt_r_bin3_dup0_we	1		in
rf_ll_enq_cnt_r_bin3_dup1_isol_en	1		in
rf_ll_enq_cnt_r_bin3_dup1_pwr_enable_b_in	1		in
rf_ll_enq_cnt_r_bin3_dup1_pwr_enable_b_out	1		out
rf_ll_enq_cnt_r_bin3_dup1_raddr	[10:0]		in
rf_ll_enq_cnt_r_bin3_dup1_rclk	1		in
rf_ll_enq_cnt_r_bin3_dup1_rclk_rst_n	1		in
rf_ll_enq_cnt_r_bin3_dup1_rdata	[15:0]		out
rf_ll_enq_cnt_r_bin3_dup1_re	1		in
rf_ll_enq_cnt_r_bin3_dup1_waddr	[10:0]		in
rf_ll_enq_cnt_r_bin3_dup1_wclk	1		in
rf_ll_enq_cnt_r_bin3_dup1_wclk_rst_n	1		in
rf_ll_enq_cnt_r_bin3_dup1_wdata	[15:0]		in
rf_ll_enq_cnt_r_bin3_dup1_we	1		in
rf_ll_enq_cnt_r_bin3_dup2_isol_en	1		in
rf_ll_enq_cnt_r_bin3_dup2_pwr_enable_b_in	1		in
rf_ll_enq_cnt_r_bin3_dup2_pwr_enable_b_out	1		out
rf_ll_enq_cnt_r_bin3_dup2_raddr	[10:0]		in
rf_ll_enq_cnt_r_bin3_dup2_rclk	1		in
rf_ll_enq_cnt_r_bin3_dup2_rclk_rst_n	1		in
rf_ll_enq_cnt_r_bin3_dup2_rdata	[15:0]		out
rf_ll_enq_cnt_r_bin3_dup2_re	1		in
rf_ll_enq_cnt_r_bin3_dup2_waddr	[10:0]		in
rf_ll_enq_cnt_r_bin3_dup2_wclk	1		in
rf_ll_enq_cnt_r_bin3_dup2_wclk_rst_n	1		in
rf_ll_enq_cnt_r_bin3_dup2_wdata	[15:0]		in
rf_ll_enq_cnt_r_bin3_dup2_we	1		in
rf_ll_enq_cnt_r_bin3_dup3_isol_en	1		in
rf_ll_enq_cnt_r_bin3_dup3_pwr_enable_b_in	1		in
rf_ll_enq_cnt_r_bin3_dup3_pwr_enable_b_out	1		out
rf_ll_enq_cnt_r_bin3_dup3_raddr	[10:0]		in
rf_ll_enq_cnt_r_bin3_dup3_rclk	1		in
rf_ll_enq_cnt_r_bin3_dup3_rclk_rst_n	1		in
rf_ll_enq_cnt_r_bin3_dup3_rdata	[15:0]		out
rf_ll_enq_cnt_r_bin3_dup3_re	1		in
rf_ll_enq_cnt_r_bin3_dup3_waddr	[10:0]		in
rf_ll_enq_cnt_r_bin3_dup3_wclk	1		in
rf_ll_enq_cnt_r_bin3_dup3_wclk_rst_n	1		in
rf_ll_enq_cnt_r_bin3_dup3_wdata	[15:0]		in
rf_ll_enq_cnt_r_bin3_dup3_we	1		in
rf_ll_enq_cnt_s_bin0_isol_en	1		in
rf_ll_enq_cnt_s_bin0_pwr_enable_b_in	1		in
rf_ll_enq_cnt_s_bin0_pwr_enable_b_out	1		out
rf_ll_enq_cnt_s_bin0_raddr	[10:0]		in
rf_ll_enq_cnt_s_bin0_rclk	1		in
rf_ll_enq_cnt_s_bin0_rclk_rst_n	1		in
rf_ll_enq_cnt_s_bin0_rdata	[15:0]		out
rf_ll_enq_cnt_s_bin0_re	1		in
rf_ll_enq_cnt_s_bin0_waddr	[10:0]		in
rf_ll_enq_cnt_s_bin0_wclk	1		in
rf_ll_enq_cnt_s_bin0_wclk_rst_n	1		in
rf_ll_enq_cnt_s_bin0_wdata	[15:0]		in
rf_ll_enq_cnt_s_bin0_we	1		in
rf_ll_enq_cnt_s_bin1_isol_en	1		in
rf_ll_enq_cnt_s_bin1_pwr_enable_b_in	1		in
rf_ll_enq_cnt_s_bin1_pwr_enable_b_out	1		out
rf_ll_enq_cnt_s_bin1_raddr	[10:0]		in
rf_ll_enq_cnt_s_bin1_rclk	1		in
rf_ll_enq_cnt_s_bin1_rclk_rst_n	1		in
rf_ll_enq_cnt_s_bin1_rdata	[15:0]		out
rf_ll_enq_cnt_s_bin1_re	1		in
rf_ll_enq_cnt_s_bin1_waddr	[10:0]		in
rf_ll_enq_cnt_s_bin1_wclk	1		in
rf_ll_enq_cnt_s_bin1_wclk_rst_n	1		in
rf_ll_enq_cnt_s_bin1_wdata	[15:0]		in
rf_ll_enq_cnt_s_bin1_we	1		in
rf_ll_enq_cnt_s_bin2_isol_en	1		in
rf_ll_enq_cnt_s_bin2_pwr_enable_b_in	1		in
rf_ll_enq_cnt_s_bin2_pwr_enable_b_out	1		out
rf_ll_enq_cnt_s_bin2_raddr	[10:0]		in
rf_ll_enq_cnt_s_bin2_rclk	1		in
rf_ll_enq_cnt_s_bin2_rclk_rst_n	1		in
rf_ll_enq_cnt_s_bin2_rdata	[15:0]		out
rf_ll_enq_cnt_s_bin2_re	1		in
rf_ll_enq_cnt_s_bin2_waddr	[10:0]		in
rf_ll_enq_cnt_s_bin2_wclk	1		in
rf_ll_enq_cnt_s_bin2_wclk_rst_n	1		in
rf_ll_enq_cnt_s_bin2_wdata	[15:0]		in
rf_ll_enq_cnt_s_bin2_we	1		in
rf_ll_enq_cnt_s_bin3_isol_en	1		in
rf_ll_enq_cnt_s_bin3_pwr_enable_b_in	1		in
rf_ll_enq_cnt_s_bin3_pwr_enable_b_out	1		out
rf_ll_enq_cnt_s_bin3_raddr	[10:0]		in
rf_ll_enq_cnt_s_bin3_rclk	1		in
rf_ll_enq_cnt_s_bin3_rclk_rst_n	1		in
rf_ll_enq_cnt_s_bin3_rdata	[15:0]		out
rf_ll_enq_cnt_s_bin3_re	1		in
rf_ll_enq_cnt_s_bin3_waddr	[10:0]		in
rf_ll_enq_cnt_s_bin3_wclk	1		in
rf_ll_enq_cnt_s_bin3_wclk_rst_n	1		in
rf_ll_enq_cnt_s_bin3_wdata	[15:0]		in
rf_ll_enq_cnt_s_bin3_we	1		in
rf_ll_rdylst_hp_bin0_isol_en	1		in
rf_ll_rdylst_hp_bin0_pwr_enable_b_in	1		in
rf_ll_rdylst_hp_bin0_pwr_enable_b_out	1		out
rf_ll_rdylst_hp_bin0_raddr	[4:0]		in
rf_ll_rdylst_hp_bin0_rclk	1		in
rf_ll_rdylst_hp_bin0_rclk_rst_n	1		in
rf_ll_rdylst_hp_bin0_rdata	[13:0]		out
rf_ll_rdylst_hp_bin0_re	1		in
rf_ll_rdylst_hp_bin0_waddr	[4:0]		in
rf_ll_rdylst_hp_bin0_wclk	1		in
rf_ll_rdylst_hp_bin0_wclk_rst_n	1		in
rf_ll_rdylst_hp_bin0_wdata	[13:0]		in
rf_ll_rdylst_hp_bin0_we	1		in
rf_ll_rdylst_hp_bin1_isol_en	1		in
rf_ll_rdylst_hp_bin1_pwr_enable_b_in	1		in
rf_ll_rdylst_hp_bin1_pwr_enable_b_out	1		out
rf_ll_rdylst_hp_bin1_raddr	[4:0]		in
rf_ll_rdylst_hp_bin1_rclk	1		in
rf_ll_rdylst_hp_bin1_rclk_rst_n	1		in
rf_ll_rdylst_hp_bin1_rdata	[13:0]		out
rf_ll_rdylst_hp_bin1_re	1		in
rf_ll_rdylst_hp_bin1_waddr	[4:0]		in
rf_ll_rdylst_hp_bin1_wclk	1		in
rf_ll_rdylst_hp_bin1_wclk_rst_n	1		in
rf_ll_rdylst_hp_bin1_wdata	[13:0]		in
rf_ll_rdylst_hp_bin1_we	1		in
rf_ll_rdylst_hp_bin2_isol_en	1		in
rf_ll_rdylst_hp_bin2_pwr_enable_b_in	1		in
rf_ll_rdylst_hp_bin2_pwr_enable_b_out	1		out
rf_ll_rdylst_hp_bin2_raddr	[4:0]		in
rf_ll_rdylst_hp_bin2_rclk	1		in
rf_ll_rdylst_hp_bin2_rclk_rst_n	1		in
rf_ll_rdylst_hp_bin2_rdata	[13:0]		out
rf_ll_rdylst_hp_bin2_re	1		in
rf_ll_rdylst_hp_bin2_waddr	[4:0]		in
rf_ll_rdylst_hp_bin2_wclk	1		in
rf_ll_rdylst_hp_bin2_wclk_rst_n	1		in
rf_ll_rdylst_hp_bin2_wdata	[13:0]		in
rf_ll_rdylst_hp_bin2_we	1		in
rf_ll_rdylst_hp_bin3_isol_en	1		in
rf_ll_rdylst_hp_bin3_pwr_enable_b_in	1		in
rf_ll_rdylst_hp_bin3_pwr_enable_b_out	1		out
rf_ll_rdylst_hp_bin3_raddr	[4:0]		in
rf_ll_rdylst_hp_bin3_rclk	1		in
rf_ll_rdylst_hp_bin3_rclk_rst_n	1		in
rf_ll_rdylst_hp_bin3_rdata	[13:0]		out
rf_ll_rdylst_hp_bin3_re	1		in
rf_ll_rdylst_hp_bin3_waddr	[4:0]		in
rf_ll_rdylst_hp_bin3_wclk	1		in
rf_ll_rdylst_hp_bin3_wclk_rst_n	1		in
rf_ll_rdylst_hp_bin3_wdata	[13:0]		in
rf_ll_rdylst_hp_bin3_we	1		in
rf_ll_rdylst_hpnxt_bin0_isol_en	1		in
rf_ll_rdylst_hpnxt_bin0_pwr_enable_b_in	1		in
rf_ll_rdylst_hpnxt_bin0_pwr_enable_b_out	1		out
rf_ll_rdylst_hpnxt_bin0_raddr	[10:0]		in
rf_ll_rdylst_hpnxt_bin0_rclk	1		in
rf_ll_rdylst_hpnxt_bin0_rclk_rst_n	1		in
rf_ll_rdylst_hpnxt_bin0_rdata	[15:0]		out
rf_ll_rdylst_hpnxt_bin0_re	1		in
rf_ll_rdylst_hpnxt_bin0_waddr	[10:0]		in
rf_ll_rdylst_hpnxt_bin0_wclk	1		in
rf_ll_rdylst_hpnxt_bin0_wclk_rst_n	1		in
rf_ll_rdylst_hpnxt_bin0_wdata	[15:0]		in
rf_ll_rdylst_hpnxt_bin0_we	1		in
rf_ll_rdylst_hpnxt_bin1_isol_en	1		in
rf_ll_rdylst_hpnxt_bin1_pwr_enable_b_in	1		in
rf_ll_rdylst_hpnxt_bin1_pwr_enable_b_out	1		out
rf_ll_rdylst_hpnxt_bin1_raddr	[10:0]		in
rf_ll_rdylst_hpnxt_bin1_rclk	1		in
rf_ll_rdylst_hpnxt_bin1_rclk_rst_n	1		in
rf_ll_rdylst_hpnxt_bin1_rdata	[15:0]		out
rf_ll_rdylst_hpnxt_bin1_re	1		in
rf_ll_rdylst_hpnxt_bin1_waddr	[10:0]		in
rf_ll_rdylst_hpnxt_bin1_wclk	1		in
rf_ll_rdylst_hpnxt_bin1_wclk_rst_n	1		in
rf_ll_rdylst_hpnxt_bin1_wdata	[15:0]		in
rf_ll_rdylst_hpnxt_bin1_we	1		in
rf_ll_rdylst_hpnxt_bin2_isol_en	1		in
rf_ll_rdylst_hpnxt_bin2_pwr_enable_b_in	1		in
rf_ll_rdylst_hpnxt_bin2_pwr_enable_b_out	1		out
rf_ll_rdylst_hpnxt_bin2_raddr	[10:0]		in
rf_ll_rdylst_hpnxt_bin2_rclk	1		in
rf_ll_rdylst_hpnxt_bin2_rclk_rst_n	1		in
rf_ll_rdylst_hpnxt_bin2_rdata	[15:0]		out
rf_ll_rdylst_hpnxt_bin2_re	1		in
rf_ll_rdylst_hpnxt_bin2_waddr	[10:0]		in
rf_ll_rdylst_hpnxt_bin2_wclk	1		in
rf_ll_rdylst_hpnxt_bin2_wclk_rst_n	1		in
rf_ll_rdylst_hpnxt_bin2_wdata	[15:0]		in
rf_ll_rdylst_hpnxt_bin2_we	1		in
rf_ll_rdylst_hpnxt_bin3_isol_en	1		in
rf_ll_rdylst_hpnxt_bin3_pwr_enable_b_in	1		in
rf_ll_rdylst_hpnxt_bin3_pwr_enable_b_out	1		out
rf_ll_rdylst_hpnxt_bin3_raddr	[10:0]		in
rf_ll_rdylst_hpnxt_bin3_rclk	1		in
rf_ll_rdylst_hpnxt_bin3_rclk_rst_n	1		in
rf_ll_rdylst_hpnxt_bin3_rdata	[15:0]		out
rf_ll_rdylst_hpnxt_bin3_re	1		in
rf_ll_rdylst_hpnxt_bin3_waddr	[10:0]		in
rf_ll_rdylst_hpnxt_bin3_wclk	1		in
rf_ll_rdylst_hpnxt_bin3_wclk_rst_n	1		in
rf_ll_rdylst_hpnxt_bin3_wdata	[15:0]		in
rf_ll_rdylst_hpnxt_bin3_we	1		in
rf_ll_rdylst_tp_bin0_isol_en	1		in
rf_ll_rdylst_tp_bin0_pwr_enable_b_in	1		in
rf_ll_rdylst_tp_bin0_pwr_enable_b_out	1		out
rf_ll_rdylst_tp_bin0_raddr	[4:0]		in
rf_ll_rdylst_tp_bin0_rclk	1		in
rf_ll_rdylst_tp_bin0_rclk_rst_n	1		in
rf_ll_rdylst_tp_bin0_rdata	[13:0]		out
rf_ll_rdylst_tp_bin0_re	1		in
rf_ll_rdylst_tp_bin0_waddr	[4:0]		in
rf_ll_rdylst_tp_bin0_wclk	1		in
rf_ll_rdylst_tp_bin0_wclk_rst_n	1		in
rf_ll_rdylst_tp_bin0_wdata	[13:0]		in
rf_ll_rdylst_tp_bin0_we	1		in
rf_ll_rdylst_tp_bin1_isol_en	1		in
rf_ll_rdylst_tp_bin1_pwr_enable_b_in	1		in
rf_ll_rdylst_tp_bin1_pwr_enable_b_out	1		out
rf_ll_rdylst_tp_bin1_raddr	[4:0]		in
rf_ll_rdylst_tp_bin1_rclk	1		in
rf_ll_rdylst_tp_bin1_rclk_rst_n	1		in
rf_ll_rdylst_tp_bin1_rdata	[13:0]		out
rf_ll_rdylst_tp_bin1_re	1		in
rf_ll_rdylst_tp_bin1_waddr	[4:0]		in
rf_ll_rdylst_tp_bin1_wclk	1		in
rf_ll_rdylst_tp_bin1_wclk_rst_n	1		in
rf_ll_rdylst_tp_bin1_wdata	[13:0]		in
rf_ll_rdylst_tp_bin1_we	1		in
rf_ll_rdylst_tp_bin2_isol_en	1		in
rf_ll_rdylst_tp_bin2_pwr_enable_b_in	1		in
rf_ll_rdylst_tp_bin2_pwr_enable_b_out	1		out
rf_ll_rdylst_tp_bin2_raddr	[4:0]		in
rf_ll_rdylst_tp_bin2_rclk	1		in
rf_ll_rdylst_tp_bin2_rclk_rst_n	1		in
rf_ll_rdylst_tp_bin2_rdata	[13:0]		out
rf_ll_rdylst_tp_bin2_re	1		in
rf_ll_rdylst_tp_bin2_waddr	[4:0]		in
rf_ll_rdylst_tp_bin2_wclk	1		in
rf_ll_rdylst_tp_bin2_wclk_rst_n	1		in
rf_ll_rdylst_tp_bin2_wdata	[13:0]		in
rf_ll_rdylst_tp_bin2_we	1		in
rf_ll_rdylst_tp_bin3_isol_en	1		in
rf_ll_rdylst_tp_bin3_pwr_enable_b_in	1		in
rf_ll_rdylst_tp_bin3_pwr_enable_b_out	1		out
rf_ll_rdylst_tp_bin3_raddr	[4:0]		in
rf_ll_rdylst_tp_bin3_rclk	1		in
rf_ll_rdylst_tp_bin3_rclk_rst_n	1		in
rf_ll_rdylst_tp_bin3_rdata	[13:0]		out
rf_ll_rdylst_tp_bin3_re	1		in
rf_ll_rdylst_tp_bin3_waddr	[4:0]		in
rf_ll_rdylst_tp_bin3_wclk	1		in
rf_ll_rdylst_tp_bin3_wclk_rst_n	1		in
rf_ll_rdylst_tp_bin3_wdata	[13:0]		in
rf_ll_rdylst_tp_bin3_we	1		in
rf_ll_rlst_cnt_isol_en	1		in
rf_ll_rlst_cnt_pwr_enable_b_in	1		in
rf_ll_rlst_cnt_pwr_enable_b_out	1		out
rf_ll_rlst_cnt_raddr	[4:0]		in
rf_ll_rlst_cnt_rclk	1		in
rf_ll_rlst_cnt_rclk_rst_n	1		in
rf_ll_rlst_cnt_rdata	[55:0]		out
rf_ll_rlst_cnt_re	1		in
rf_ll_rlst_cnt_waddr	[4:0]		in
rf_ll_rlst_cnt_wclk	1		in
rf_ll_rlst_cnt_wclk_rst_n	1		in
rf_ll_rlst_cnt_wdata	[55:0]		in
rf_ll_rlst_cnt_we	1		in
rf_ll_sch_cnt_dup0_isol_en	1		in
rf_ll_sch_cnt_dup0_pwr_enable_b_in	1		in
rf_ll_sch_cnt_dup0_pwr_enable_b_out	1		out
rf_ll_sch_cnt_dup0_raddr	[10:0]		in
rf_ll_sch_cnt_dup0_rclk	1		in
rf_ll_sch_cnt_dup0_rclk_rst_n	1		in
rf_ll_sch_cnt_dup0_rdata	[16:0]		out
rf_ll_sch_cnt_dup0_re	1		in
rf_ll_sch_cnt_dup0_waddr	[10:0]		in
rf_ll_sch_cnt_dup0_wclk	1		in
rf_ll_sch_cnt_dup0_wclk_rst_n	1		in
rf_ll_sch_cnt_dup0_wdata	[16:0]		in
rf_ll_sch_cnt_dup0_we	1		in
rf_ll_sch_cnt_dup1_isol_en	1		in
rf_ll_sch_cnt_dup1_pwr_enable_b_in	1		in
rf_ll_sch_cnt_dup1_pwr_enable_b_out	1		out
rf_ll_sch_cnt_dup1_raddr	[10:0]		in
rf_ll_sch_cnt_dup1_rclk	1		in
rf_ll_sch_cnt_dup1_rclk_rst_n	1		in
rf_ll_sch_cnt_dup1_rdata	[16:0]		out
rf_ll_sch_cnt_dup1_re	1		in
rf_ll_sch_cnt_dup1_waddr	[10:0]		in
rf_ll_sch_cnt_dup1_wclk	1		in
rf_ll_sch_cnt_dup1_wclk_rst_n	1		in
rf_ll_sch_cnt_dup1_wdata	[16:0]		in
rf_ll_sch_cnt_dup1_we	1		in
rf_ll_sch_cnt_dup2_isol_en	1		in
rf_ll_sch_cnt_dup2_pwr_enable_b_in	1		in
rf_ll_sch_cnt_dup2_pwr_enable_b_out	1		out
rf_ll_sch_cnt_dup2_raddr	[10:0]		in
rf_ll_sch_cnt_dup2_rclk	1		in
rf_ll_sch_cnt_dup2_rclk_rst_n	1		in
rf_ll_sch_cnt_dup2_rdata	[16:0]		out
rf_ll_sch_cnt_dup2_re	1		in
rf_ll_sch_cnt_dup2_waddr	[10:0]		in
rf_ll_sch_cnt_dup2_wclk	1		in
rf_ll_sch_cnt_dup2_wclk_rst_n	1		in
rf_ll_sch_cnt_dup2_wdata	[16:0]		in
rf_ll_sch_cnt_dup2_we	1		in
rf_ll_sch_cnt_dup3_isol_en	1		in
rf_ll_sch_cnt_dup3_pwr_enable_b_in	1		in
rf_ll_sch_cnt_dup3_pwr_enable_b_out	1		out
rf_ll_sch_cnt_dup3_raddr	[10:0]		in
rf_ll_sch_cnt_dup3_rclk	1		in
rf_ll_sch_cnt_dup3_rclk_rst_n	1		in
rf_ll_sch_cnt_dup3_rdata	[16:0]		out
rf_ll_sch_cnt_dup3_re	1		in
rf_ll_sch_cnt_dup3_waddr	[10:0]		in
rf_ll_sch_cnt_dup3_wclk	1		in
rf_ll_sch_cnt_dup3_wclk_rst_n	1		in
rf_ll_sch_cnt_dup3_wdata	[16:0]		in
rf_ll_sch_cnt_dup3_we	1		in
rf_ll_schlst_hp_bin0_isol_en	1		in
rf_ll_schlst_hp_bin0_pwr_enable_b_in	1		in
rf_ll_schlst_hp_bin0_pwr_enable_b_out	1		out
rf_ll_schlst_hp_bin0_raddr	[8:0]		in
rf_ll_schlst_hp_bin0_rclk	1		in
rf_ll_schlst_hp_bin0_rclk_rst_n	1		in
rf_ll_schlst_hp_bin0_rdata	[13:0]		out
rf_ll_schlst_hp_bin0_re	1		in
rf_ll_schlst_hp_bin0_waddr	[8:0]		in
rf_ll_schlst_hp_bin0_wclk	1		in
rf_ll_schlst_hp_bin0_wclk_rst_n	1		in
rf_ll_schlst_hp_bin0_wdata	[13:0]		in
rf_ll_schlst_hp_bin0_we	1		in
rf_ll_schlst_hp_bin1_isol_en	1		in
rf_ll_schlst_hp_bin1_pwr_enable_b_in	1		in
rf_ll_schlst_hp_bin1_pwr_enable_b_out	1		out
rf_ll_schlst_hp_bin1_raddr	[8:0]		in
rf_ll_schlst_hp_bin1_rclk	1		in
rf_ll_schlst_hp_bin1_rclk_rst_n	1		in
rf_ll_schlst_hp_bin1_rdata	[13:0]		out
rf_ll_schlst_hp_bin1_re	1		in
rf_ll_schlst_hp_bin1_waddr	[8:0]		in
rf_ll_schlst_hp_bin1_wclk	1		in
rf_ll_schlst_hp_bin1_wclk_rst_n	1		in
rf_ll_schlst_hp_bin1_wdata	[13:0]		in
rf_ll_schlst_hp_bin1_we	1		in
rf_ll_schlst_hp_bin2_isol_en	1		in
rf_ll_schlst_hp_bin2_pwr_enable_b_in	1		in
rf_ll_schlst_hp_bin2_pwr_enable_b_out	1		out
rf_ll_schlst_hp_bin2_raddr	[8:0]		in
rf_ll_schlst_hp_bin2_rclk	1		in
rf_ll_schlst_hp_bin2_rclk_rst_n	1		in
rf_ll_schlst_hp_bin2_rdata	[13:0]		out
rf_ll_schlst_hp_bin2_re	1		in
rf_ll_schlst_hp_bin2_waddr	[8:0]		in
rf_ll_schlst_hp_bin2_wclk	1		in
rf_ll_schlst_hp_bin2_wclk_rst_n	1		in
rf_ll_schlst_hp_bin2_wdata	[13:0]		in
rf_ll_schlst_hp_bin2_we	1		in
rf_ll_schlst_hp_bin3_isol_en	1		in
rf_ll_schlst_hp_bin3_pwr_enable_b_in	1		in
rf_ll_schlst_hp_bin3_pwr_enable_b_out	1		out
rf_ll_schlst_hp_bin3_raddr	[8:0]		in
rf_ll_schlst_hp_bin3_rclk	1		in
rf_ll_schlst_hp_bin3_rclk_rst_n	1		in
rf_ll_schlst_hp_bin3_rdata	[13:0]		out
rf_ll_schlst_hp_bin3_re	1		in
rf_ll_schlst_hp_bin3_waddr	[8:0]		in
rf_ll_schlst_hp_bin3_wclk	1		in
rf_ll_schlst_hp_bin3_wclk_rst_n	1		in
rf_ll_schlst_hp_bin3_wdata	[13:0]		in
rf_ll_schlst_hp_bin3_we	1		in
rf_ll_schlst_hpnxt_bin0_isol_en	1		in
rf_ll_schlst_hpnxt_bin0_pwr_enable_b_in	1		in
rf_ll_schlst_hpnxt_bin0_pwr_enable_b_out	1		out
rf_ll_schlst_hpnxt_bin0_raddr	[10:0]		in
rf_ll_schlst_hpnxt_bin0_rclk	1		in
rf_ll_schlst_hpnxt_bin0_rclk_rst_n	1		in
rf_ll_schlst_hpnxt_bin0_rdata	[15:0]		out
rf_ll_schlst_hpnxt_bin0_re	1		in
rf_ll_schlst_hpnxt_bin0_waddr	[10:0]		in
rf_ll_schlst_hpnxt_bin0_wclk	1		in
rf_ll_schlst_hpnxt_bin0_wclk_rst_n	1		in
rf_ll_schlst_hpnxt_bin0_wdata	[15:0]		in
rf_ll_schlst_hpnxt_bin0_we	1		in
rf_ll_schlst_hpnxt_bin1_isol_en	1		in
rf_ll_schlst_hpnxt_bin1_pwr_enable_b_in	1		in
rf_ll_schlst_hpnxt_bin1_pwr_enable_b_out	1		out
rf_ll_schlst_hpnxt_bin1_raddr	[10:0]		in
rf_ll_schlst_hpnxt_bin1_rclk	1		in
rf_ll_schlst_hpnxt_bin1_rclk_rst_n	1		in
rf_ll_schlst_hpnxt_bin1_rdata	[15:0]		out
rf_ll_schlst_hpnxt_bin1_re	1		in
rf_ll_schlst_hpnxt_bin1_waddr	[10:0]		in
rf_ll_schlst_hpnxt_bin1_wclk	1		in
rf_ll_schlst_hpnxt_bin1_wclk_rst_n	1		in
rf_ll_schlst_hpnxt_bin1_wdata	[15:0]		in
rf_ll_schlst_hpnxt_bin1_we	1		in
rf_ll_schlst_hpnxt_bin2_isol_en	1		in
rf_ll_schlst_hpnxt_bin2_pwr_enable_b_in	1		in
rf_ll_schlst_hpnxt_bin2_pwr_enable_b_out	1		out
rf_ll_schlst_hpnxt_bin2_raddr	[10:0]		in
rf_ll_schlst_hpnxt_bin2_rclk	1		in
rf_ll_schlst_hpnxt_bin2_rclk_rst_n	1		in
rf_ll_schlst_hpnxt_bin2_rdata	[15:0]		out
rf_ll_schlst_hpnxt_bin2_re	1		in
rf_ll_schlst_hpnxt_bin2_waddr	[10:0]		in
rf_ll_schlst_hpnxt_bin2_wclk	1		in
rf_ll_schlst_hpnxt_bin2_wclk_rst_n	1		in
rf_ll_schlst_hpnxt_bin2_wdata	[15:0]		in
rf_ll_schlst_hpnxt_bin2_we	1		in
rf_ll_schlst_hpnxt_bin3_isol_en	1		in
rf_ll_schlst_hpnxt_bin3_pwr_enable_b_in	1		in
rf_ll_schlst_hpnxt_bin3_pwr_enable_b_out	1		out
rf_ll_schlst_hpnxt_bin3_raddr	[10:0]		in
rf_ll_schlst_hpnxt_bin3_rclk	1		in
rf_ll_schlst_hpnxt_bin3_rclk_rst_n	1		in
rf_ll_schlst_hpnxt_bin3_rdata	[15:0]		out
rf_ll_schlst_hpnxt_bin3_re	1		in
rf_ll_schlst_hpnxt_bin3_waddr	[10:0]		in
rf_ll_schlst_hpnxt_bin3_wclk	1		in
rf_ll_schlst_hpnxt_bin3_wclk_rst_n	1		in
rf_ll_schlst_hpnxt_bin3_wdata	[15:0]		in
rf_ll_schlst_hpnxt_bin3_we	1		in
rf_ll_schlst_tp_bin0_isol_en	1		in
rf_ll_schlst_tp_bin0_pwr_enable_b_in	1		in
rf_ll_schlst_tp_bin0_pwr_enable_b_out	1		out
rf_ll_schlst_tp_bin0_raddr	[8:0]		in
rf_ll_schlst_tp_bin0_rclk	1		in
rf_ll_schlst_tp_bin0_rclk_rst_n	1		in
rf_ll_schlst_tp_bin0_rdata	[13:0]		out
rf_ll_schlst_tp_bin0_re	1		in
rf_ll_schlst_tp_bin0_waddr	[8:0]		in
rf_ll_schlst_tp_bin0_wclk	1		in
rf_ll_schlst_tp_bin0_wclk_rst_n	1		in
rf_ll_schlst_tp_bin0_wdata	[13:0]		in
rf_ll_schlst_tp_bin0_we	1		in
rf_ll_schlst_tp_bin1_isol_en	1		in
rf_ll_schlst_tp_bin1_pwr_enable_b_in	1		in
rf_ll_schlst_tp_bin1_pwr_enable_b_out	1		out
rf_ll_schlst_tp_bin1_raddr	[8:0]		in
rf_ll_schlst_tp_bin1_rclk	1		in
rf_ll_schlst_tp_bin1_rclk_rst_n	1		in
rf_ll_schlst_tp_bin1_rdata	[13:0]		out
rf_ll_schlst_tp_bin1_re	1		in
rf_ll_schlst_tp_bin1_waddr	[8:0]		in
rf_ll_schlst_tp_bin1_wclk	1		in
rf_ll_schlst_tp_bin1_wclk_rst_n	1		in
rf_ll_schlst_tp_bin1_wdata	[13:0]		in
rf_ll_schlst_tp_bin1_we	1		in
rf_ll_schlst_tp_bin2_isol_en	1		in
rf_ll_schlst_tp_bin2_pwr_enable_b_in	1		in
rf_ll_schlst_tp_bin2_pwr_enable_b_out	1		out
rf_ll_schlst_tp_bin2_raddr	[8:0]		in
rf_ll_schlst_tp_bin2_rclk	1		in
rf_ll_schlst_tp_bin2_rclk_rst_n	1		in
rf_ll_schlst_tp_bin2_rdata	[13:0]		out
rf_ll_schlst_tp_bin2_re	1		in
rf_ll_schlst_tp_bin2_waddr	[8:0]		in
rf_ll_schlst_tp_bin2_wclk	1		in
rf_ll_schlst_tp_bin2_wclk_rst_n	1		in
rf_ll_schlst_tp_bin2_wdata	[13:0]		in
rf_ll_schlst_tp_bin2_we	1		in
rf_ll_schlst_tp_bin3_isol_en	1		in
rf_ll_schlst_tp_bin3_pwr_enable_b_in	1		in
rf_ll_schlst_tp_bin3_pwr_enable_b_out	1		out
rf_ll_schlst_tp_bin3_raddr	[8:0]		in
rf_ll_schlst_tp_bin3_rclk	1		in
rf_ll_schlst_tp_bin3_rclk_rst_n	1		in
rf_ll_schlst_tp_bin3_rdata	[13:0]		out
rf_ll_schlst_tp_bin3_re	1		in
rf_ll_schlst_tp_bin3_waddr	[8:0]		in
rf_ll_schlst_tp_bin3_wclk	1		in
rf_ll_schlst_tp_bin3_wclk_rst_n	1		in
rf_ll_schlst_tp_bin3_wdata	[13:0]		in
rf_ll_schlst_tp_bin3_we	1		in
rf_ll_schlst_tpprv_bin0_isol_en	1		in
rf_ll_schlst_tpprv_bin0_pwr_enable_b_in	1		in
rf_ll_schlst_tpprv_bin0_pwr_enable_b_out	1		out
rf_ll_schlst_tpprv_bin0_raddr	[10:0]		in
rf_ll_schlst_tpprv_bin0_rclk	1		in
rf_ll_schlst_tpprv_bin0_rclk_rst_n	1		in
rf_ll_schlst_tpprv_bin0_rdata	[15:0]		out
rf_ll_schlst_tpprv_bin0_re	1		in
rf_ll_schlst_tpprv_bin0_waddr	[10:0]		in
rf_ll_schlst_tpprv_bin0_wclk	1		in
rf_ll_schlst_tpprv_bin0_wclk_rst_n	1		in
rf_ll_schlst_tpprv_bin0_wdata	[15:0]		in
rf_ll_schlst_tpprv_bin0_we	1		in
rf_ll_schlst_tpprv_bin1_isol_en	1		in
rf_ll_schlst_tpprv_bin1_pwr_enable_b_in	1		in
rf_ll_schlst_tpprv_bin1_pwr_enable_b_out	1		out
rf_ll_schlst_tpprv_bin1_raddr	[10:0]		in
rf_ll_schlst_tpprv_bin1_rclk	1		in
rf_ll_schlst_tpprv_bin1_rclk_rst_n	1		in
rf_ll_schlst_tpprv_bin1_rdata	[15:0]		out
rf_ll_schlst_tpprv_bin1_re	1		in
rf_ll_schlst_tpprv_bin1_waddr	[10:0]		in
rf_ll_schlst_tpprv_bin1_wclk	1		in
rf_ll_schlst_tpprv_bin1_wclk_rst_n	1		in
rf_ll_schlst_tpprv_bin1_wdata	[15:0]		in
rf_ll_schlst_tpprv_bin1_we	1		in
rf_ll_schlst_tpprv_bin2_isol_en	1		in
rf_ll_schlst_tpprv_bin2_pwr_enable_b_in	1		in
rf_ll_schlst_tpprv_bin2_pwr_enable_b_out	1		out
rf_ll_schlst_tpprv_bin2_raddr	[10:0]		in
rf_ll_schlst_tpprv_bin2_rclk	1		in
rf_ll_schlst_tpprv_bin2_rclk_rst_n	1		in
rf_ll_schlst_tpprv_bin2_rdata	[15:0]		out
rf_ll_schlst_tpprv_bin2_re	1		in
rf_ll_schlst_tpprv_bin2_waddr	[10:0]		in
rf_ll_schlst_tpprv_bin2_wclk	1		in
rf_ll_schlst_tpprv_bin2_wclk_rst_n	1		in
rf_ll_schlst_tpprv_bin2_wdata	[15:0]		in
rf_ll_schlst_tpprv_bin2_we	1		in
rf_ll_schlst_tpprv_bin3_isol_en	1		in
rf_ll_schlst_tpprv_bin3_pwr_enable_b_in	1		in
rf_ll_schlst_tpprv_bin3_pwr_enable_b_out	1		out
rf_ll_schlst_tpprv_bin3_raddr	[10:0]		in
rf_ll_schlst_tpprv_bin3_rclk	1		in
rf_ll_schlst_tpprv_bin3_rclk_rst_n	1		in
rf_ll_schlst_tpprv_bin3_rdata	[15:0]		out
rf_ll_schlst_tpprv_bin3_re	1		in
rf_ll_schlst_tpprv_bin3_waddr	[10:0]		in
rf_ll_schlst_tpprv_bin3_wclk	1		in
rf_ll_schlst_tpprv_bin3_wclk_rst_n	1		in
rf_ll_schlst_tpprv_bin3_wdata	[15:0]		in
rf_ll_schlst_tpprv_bin3_we	1		in
rf_ll_slst_cnt_isol_en	1		in
rf_ll_slst_cnt_pwr_enable_b_in	1		in
rf_ll_slst_cnt_pwr_enable_b_out	1		out
rf_ll_slst_cnt_raddr	[8:0]		in
rf_ll_slst_cnt_rclk	1		in
rf_ll_slst_cnt_rclk_rst_n	1		in
rf_ll_slst_cnt_rdata	[59:0]		out
rf_ll_slst_cnt_re	1		in
rf_ll_slst_cnt_waddr	[8:0]		in
rf_ll_slst_cnt_wclk	1		in
rf_ll_slst_cnt_wclk_rst_n	1		in
rf_ll_slst_cnt_wdata	[59:0]		in
rf_ll_slst_cnt_we	1		in
rf_nalb_cmp_fifo_mem_isol_en	1		in
rf_nalb_cmp_fifo_mem_pwr_enable_b_in	1		in
rf_nalb_cmp_fifo_mem_pwr_enable_b_out	1		out
rf_nalb_cmp_fifo_mem_raddr	[2:0]		in
rf_nalb_cmp_fifo_mem_rclk	1		in
rf_nalb_cmp_fifo_mem_rclk_rst_n	1		in
rf_nalb_cmp_fifo_mem_rdata	[17:0]		out
rf_nalb_cmp_fifo_mem_re	1		in
rf_nalb_cmp_fifo_mem_waddr	[2:0]		in
rf_nalb_cmp_fifo_mem_wclk	1		in
rf_nalb_cmp_fifo_mem_wclk_rst_n	1		in
rf_nalb_cmp_fifo_mem_wdata	[17:0]		in
rf_nalb_cmp_fifo_mem_we	1		in
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_isol_en	1		in
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_pwr_enable_b_in	1		in
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_pwr_enable_b_out	1		out
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_raddr	[1:0]		in
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_rclk	1		in
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_rclk_rst_n	1		in
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_rdata	[9:0]		out
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_re	1		in
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_waddr	[1:0]		in
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_wclk	1		in
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_wclk_rst_n	1		in
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_wdata	[9:0]		in
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_we	1		in
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_isol_en	1		in
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_pwr_enable_b_in	1		in
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_pwr_enable_b_out	1		out
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_raddr	[1:0]		in
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_rclk	1		in
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_rclk_rst_n	1		in
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_rdata	[26:0]		out
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_re	1		in
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_waddr	[1:0]		in
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_wclk	1		in
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_wclk_rst_n	1		in
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_wdata	[26:0]		in
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_we	1		in
rf_nalb_sel_nalb_fifo_mem_isol_en	1		in
rf_nalb_sel_nalb_fifo_mem_pwr_enable_b_in	1		in
rf_nalb_sel_nalb_fifo_mem_pwr_enable_b_out	1		out
rf_nalb_sel_nalb_fifo_mem_raddr	[3:0]		in
rf_nalb_sel_nalb_fifo_mem_rclk	1		in
rf_nalb_sel_nalb_fifo_mem_rclk_rst_n	1		in
rf_nalb_sel_nalb_fifo_mem_rdata	[26:0]		out
rf_nalb_sel_nalb_fifo_mem_re	1		in
rf_nalb_sel_nalb_fifo_mem_waddr	[3:0]		in
rf_nalb_sel_nalb_fifo_mem_wclk	1		in
rf_nalb_sel_nalb_fifo_mem_wclk_rst_n	1		in
rf_nalb_sel_nalb_fifo_mem_wdata	[26:0]		in
rf_nalb_sel_nalb_fifo_mem_we	1		in
rf_qed_lsp_deq_fifo_mem_isol_en	1		in
rf_qed_lsp_deq_fifo_mem_pwr_enable_b_in	1		in
rf_qed_lsp_deq_fifo_mem_pwr_enable_b_out	1		out
rf_qed_lsp_deq_fifo_mem_raddr	[4:0]		in
rf_qed_lsp_deq_fifo_mem_rclk	1		in
rf_qed_lsp_deq_fifo_mem_rclk_rst_n	1		in
rf_qed_lsp_deq_fifo_mem_rdata	[8:0]		out
rf_qed_lsp_deq_fifo_mem_re	1		in
rf_qed_lsp_deq_fifo_mem_waddr	[4:0]		in
rf_qed_lsp_deq_fifo_mem_wclk	1		in
rf_qed_lsp_deq_fifo_mem_wclk_rst_n	1		in
rf_qed_lsp_deq_fifo_mem_wdata	[8:0]		in
rf_qed_lsp_deq_fifo_mem_we	1		in
rf_qid_aqed_active_count_mem_isol_en	1		in
rf_qid_aqed_active_count_mem_pwr_enable_b_in	1		in
rf_qid_aqed_active_count_mem_pwr_enable_b_out	1		out
rf_qid_aqed_active_count_mem_raddr	[4:0]		in
rf_qid_aqed_active_count_mem_rclk	1		in
rf_qid_aqed_active_count_mem_rclk_rst_n	1		in
rf_qid_aqed_active_count_mem_rdata	[13:0]		out
rf_qid_aqed_active_count_mem_re	1		in
rf_qid_aqed_active_count_mem_waddr	[4:0]		in
rf_qid_aqed_active_count_mem_wclk	1		in
rf_qid_aqed_active_count_mem_wclk_rst_n	1		in
rf_qid_aqed_active_count_mem_wdata	[13:0]		in
rf_qid_aqed_active_count_mem_we	1		in
rf_qid_atm_active_mem_isol_en	1		in
rf_qid_atm_active_mem_pwr_enable_b_in	1		in
rf_qid_atm_active_mem_pwr_enable_b_out	1		out
rf_qid_atm_active_mem_raddr	[4:0]		in
rf_qid_atm_active_mem_rclk	1		in
rf_qid_atm_active_mem_rclk_rst_n	1		in
rf_qid_atm_active_mem_rdata	[16:0]		out
rf_qid_atm_active_mem_re	1		in
rf_qid_atm_active_mem_waddr	[4:0]		in
rf_qid_atm_active_mem_wclk	1		in
rf_qid_atm_active_mem_wclk_rst_n	1		in
rf_qid_atm_active_mem_wdata	[16:0]		in
rf_qid_atm_active_mem_we	1		in
rf_qid_atm_tot_enq_cnt_mem_isol_en	1		in
rf_qid_atm_tot_enq_cnt_mem_pwr_enable_b_in	1		in
rf_qid_atm_tot_enq_cnt_mem_pwr_enable_b_out	1		out
rf_qid_atm_tot_enq_cnt_mem_raddr	[4:0]		in
rf_qid_atm_tot_enq_cnt_mem_rclk	1		in
rf_qid_atm_tot_enq_cnt_mem_rclk_rst_n	1		in
rf_qid_atm_tot_enq_cnt_mem_rdata	[65:0]		out
rf_qid_atm_tot_enq_cnt_mem_re	1		in
rf_qid_atm_tot_enq_cnt_mem_waddr	[4:0]		in
rf_qid_atm_tot_enq_cnt_mem_wclk	1		in
rf_qid_atm_tot_enq_cnt_mem_wclk_rst_n	1		in
rf_qid_atm_tot_enq_cnt_mem_wdata	[65:0]		in
rf_qid_atm_tot_enq_cnt_mem_we	1		in
rf_qid_atq_enqueue_count_mem_isol_en	1		in
rf_qid_atq_enqueue_count_mem_pwr_enable_b_in	1		in
rf_qid_atq_enqueue_count_mem_pwr_enable_b_out	1		out
rf_qid_atq_enqueue_count_mem_raddr	[4:0]		in
rf_qid_atq_enqueue_count_mem_rclk	1		in
rf_qid_atq_enqueue_count_mem_rclk_rst_n	1		in
rf_qid_atq_enqueue_count_mem_rdata	[16:0]		out
rf_qid_atq_enqueue_count_mem_re	1		in
rf_qid_atq_enqueue_count_mem_waddr	[4:0]		in
rf_qid_atq_enqueue_count_mem_wclk	1		in
rf_qid_atq_enqueue_count_mem_wclk_rst_n	1		in
rf_qid_atq_enqueue_count_mem_wdata	[16:0]		in
rf_qid_atq_enqueue_count_mem_we	1		in
rf_qid_dir_max_depth_mem_isol_en	1		in
rf_qid_dir_max_depth_mem_pwr_enable_b_in	1		in
rf_qid_dir_max_depth_mem_pwr_enable_b_out	1		out
rf_qid_dir_max_depth_mem_raddr	[5:0]		in
rf_qid_dir_max_depth_mem_rclk	1		in
rf_qid_dir_max_depth_mem_rclk_rst_n	1		in
rf_qid_dir_max_depth_mem_rdata	[14:0]		out
rf_qid_dir_max_depth_mem_re	1		in
rf_qid_dir_max_depth_mem_waddr	[5:0]		in
rf_qid_dir_max_depth_mem_wclk	1		in
rf_qid_dir_max_depth_mem_wclk_rst_n	1		in
rf_qid_dir_max_depth_mem_wdata	[14:0]		in
rf_qid_dir_max_depth_mem_we	1		in
rf_qid_dir_replay_count_mem_isol_en	1		in
rf_qid_dir_replay_count_mem_pwr_enable_b_in	1		in
rf_qid_dir_replay_count_mem_pwr_enable_b_out	1		out
rf_qid_dir_replay_count_mem_raddr	[4:0]		in
rf_qid_dir_replay_count_mem_rclk	1		in
rf_qid_dir_replay_count_mem_rclk_rst_n	1		in
rf_qid_dir_replay_count_mem_rdata	[16:0]		out
rf_qid_dir_replay_count_mem_re	1		in
rf_qid_dir_replay_count_mem_waddr	[4:0]		in
rf_qid_dir_replay_count_mem_wclk	1		in
rf_qid_dir_replay_count_mem_wclk_rst_n	1		in
rf_qid_dir_replay_count_mem_wdata	[16:0]		in
rf_qid_dir_replay_count_mem_we	1		in
rf_qid_dir_tot_enq_cnt_mem_isol_en	1		in
rf_qid_dir_tot_enq_cnt_mem_pwr_enable_b_in	1		in
rf_qid_dir_tot_enq_cnt_mem_pwr_enable_b_out	1		out
rf_qid_dir_tot_enq_cnt_mem_raddr	[5:0]		in
rf_qid_dir_tot_enq_cnt_mem_rclk	1		in
rf_qid_dir_tot_enq_cnt_mem_rclk_rst_n	1		in
rf_qid_dir_tot_enq_cnt_mem_rdata	[65:0]		out
rf_qid_dir_tot_enq_cnt_mem_re	1		in
rf_qid_dir_tot_enq_cnt_mem_waddr	[5:0]		in
rf_qid_dir_tot_enq_cnt_mem_wclk	1		in
rf_qid_dir_tot_enq_cnt_mem_wclk_rst_n	1		in
rf_qid_dir_tot_enq_cnt_mem_wdata	[65:0]		in
rf_qid_dir_tot_enq_cnt_mem_we	1		in
rf_qid_ldb_enqueue_count_mem_isol_en	1		in
rf_qid_ldb_enqueue_count_mem_pwr_enable_b_in	1		in
rf_qid_ldb_enqueue_count_mem_pwr_enable_b_out	1		out
rf_qid_ldb_enqueue_count_mem_raddr	[4:0]		in
rf_qid_ldb_enqueue_count_mem_rclk	1		in
rf_qid_ldb_enqueue_count_mem_rclk_rst_n	1		in
rf_qid_ldb_enqueue_count_mem_rdata	[16:0]		out
rf_qid_ldb_enqueue_count_mem_re	1		in
rf_qid_ldb_enqueue_count_mem_waddr	[4:0]		in
rf_qid_ldb_enqueue_count_mem_wclk	1		in
rf_qid_ldb_enqueue_count_mem_wclk_rst_n	1		in
rf_qid_ldb_enqueue_count_mem_wdata	[16:0]		in
rf_qid_ldb_enqueue_count_mem_we	1		in
rf_qid_ldb_inflight_count_mem_isol_en	1		in
rf_qid_ldb_inflight_count_mem_pwr_enable_b_in	1		in
rf_qid_ldb_inflight_count_mem_pwr_enable_b_out	1		out
rf_qid_ldb_inflight_count_mem_raddr	[4:0]		in
rf_qid_ldb_inflight_count_mem_rclk	1		in
rf_qid_ldb_inflight_count_mem_rclk_rst_n	1		in
rf_qid_ldb_inflight_count_mem_rdata	[13:0]		out
rf_qid_ldb_inflight_count_mem_re	1		in
rf_qid_ldb_inflight_count_mem_waddr	[4:0]		in
rf_qid_ldb_inflight_count_mem_wclk	1		in
rf_qid_ldb_inflight_count_mem_wclk_rst_n	1		in
rf_qid_ldb_inflight_count_mem_wdata	[13:0]		in
rf_qid_ldb_inflight_count_mem_we	1		in
rf_qid_ldb_replay_count_mem_isol_en	1		in
rf_qid_ldb_replay_count_mem_pwr_enable_b_in	1		in
rf_qid_ldb_replay_count_mem_pwr_enable_b_out	1		out
rf_qid_ldb_replay_count_mem_raddr	[4:0]		in
rf_qid_ldb_replay_count_mem_rclk	1		in
rf_qid_ldb_replay_count_mem_rclk_rst_n	1		in
rf_qid_ldb_replay_count_mem_rdata	[16:0]		out
rf_qid_ldb_replay_count_mem_re	1		in
rf_qid_ldb_replay_count_mem_waddr	[4:0]		in
rf_qid_ldb_replay_count_mem_wclk	1		in
rf_qid_ldb_replay_count_mem_wclk_rst_n	1		in
rf_qid_ldb_replay_count_mem_wdata	[16:0]		in
rf_qid_ldb_replay_count_mem_we	1		in
rf_qid_naldb_max_depth_mem_isol_en	1		in
rf_qid_naldb_max_depth_mem_pwr_enable_b_in	1		in
rf_qid_naldb_max_depth_mem_pwr_enable_b_out	1		out
rf_qid_naldb_max_depth_mem_raddr	[4:0]		in
rf_qid_naldb_max_depth_mem_rclk	1		in
rf_qid_naldb_max_depth_mem_rclk_rst_n	1		in
rf_qid_naldb_max_depth_mem_rdata	[14:0]		out
rf_qid_naldb_max_depth_mem_re	1		in
rf_qid_naldb_max_depth_mem_waddr	[4:0]		in
rf_qid_naldb_max_depth_mem_wclk	1		in
rf_qid_naldb_max_depth_mem_wclk_rst_n	1		in
rf_qid_naldb_max_depth_mem_wdata	[14:0]		in
rf_qid_naldb_max_depth_mem_we	1		in
rf_qid_naldb_tot_enq_cnt_mem_isol_en	1		in
rf_qid_naldb_tot_enq_cnt_mem_pwr_enable_b_in	1		in
rf_qid_naldb_tot_enq_cnt_mem_pwr_enable_b_out	1		out
rf_qid_naldb_tot_enq_cnt_mem_raddr	[4:0]		in
rf_qid_naldb_tot_enq_cnt_mem_rclk	1		in
rf_qid_naldb_tot_enq_cnt_mem_rclk_rst_n	1		in
rf_qid_naldb_tot_enq_cnt_mem_rdata	[65:0]		out
rf_qid_naldb_tot_enq_cnt_mem_re	1		in
rf_qid_naldb_tot_enq_cnt_mem_waddr	[4:0]		in
rf_qid_naldb_tot_enq_cnt_mem_wclk	1		in
rf_qid_naldb_tot_enq_cnt_mem_wclk_rst_n	1		in
rf_qid_naldb_tot_enq_cnt_mem_wdata	[65:0]		in
rf_qid_naldb_tot_enq_cnt_mem_we	1		in
rf_qid_rdylst_clamp_isol_en	1		in
rf_qid_rdylst_clamp_pwr_enable_b_in	1		in
rf_qid_rdylst_clamp_pwr_enable_b_out	1		out
rf_qid_rdylst_clamp_raddr	[4:0]		in
rf_qid_rdylst_clamp_rclk	1		in
rf_qid_rdylst_clamp_rclk_rst_n	1		in
rf_qid_rdylst_clamp_rdata	[5:0]		out
rf_qid_rdylst_clamp_re	1		in
rf_qid_rdylst_clamp_waddr	[4:0]		in
rf_qid_rdylst_clamp_wclk	1		in
rf_qid_rdylst_clamp_wclk_rst_n	1		in
rf_qid_rdylst_clamp_wdata	[5:0]		in
rf_qid_rdylst_clamp_we	1		in
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_isol_en	1		in
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_pwr_enable_b_in	1		in
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_pwr_enable_b_out	1		out
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_raddr	[2:0]		in
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_rclk	1		in
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_rclk_rst_n	1		in
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_rdata	[16:0]		out
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_re	1		in
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_waddr	[2:0]		in
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_wclk	1		in
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_wclk_rst_n	1		in
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_wdata	[16:0]		in
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_we	1		in
rf_rx_sync_qed_aqed_enq_isol_en	1		in
rf_rx_sync_qed_aqed_enq_pwr_enable_b_in	1		in
rf_rx_sync_qed_aqed_enq_pwr_enable_b_out	1		out
rf_rx_sync_qed_aqed_enq_raddr	[1:0]		in
rf_rx_sync_qed_aqed_enq_rclk	1		in
rf_rx_sync_qed_aqed_enq_rclk_rst_n	1		in
rf_rx_sync_qed_aqed_enq_rdata	[138:0]		out
rf_rx_sync_qed_aqed_enq_re	1		in
rf_rx_sync_qed_aqed_enq_waddr	[1:0]		in
rf_rx_sync_qed_aqed_enq_wclk	1		in
rf_rx_sync_qed_aqed_enq_wclk_rst_n	1		in
rf_rx_sync_qed_aqed_enq_wdata	[138:0]		in
rf_rx_sync_qed_aqed_enq_we	1		in
rf_send_atm_to_cq_rx_sync_fifo_mem_isol_en	1		in
rf_send_atm_to_cq_rx_sync_fifo_mem_pwr_enable_b_in	1		in
rf_send_atm_to_cq_rx_sync_fifo_mem_pwr_enable_b_out	1		out
rf_send_atm_to_cq_rx_sync_fifo_mem_raddr	[1:0]		in
rf_send_atm_to_cq_rx_sync_fifo_mem_rclk	1		in
rf_send_atm_to_cq_rx_sync_fifo_mem_rclk_rst_n	1		in
rf_send_atm_to_cq_rx_sync_fifo_mem_rdata	[34:0]		out
rf_send_atm_to_cq_rx_sync_fifo_mem_re	1		in
rf_send_atm_to_cq_rx_sync_fifo_mem_waddr	[1:0]		in
rf_send_atm_to_cq_rx_sync_fifo_mem_wclk	1		in
rf_send_atm_to_cq_rx_sync_fifo_mem_wclk_rst_n	1		in
rf_send_atm_to_cq_rx_sync_fifo_mem_wdata	[34:0]		in
rf_send_atm_to_cq_rx_sync_fifo_mem_we	1		in
rf_uno_atm_cmp_fifo_mem_isol_en	1		in
rf_uno_atm_cmp_fifo_mem_pwr_enable_b_in	1		in
rf_uno_atm_cmp_fifo_mem_pwr_enable_b_out	1		out
rf_uno_atm_cmp_fifo_mem_raddr	[2:0]		in
rf_uno_atm_cmp_fifo_mem_rclk	1		in
rf_uno_atm_cmp_fifo_mem_rclk_rst_n	1		in
rf_uno_atm_cmp_fifo_mem_rdata	[19:0]		out
rf_uno_atm_cmp_fifo_mem_re	1		in
rf_uno_atm_cmp_fifo_mem_waddr	[2:0]		in
rf_uno_atm_cmp_fifo_mem_wclk	1		in
rf_uno_atm_cmp_fifo_mem_wclk_rst_n	1		in
rf_uno_atm_cmp_fifo_mem_wdata	[19:0]		in
rf_uno_atm_cmp_fifo_mem_we	1		in
sr_aqed_addr	[10:0]		in
sr_aqed_clk	1		in
sr_aqed_clk_rst_n	1		in
sr_aqed_freelist_addr	[10:0]		in
sr_aqed_freelist_clk	1		in
sr_aqed_freelist_clk_rst_n	1		in
sr_aqed_freelist_isol_en	1		in
sr_aqed_freelist_pwr_enable_b_in	1		in
sr_aqed_freelist_pwr_enable_b_out	1		out
sr_aqed_freelist_rdata	[15:0]		out
sr_aqed_freelist_re	1		in
sr_aqed_freelist_wdata	[15:0]		in
sr_aqed_freelist_we	1		in
sr_aqed_isol_en	1		in
sr_aqed_ll_qe_hpnxt_addr	[10:0]		in
sr_aqed_ll_qe_hpnxt_clk	1		in
sr_aqed_ll_qe_hpnxt_clk_rst_n	1		in
sr_aqed_ll_qe_hpnxt_isol_en	1		in
sr_aqed_ll_qe_hpnxt_pwr_enable_b_in	1		in
sr_aqed_ll_qe_hpnxt_pwr_enable_b_out	1		out
sr_aqed_ll_qe_hpnxt_rdata	[15:0]		out
sr_aqed_ll_qe_hpnxt_re	1		in
sr_aqed_ll_qe_hpnxt_wdata	[15:0]		in
sr_aqed_ll_qe_hpnxt_we	1		in
sr_aqed_pwr_enable_b_in	1		in
sr_aqed_pwr_enable_b_out	1		out
sr_aqed_rdata	[138:0]		out
sr_aqed_re	1		in
sr_aqed_wdata	[138:0]		in
sr_aqed_we	1		in

########################################
# Non-standard Interfaces Ports (info only)
########################################
bcam_AW_bcam_2048x26_cclk
bcam_AW_bcam_2048x26_cdata
bcam_AW_bcam_2048x26_ce
bcam_AW_bcam_2048x26_cmatch
bcam_AW_bcam_2048x26_dfx_clk
bcam_AW_bcam_2048x26_fd
bcam_AW_bcam_2048x26_isol_en_b
bcam_AW_bcam_2048x26_raddr
bcam_AW_bcam_2048x26_rclk
bcam_AW_bcam_2048x26_rd
bcam_AW_bcam_2048x26_rdata
bcam_AW_bcam_2048x26_re
bcam_AW_bcam_2048x26_waddr
bcam_AW_bcam_2048x26_wclk
bcam_AW_bcam_2048x26_wdata
bcam_AW_bcam_2048x26_we
fscan_byprst_b
fscan_clkungate
fscan_rstbypen
hqm_pwrgood_rst_b
powergood_rst_b
rf_aqed_fid_cnt_isol_en
rf_aqed_fid_cnt_pwr_enable_b_in
rf_aqed_fid_cnt_pwr_enable_b_out
rf_aqed_fid_cnt_raddr
rf_aqed_fid_cnt_rclk
rf_aqed_fid_cnt_rclk_rst_n
rf_aqed_fid_cnt_rdata
rf_aqed_fid_cnt_re
rf_aqed_fid_cnt_waddr
rf_aqed_fid_cnt_wclk
rf_aqed_fid_cnt_wclk_rst_n
rf_aqed_fid_cnt_wdata
rf_aqed_fid_cnt_we
rf_aqed_fifo_ap_aqed_isol_en
rf_aqed_fifo_ap_aqed_pwr_enable_b_in
rf_aqed_fifo_ap_aqed_pwr_enable_b_out
rf_aqed_fifo_ap_aqed_raddr
rf_aqed_fifo_ap_aqed_rclk
rf_aqed_fifo_ap_aqed_rclk_rst_n
rf_aqed_fifo_ap_aqed_rdata
rf_aqed_fifo_ap_aqed_re
rf_aqed_fifo_ap_aqed_waddr
rf_aqed_fifo_ap_aqed_wclk
rf_aqed_fifo_ap_aqed_wclk_rst_n
rf_aqed_fifo_ap_aqed_wdata
rf_aqed_fifo_ap_aqed_we
rf_aqed_fifo_aqed_ap_enq_isol_en
rf_aqed_fifo_aqed_ap_enq_pwr_enable_b_in
rf_aqed_fifo_aqed_ap_enq_pwr_enable_b_out
rf_aqed_fifo_aqed_ap_enq_raddr
rf_aqed_fifo_aqed_ap_enq_rclk
rf_aqed_fifo_aqed_ap_enq_rclk_rst_n
rf_aqed_fifo_aqed_ap_enq_rdata
rf_aqed_fifo_aqed_ap_enq_re
rf_aqed_fifo_aqed_ap_enq_waddr
rf_aqed_fifo_aqed_ap_enq_wclk
rf_aqed_fifo_aqed_ap_enq_wclk_rst_n
rf_aqed_fifo_aqed_ap_enq_wdata
rf_aqed_fifo_aqed_ap_enq_we
rf_aqed_fifo_aqed_chp_sch_isol_en
rf_aqed_fifo_aqed_chp_sch_pwr_enable_b_in
rf_aqed_fifo_aqed_chp_sch_pwr_enable_b_out
rf_aqed_fifo_aqed_chp_sch_raddr
rf_aqed_fifo_aqed_chp_sch_rclk
rf_aqed_fifo_aqed_chp_sch_rclk_rst_n
rf_aqed_fifo_aqed_chp_sch_rdata
rf_aqed_fifo_aqed_chp_sch_re
rf_aqed_fifo_aqed_chp_sch_waddr
rf_aqed_fifo_aqed_chp_sch_wclk
rf_aqed_fifo_aqed_chp_sch_wclk_rst_n
rf_aqed_fifo_aqed_chp_sch_wdata
rf_aqed_fifo_aqed_chp_sch_we
rf_aqed_fifo_freelist_return_isol_en
rf_aqed_fifo_freelist_return_pwr_enable_b_in
rf_aqed_fifo_freelist_return_pwr_enable_b_out
rf_aqed_fifo_freelist_return_raddr
rf_aqed_fifo_freelist_return_rclk
rf_aqed_fifo_freelist_return_rclk_rst_n
rf_aqed_fifo_freelist_return_rdata
rf_aqed_fifo_freelist_return_re
rf_aqed_fifo_freelist_return_waddr
rf_aqed_fifo_freelist_return_wclk
rf_aqed_fifo_freelist_return_wclk_rst_n
rf_aqed_fifo_freelist_return_wdata
rf_aqed_fifo_freelist_return_we
rf_aqed_fifo_lsp_aqed_cmp_isol_en
rf_aqed_fifo_lsp_aqed_cmp_pwr_enable_b_in
rf_aqed_fifo_lsp_aqed_cmp_pwr_enable_b_out
rf_aqed_fifo_lsp_aqed_cmp_raddr
rf_aqed_fifo_lsp_aqed_cmp_rclk
rf_aqed_fifo_lsp_aqed_cmp_rclk_rst_n
rf_aqed_fifo_lsp_aqed_cmp_rdata
rf_aqed_fifo_lsp_aqed_cmp_re
rf_aqed_fifo_lsp_aqed_cmp_waddr
rf_aqed_fifo_lsp_aqed_cmp_wclk
rf_aqed_fifo_lsp_aqed_cmp_wclk_rst_n
rf_aqed_fifo_lsp_aqed_cmp_wdata
rf_aqed_fifo_lsp_aqed_cmp_we
rf_aqed_fifo_qed_aqed_enq_fid_isol_en
rf_aqed_fifo_qed_aqed_enq_fid_pwr_enable_b_in
rf_aqed_fifo_qed_aqed_enq_fid_pwr_enable_b_out
rf_aqed_fifo_qed_aqed_enq_fid_raddr
rf_aqed_fifo_qed_aqed_enq_fid_rclk
rf_aqed_fifo_qed_aqed_enq_fid_rclk_rst_n
rf_aqed_fifo_qed_aqed_enq_fid_rdata
rf_aqed_fifo_qed_aqed_enq_fid_re
rf_aqed_fifo_qed_aqed_enq_fid_waddr
rf_aqed_fifo_qed_aqed_enq_fid_wclk
rf_aqed_fifo_qed_aqed_enq_fid_wclk_rst_n
rf_aqed_fifo_qed_aqed_enq_fid_wdata
rf_aqed_fifo_qed_aqed_enq_fid_we
rf_aqed_fifo_qed_aqed_enq_isol_en
rf_aqed_fifo_qed_aqed_enq_pwr_enable_b_in
rf_aqed_fifo_qed_aqed_enq_pwr_enable_b_out
rf_aqed_fifo_qed_aqed_enq_raddr
rf_aqed_fifo_qed_aqed_enq_rclk
rf_aqed_fifo_qed_aqed_enq_rclk_rst_n
rf_aqed_fifo_qed_aqed_enq_rdata
rf_aqed_fifo_qed_aqed_enq_re
rf_aqed_fifo_qed_aqed_enq_waddr
rf_aqed_fifo_qed_aqed_enq_wclk
rf_aqed_fifo_qed_aqed_enq_wclk_rst_n
rf_aqed_fifo_qed_aqed_enq_wdata
rf_aqed_fifo_qed_aqed_enq_we
rf_aqed_ll_cnt_pri0_isol_en
rf_aqed_ll_cnt_pri0_pwr_enable_b_in
rf_aqed_ll_cnt_pri0_pwr_enable_b_out
rf_aqed_ll_cnt_pri0_raddr
rf_aqed_ll_cnt_pri0_rclk
rf_aqed_ll_cnt_pri0_rclk_rst_n
rf_aqed_ll_cnt_pri0_rdata
rf_aqed_ll_cnt_pri0_re
rf_aqed_ll_cnt_pri0_waddr
rf_aqed_ll_cnt_pri0_wclk
rf_aqed_ll_cnt_pri0_wclk_rst_n
rf_aqed_ll_cnt_pri0_wdata
rf_aqed_ll_cnt_pri0_we
rf_aqed_ll_cnt_pri1_isol_en
rf_aqed_ll_cnt_pri1_pwr_enable_b_in
rf_aqed_ll_cnt_pri1_pwr_enable_b_out
rf_aqed_ll_cnt_pri1_raddr
rf_aqed_ll_cnt_pri1_rclk
rf_aqed_ll_cnt_pri1_rclk_rst_n
rf_aqed_ll_cnt_pri1_rdata
rf_aqed_ll_cnt_pri1_re
rf_aqed_ll_cnt_pri1_waddr
rf_aqed_ll_cnt_pri1_wclk
rf_aqed_ll_cnt_pri1_wclk_rst_n
rf_aqed_ll_cnt_pri1_wdata
rf_aqed_ll_cnt_pri1_we
rf_aqed_ll_cnt_pri2_isol_en
rf_aqed_ll_cnt_pri2_pwr_enable_b_in
rf_aqed_ll_cnt_pri2_pwr_enable_b_out
rf_aqed_ll_cnt_pri2_raddr
rf_aqed_ll_cnt_pri2_rclk
rf_aqed_ll_cnt_pri2_rclk_rst_n
rf_aqed_ll_cnt_pri2_rdata
rf_aqed_ll_cnt_pri2_re
rf_aqed_ll_cnt_pri2_waddr
rf_aqed_ll_cnt_pri2_wclk
rf_aqed_ll_cnt_pri2_wclk_rst_n
rf_aqed_ll_cnt_pri2_wdata
rf_aqed_ll_cnt_pri2_we
rf_aqed_ll_cnt_pri3_isol_en
rf_aqed_ll_cnt_pri3_pwr_enable_b_in
rf_aqed_ll_cnt_pri3_pwr_enable_b_out
rf_aqed_ll_cnt_pri3_raddr
rf_aqed_ll_cnt_pri3_rclk
rf_aqed_ll_cnt_pri3_rclk_rst_n
rf_aqed_ll_cnt_pri3_rdata
rf_aqed_ll_cnt_pri3_re
rf_aqed_ll_cnt_pri3_waddr
rf_aqed_ll_cnt_pri3_wclk
rf_aqed_ll_cnt_pri3_wclk_rst_n
rf_aqed_ll_cnt_pri3_wdata
rf_aqed_ll_cnt_pri3_we
rf_aqed_ll_qe_hp_pri0_isol_en
rf_aqed_ll_qe_hp_pri0_pwr_enable_b_in
rf_aqed_ll_qe_hp_pri0_pwr_enable_b_out
rf_aqed_ll_qe_hp_pri0_raddr
rf_aqed_ll_qe_hp_pri0_rclk
rf_aqed_ll_qe_hp_pri0_rclk_rst_n
rf_aqed_ll_qe_hp_pri0_rdata
rf_aqed_ll_qe_hp_pri0_re
rf_aqed_ll_qe_hp_pri0_waddr
rf_aqed_ll_qe_hp_pri0_wclk
rf_aqed_ll_qe_hp_pri0_wclk_rst_n
rf_aqed_ll_qe_hp_pri0_wdata
rf_aqed_ll_qe_hp_pri0_we
rf_aqed_ll_qe_hp_pri1_isol_en
rf_aqed_ll_qe_hp_pri1_pwr_enable_b_in
rf_aqed_ll_qe_hp_pri1_pwr_enable_b_out
rf_aqed_ll_qe_hp_pri1_raddr
rf_aqed_ll_qe_hp_pri1_rclk
rf_aqed_ll_qe_hp_pri1_rclk_rst_n
rf_aqed_ll_qe_hp_pri1_rdata
rf_aqed_ll_qe_hp_pri1_re
rf_aqed_ll_qe_hp_pri1_waddr
rf_aqed_ll_qe_hp_pri1_wclk
rf_aqed_ll_qe_hp_pri1_wclk_rst_n
rf_aqed_ll_qe_hp_pri1_wdata
rf_aqed_ll_qe_hp_pri1_we
rf_aqed_ll_qe_hp_pri2_isol_en
rf_aqed_ll_qe_hp_pri2_pwr_enable_b_in
rf_aqed_ll_qe_hp_pri2_pwr_enable_b_out
rf_aqed_ll_qe_hp_pri2_raddr
rf_aqed_ll_qe_hp_pri2_rclk
rf_aqed_ll_qe_hp_pri2_rclk_rst_n
rf_aqed_ll_qe_hp_pri2_rdata
rf_aqed_ll_qe_hp_pri2_re
rf_aqed_ll_qe_hp_pri2_waddr
rf_aqed_ll_qe_hp_pri2_wclk
rf_aqed_ll_qe_hp_pri2_wclk_rst_n
rf_aqed_ll_qe_hp_pri2_wdata
rf_aqed_ll_qe_hp_pri2_we
rf_aqed_ll_qe_hp_pri3_isol_en
rf_aqed_ll_qe_hp_pri3_pwr_enable_b_in
rf_aqed_ll_qe_hp_pri3_pwr_enable_b_out
rf_aqed_ll_qe_hp_pri3_raddr
rf_aqed_ll_qe_hp_pri3_rclk
rf_aqed_ll_qe_hp_pri3_rclk_rst_n
rf_aqed_ll_qe_hp_pri3_rdata
rf_aqed_ll_qe_hp_pri3_re
rf_aqed_ll_qe_hp_pri3_waddr
rf_aqed_ll_qe_hp_pri3_wclk
rf_aqed_ll_qe_hp_pri3_wclk_rst_n
rf_aqed_ll_qe_hp_pri3_wdata
rf_aqed_ll_qe_hp_pri3_we
rf_aqed_ll_qe_tp_pri0_isol_en
rf_aqed_ll_qe_tp_pri0_pwr_enable_b_in
rf_aqed_ll_qe_tp_pri0_pwr_enable_b_out
rf_aqed_ll_qe_tp_pri0_raddr
rf_aqed_ll_qe_tp_pri0_rclk
rf_aqed_ll_qe_tp_pri0_rclk_rst_n
rf_aqed_ll_qe_tp_pri0_rdata
rf_aqed_ll_qe_tp_pri0_re
rf_aqed_ll_qe_tp_pri0_waddr
rf_aqed_ll_qe_tp_pri0_wclk
rf_aqed_ll_qe_tp_pri0_wclk_rst_n
rf_aqed_ll_qe_tp_pri0_wdata
rf_aqed_ll_qe_tp_pri0_we
rf_aqed_ll_qe_tp_pri1_isol_en
rf_aqed_ll_qe_tp_pri1_pwr_enable_b_in
rf_aqed_ll_qe_tp_pri1_pwr_enable_b_out
rf_aqed_ll_qe_tp_pri1_raddr
rf_aqed_ll_qe_tp_pri1_rclk
rf_aqed_ll_qe_tp_pri1_rclk_rst_n
rf_aqed_ll_qe_tp_pri1_rdata
rf_aqed_ll_qe_tp_pri1_re
rf_aqed_ll_qe_tp_pri1_waddr
rf_aqed_ll_qe_tp_pri1_wclk
rf_aqed_ll_qe_tp_pri1_wclk_rst_n
rf_aqed_ll_qe_tp_pri1_wdata
rf_aqed_ll_qe_tp_pri1_we
rf_aqed_ll_qe_tp_pri2_isol_en
rf_aqed_ll_qe_tp_pri2_pwr_enable_b_in
rf_aqed_ll_qe_tp_pri2_pwr_enable_b_out
rf_aqed_ll_qe_tp_pri2_raddr
rf_aqed_ll_qe_tp_pri2_rclk
rf_aqed_ll_qe_tp_pri2_rclk_rst_n
rf_aqed_ll_qe_tp_pri2_rdata
rf_aqed_ll_qe_tp_pri2_re
rf_aqed_ll_qe_tp_pri2_waddr
rf_aqed_ll_qe_tp_pri2_wclk
rf_aqed_ll_qe_tp_pri2_wclk_rst_n
rf_aqed_ll_qe_tp_pri2_wdata
rf_aqed_ll_qe_tp_pri2_we
rf_aqed_ll_qe_tp_pri3_isol_en
rf_aqed_ll_qe_tp_pri3_pwr_enable_b_in
rf_aqed_ll_qe_tp_pri3_pwr_enable_b_out
rf_aqed_ll_qe_tp_pri3_raddr
rf_aqed_ll_qe_tp_pri3_rclk
rf_aqed_ll_qe_tp_pri3_rclk_rst_n
rf_aqed_ll_qe_tp_pri3_rdata
rf_aqed_ll_qe_tp_pri3_re
rf_aqed_ll_qe_tp_pri3_waddr
rf_aqed_ll_qe_tp_pri3_wclk
rf_aqed_ll_qe_tp_pri3_wclk_rst_n
rf_aqed_ll_qe_tp_pri3_wdata
rf_aqed_ll_qe_tp_pri3_we
rf_aqed_lsp_deq_fifo_mem_isol_en
rf_aqed_lsp_deq_fifo_mem_pwr_enable_b_in
rf_aqed_lsp_deq_fifo_mem_pwr_enable_b_out
rf_aqed_lsp_deq_fifo_mem_raddr
rf_aqed_lsp_deq_fifo_mem_rclk
rf_aqed_lsp_deq_fifo_mem_rclk_rst_n
rf_aqed_lsp_deq_fifo_mem_rdata
rf_aqed_lsp_deq_fifo_mem_re
rf_aqed_lsp_deq_fifo_mem_waddr
rf_aqed_lsp_deq_fifo_mem_wclk
rf_aqed_lsp_deq_fifo_mem_wclk_rst_n
rf_aqed_lsp_deq_fifo_mem_wdata
rf_aqed_lsp_deq_fifo_mem_we
rf_aqed_qid2cqidix_isol_en
rf_aqed_qid2cqidix_pwr_enable_b_in
rf_aqed_qid2cqidix_pwr_enable_b_out
rf_aqed_qid2cqidix_raddr
rf_aqed_qid2cqidix_rclk
rf_aqed_qid2cqidix_rclk_rst_n
rf_aqed_qid2cqidix_rdata
rf_aqed_qid2cqidix_re
rf_aqed_qid2cqidix_waddr
rf_aqed_qid2cqidix_wclk
rf_aqed_qid2cqidix_wclk_rst_n
rf_aqed_qid2cqidix_wdata
rf_aqed_qid2cqidix_we
rf_aqed_qid_cnt_isol_en
rf_aqed_qid_cnt_pwr_enable_b_in
rf_aqed_qid_cnt_pwr_enable_b_out
rf_aqed_qid_cnt_raddr
rf_aqed_qid_cnt_rclk
rf_aqed_qid_cnt_rclk_rst_n
rf_aqed_qid_cnt_rdata
rf_aqed_qid_cnt_re
rf_aqed_qid_cnt_waddr
rf_aqed_qid_cnt_wclk
rf_aqed_qid_cnt_wclk_rst_n
rf_aqed_qid_cnt_wdata
rf_aqed_qid_cnt_we
rf_aqed_qid_fid_limit_isol_en
rf_aqed_qid_fid_limit_pwr_enable_b_in
rf_aqed_qid_fid_limit_pwr_enable_b_out
rf_aqed_qid_fid_limit_raddr
rf_aqed_qid_fid_limit_rclk
rf_aqed_qid_fid_limit_rclk_rst_n
rf_aqed_qid_fid_limit_rdata
rf_aqed_qid_fid_limit_re
rf_aqed_qid_fid_limit_waddr
rf_aqed_qid_fid_limit_wclk
rf_aqed_qid_fid_limit_wclk_rst_n
rf_aqed_qid_fid_limit_wdata
rf_aqed_qid_fid_limit_we
rf_atm_cmp_fifo_mem_isol_en
rf_atm_cmp_fifo_mem_pwr_enable_b_in
rf_atm_cmp_fifo_mem_pwr_enable_b_out
rf_atm_cmp_fifo_mem_raddr
rf_atm_cmp_fifo_mem_rclk
rf_atm_cmp_fifo_mem_rclk_rst_n
rf_atm_cmp_fifo_mem_rdata
rf_atm_cmp_fifo_mem_re
rf_atm_cmp_fifo_mem_waddr
rf_atm_cmp_fifo_mem_wclk
rf_atm_cmp_fifo_mem_wclk_rst_n
rf_atm_cmp_fifo_mem_wdata
rf_atm_cmp_fifo_mem_we
rf_atm_fifo_ap_aqed_isol_en
rf_atm_fifo_ap_aqed_pwr_enable_b_in
rf_atm_fifo_ap_aqed_pwr_enable_b_out
rf_atm_fifo_ap_aqed_raddr
rf_atm_fifo_ap_aqed_rclk
rf_atm_fifo_ap_aqed_rclk_rst_n
rf_atm_fifo_ap_aqed_rdata
rf_atm_fifo_ap_aqed_re
rf_atm_fifo_ap_aqed_waddr
rf_atm_fifo_ap_aqed_wclk
rf_atm_fifo_ap_aqed_wclk_rst_n
rf_atm_fifo_ap_aqed_wdata
rf_atm_fifo_ap_aqed_we
rf_atm_fifo_aqed_ap_enq_isol_en
rf_atm_fifo_aqed_ap_enq_pwr_enable_b_in
rf_atm_fifo_aqed_ap_enq_pwr_enable_b_out
rf_atm_fifo_aqed_ap_enq_raddr
rf_atm_fifo_aqed_ap_enq_rclk
rf_atm_fifo_aqed_ap_enq_rclk_rst_n
rf_atm_fifo_aqed_ap_enq_rdata
rf_atm_fifo_aqed_ap_enq_re
rf_atm_fifo_aqed_ap_enq_waddr
rf_atm_fifo_aqed_ap_enq_wclk
rf_atm_fifo_aqed_ap_enq_wclk_rst_n
rf_atm_fifo_aqed_ap_enq_wdata
rf_atm_fifo_aqed_ap_enq_we
rf_cfg_atm_qid_dpth_thrsh_mem_isol_en
rf_cfg_atm_qid_dpth_thrsh_mem_pwr_enable_b_in
rf_cfg_atm_qid_dpth_thrsh_mem_pwr_enable_b_out
rf_cfg_atm_qid_dpth_thrsh_mem_raddr
rf_cfg_atm_qid_dpth_thrsh_mem_rclk
rf_cfg_atm_qid_dpth_thrsh_mem_rclk_rst_n
rf_cfg_atm_qid_dpth_thrsh_mem_rdata
rf_cfg_atm_qid_dpth_thrsh_mem_re
rf_cfg_atm_qid_dpth_thrsh_mem_waddr
rf_cfg_atm_qid_dpth_thrsh_mem_wclk
rf_cfg_atm_qid_dpth_thrsh_mem_wclk_rst_n
rf_cfg_atm_qid_dpth_thrsh_mem_wdata
rf_cfg_atm_qid_dpth_thrsh_mem_we
rf_cfg_cq2priov_mem_isol_en
rf_cfg_cq2priov_mem_pwr_enable_b_in
rf_cfg_cq2priov_mem_pwr_enable_b_out
rf_cfg_cq2priov_mem_raddr
rf_cfg_cq2priov_mem_rclk
rf_cfg_cq2priov_mem_rclk_rst_n
rf_cfg_cq2priov_mem_rdata
rf_cfg_cq2priov_mem_re
rf_cfg_cq2priov_mem_waddr
rf_cfg_cq2priov_mem_wclk
rf_cfg_cq2priov_mem_wclk_rst_n
rf_cfg_cq2priov_mem_wdata
rf_cfg_cq2priov_mem_we
rf_cfg_cq2priov_odd_mem_isol_en
rf_cfg_cq2priov_odd_mem_pwr_enable_b_in
rf_cfg_cq2priov_odd_mem_pwr_enable_b_out
rf_cfg_cq2priov_odd_mem_raddr
rf_cfg_cq2priov_odd_mem_rclk
rf_cfg_cq2priov_odd_mem_rclk_rst_n
rf_cfg_cq2priov_odd_mem_rdata
rf_cfg_cq2priov_odd_mem_re
rf_cfg_cq2priov_odd_mem_waddr
rf_cfg_cq2priov_odd_mem_wclk
rf_cfg_cq2priov_odd_mem_wclk_rst_n
rf_cfg_cq2priov_odd_mem_wdata
rf_cfg_cq2priov_odd_mem_we
rf_cfg_cq2qid_0_mem_isol_en
rf_cfg_cq2qid_0_mem_pwr_enable_b_in
rf_cfg_cq2qid_0_mem_pwr_enable_b_out
rf_cfg_cq2qid_0_mem_raddr
rf_cfg_cq2qid_0_mem_rclk
rf_cfg_cq2qid_0_mem_rclk_rst_n
rf_cfg_cq2qid_0_mem_rdata
rf_cfg_cq2qid_0_mem_re
rf_cfg_cq2qid_0_mem_waddr
rf_cfg_cq2qid_0_mem_wclk
rf_cfg_cq2qid_0_mem_wclk_rst_n
rf_cfg_cq2qid_0_mem_wdata
rf_cfg_cq2qid_0_mem_we
rf_cfg_cq2qid_0_odd_mem_isol_en
rf_cfg_cq2qid_0_odd_mem_pwr_enable_b_in
rf_cfg_cq2qid_0_odd_mem_pwr_enable_b_out
rf_cfg_cq2qid_0_odd_mem_raddr
rf_cfg_cq2qid_0_odd_mem_rclk
rf_cfg_cq2qid_0_odd_mem_rclk_rst_n
rf_cfg_cq2qid_0_odd_mem_rdata
rf_cfg_cq2qid_0_odd_mem_re
rf_cfg_cq2qid_0_odd_mem_waddr
rf_cfg_cq2qid_0_odd_mem_wclk
rf_cfg_cq2qid_0_odd_mem_wclk_rst_n
rf_cfg_cq2qid_0_odd_mem_wdata
rf_cfg_cq2qid_0_odd_mem_we
rf_cfg_cq2qid_1_mem_isol_en
rf_cfg_cq2qid_1_mem_pwr_enable_b_in
rf_cfg_cq2qid_1_mem_pwr_enable_b_out
rf_cfg_cq2qid_1_mem_raddr
rf_cfg_cq2qid_1_mem_rclk
rf_cfg_cq2qid_1_mem_rclk_rst_n
rf_cfg_cq2qid_1_mem_rdata
rf_cfg_cq2qid_1_mem_re
rf_cfg_cq2qid_1_mem_waddr
rf_cfg_cq2qid_1_mem_wclk
rf_cfg_cq2qid_1_mem_wclk_rst_n
rf_cfg_cq2qid_1_mem_wdata
rf_cfg_cq2qid_1_mem_we
rf_cfg_cq2qid_1_odd_mem_isol_en
rf_cfg_cq2qid_1_odd_mem_pwr_enable_b_in
rf_cfg_cq2qid_1_odd_mem_pwr_enable_b_out
rf_cfg_cq2qid_1_odd_mem_raddr
rf_cfg_cq2qid_1_odd_mem_rclk
rf_cfg_cq2qid_1_odd_mem_rclk_rst_n
rf_cfg_cq2qid_1_odd_mem_rdata
rf_cfg_cq2qid_1_odd_mem_re
rf_cfg_cq2qid_1_odd_mem_waddr
rf_cfg_cq2qid_1_odd_mem_wclk
rf_cfg_cq2qid_1_odd_mem_wclk_rst_n
rf_cfg_cq2qid_1_odd_mem_wdata
rf_cfg_cq2qid_1_odd_mem_we
rf_cfg_cq_ldb_inflight_limit_mem_isol_en
rf_cfg_cq_ldb_inflight_limit_mem_pwr_enable_b_in
rf_cfg_cq_ldb_inflight_limit_mem_pwr_enable_b_out
rf_cfg_cq_ldb_inflight_limit_mem_raddr
rf_cfg_cq_ldb_inflight_limit_mem_rclk
rf_cfg_cq_ldb_inflight_limit_mem_rclk_rst_n
rf_cfg_cq_ldb_inflight_limit_mem_rdata
rf_cfg_cq_ldb_inflight_limit_mem_re
rf_cfg_cq_ldb_inflight_limit_mem_waddr
rf_cfg_cq_ldb_inflight_limit_mem_wclk
rf_cfg_cq_ldb_inflight_limit_mem_wclk_rst_n
rf_cfg_cq_ldb_inflight_limit_mem_wdata
rf_cfg_cq_ldb_inflight_limit_mem_we
rf_cfg_cq_ldb_inflight_threshold_mem_isol_en
rf_cfg_cq_ldb_inflight_threshold_mem_pwr_enable_b_in
rf_cfg_cq_ldb_inflight_threshold_mem_pwr_enable_b_out
rf_cfg_cq_ldb_inflight_threshold_mem_raddr
rf_cfg_cq_ldb_inflight_threshold_mem_rclk
rf_cfg_cq_ldb_inflight_threshold_mem_rclk_rst_n
rf_cfg_cq_ldb_inflight_threshold_mem_rdata
rf_cfg_cq_ldb_inflight_threshold_mem_re
rf_cfg_cq_ldb_inflight_threshold_mem_waddr
rf_cfg_cq_ldb_inflight_threshold_mem_wclk
rf_cfg_cq_ldb_inflight_threshold_mem_wclk_rst_n
rf_cfg_cq_ldb_inflight_threshold_mem_wdata
rf_cfg_cq_ldb_inflight_threshold_mem_we
rf_cfg_cq_ldb_token_depth_select_mem_isol_en
rf_cfg_cq_ldb_token_depth_select_mem_pwr_enable_b_in
rf_cfg_cq_ldb_token_depth_select_mem_pwr_enable_b_out
rf_cfg_cq_ldb_token_depth_select_mem_raddr
rf_cfg_cq_ldb_token_depth_select_mem_rclk
rf_cfg_cq_ldb_token_depth_select_mem_rclk_rst_n
rf_cfg_cq_ldb_token_depth_select_mem_rdata
rf_cfg_cq_ldb_token_depth_select_mem_re
rf_cfg_cq_ldb_token_depth_select_mem_waddr
rf_cfg_cq_ldb_token_depth_select_mem_wclk
rf_cfg_cq_ldb_token_depth_select_mem_wclk_rst_n
rf_cfg_cq_ldb_token_depth_select_mem_wdata
rf_cfg_cq_ldb_token_depth_select_mem_we
rf_cfg_cq_ldb_wu_limit_mem_isol_en
rf_cfg_cq_ldb_wu_limit_mem_pwr_enable_b_in
rf_cfg_cq_ldb_wu_limit_mem_pwr_enable_b_out
rf_cfg_cq_ldb_wu_limit_mem_raddr
rf_cfg_cq_ldb_wu_limit_mem_rclk
rf_cfg_cq_ldb_wu_limit_mem_rclk_rst_n
rf_cfg_cq_ldb_wu_limit_mem_rdata
rf_cfg_cq_ldb_wu_limit_mem_re
rf_cfg_cq_ldb_wu_limit_mem_waddr
rf_cfg_cq_ldb_wu_limit_mem_wclk
rf_cfg_cq_ldb_wu_limit_mem_wclk_rst_n
rf_cfg_cq_ldb_wu_limit_mem_wdata
rf_cfg_cq_ldb_wu_limit_mem_we
rf_cfg_dir_qid_dpth_thrsh_mem_isol_en
rf_cfg_dir_qid_dpth_thrsh_mem_pwr_enable_b_in
rf_cfg_dir_qid_dpth_thrsh_mem_pwr_enable_b_out
rf_cfg_dir_qid_dpth_thrsh_mem_raddr
rf_cfg_dir_qid_dpth_thrsh_mem_rclk
rf_cfg_dir_qid_dpth_thrsh_mem_rclk_rst_n
rf_cfg_dir_qid_dpth_thrsh_mem_rdata
rf_cfg_dir_qid_dpth_thrsh_mem_re
rf_cfg_dir_qid_dpth_thrsh_mem_waddr
rf_cfg_dir_qid_dpth_thrsh_mem_wclk
rf_cfg_dir_qid_dpth_thrsh_mem_wclk_rst_n
rf_cfg_dir_qid_dpth_thrsh_mem_wdata
rf_cfg_dir_qid_dpth_thrsh_mem_we
rf_cfg_nalb_qid_dpth_thrsh_mem_isol_en
rf_cfg_nalb_qid_dpth_thrsh_mem_pwr_enable_b_in
rf_cfg_nalb_qid_dpth_thrsh_mem_pwr_enable_b_out
rf_cfg_nalb_qid_dpth_thrsh_mem_raddr
rf_cfg_nalb_qid_dpth_thrsh_mem_rclk
rf_cfg_nalb_qid_dpth_thrsh_mem_rclk_rst_n
rf_cfg_nalb_qid_dpth_thrsh_mem_rdata
rf_cfg_nalb_qid_dpth_thrsh_mem_re
rf_cfg_nalb_qid_dpth_thrsh_mem_waddr
rf_cfg_nalb_qid_dpth_thrsh_mem_wclk
rf_cfg_nalb_qid_dpth_thrsh_mem_wclk_rst_n
rf_cfg_nalb_qid_dpth_thrsh_mem_wdata
rf_cfg_nalb_qid_dpth_thrsh_mem_we
rf_cfg_qid_aqed_active_limit_mem_isol_en
rf_cfg_qid_aqed_active_limit_mem_pwr_enable_b_in
rf_cfg_qid_aqed_active_limit_mem_pwr_enable_b_out
rf_cfg_qid_aqed_active_limit_mem_raddr
rf_cfg_qid_aqed_active_limit_mem_rclk
rf_cfg_qid_aqed_active_limit_mem_rclk_rst_n
rf_cfg_qid_aqed_active_limit_mem_rdata
rf_cfg_qid_aqed_active_limit_mem_re
rf_cfg_qid_aqed_active_limit_mem_waddr
rf_cfg_qid_aqed_active_limit_mem_wclk
rf_cfg_qid_aqed_active_limit_mem_wclk_rst_n
rf_cfg_qid_aqed_active_limit_mem_wdata
rf_cfg_qid_aqed_active_limit_mem_we
rf_cfg_qid_ldb_inflight_limit_mem_isol_en
rf_cfg_qid_ldb_inflight_limit_mem_pwr_enable_b_in
rf_cfg_qid_ldb_inflight_limit_mem_pwr_enable_b_out
rf_cfg_qid_ldb_inflight_limit_mem_raddr
rf_cfg_qid_ldb_inflight_limit_mem_rclk
rf_cfg_qid_ldb_inflight_limit_mem_rclk_rst_n
rf_cfg_qid_ldb_inflight_limit_mem_rdata
rf_cfg_qid_ldb_inflight_limit_mem_re
rf_cfg_qid_ldb_inflight_limit_mem_waddr
rf_cfg_qid_ldb_inflight_limit_mem_wclk
rf_cfg_qid_ldb_inflight_limit_mem_wclk_rst_n
rf_cfg_qid_ldb_inflight_limit_mem_wdata
rf_cfg_qid_ldb_inflight_limit_mem_we
rf_cfg_qid_ldb_qid2cqidix2_mem_isol_en
rf_cfg_qid_ldb_qid2cqidix2_mem_pwr_enable_b_in
rf_cfg_qid_ldb_qid2cqidix2_mem_pwr_enable_b_out
rf_cfg_qid_ldb_qid2cqidix2_mem_raddr
rf_cfg_qid_ldb_qid2cqidix2_mem_rclk
rf_cfg_qid_ldb_qid2cqidix2_mem_rclk_rst_n
rf_cfg_qid_ldb_qid2cqidix2_mem_rdata
rf_cfg_qid_ldb_qid2cqidix2_mem_re
rf_cfg_qid_ldb_qid2cqidix2_mem_waddr
rf_cfg_qid_ldb_qid2cqidix2_mem_wclk
rf_cfg_qid_ldb_qid2cqidix2_mem_wclk_rst_n
rf_cfg_qid_ldb_qid2cqidix2_mem_wdata
rf_cfg_qid_ldb_qid2cqidix2_mem_we
rf_cfg_qid_ldb_qid2cqidix_mem_isol_en
rf_cfg_qid_ldb_qid2cqidix_mem_pwr_enable_b_in
rf_cfg_qid_ldb_qid2cqidix_mem_pwr_enable_b_out
rf_cfg_qid_ldb_qid2cqidix_mem_raddr
rf_cfg_qid_ldb_qid2cqidix_mem_rclk
rf_cfg_qid_ldb_qid2cqidix_mem_rclk_rst_n
rf_cfg_qid_ldb_qid2cqidix_mem_rdata
rf_cfg_qid_ldb_qid2cqidix_mem_re
rf_cfg_qid_ldb_qid2cqidix_mem_waddr
rf_cfg_qid_ldb_qid2cqidix_mem_wclk
rf_cfg_qid_ldb_qid2cqidix_mem_wclk_rst_n
rf_cfg_qid_ldb_qid2cqidix_mem_wdata
rf_cfg_qid_ldb_qid2cqidix_mem_we
rf_chp_lsp_cmp_rx_sync_fifo_mem_isol_en
rf_chp_lsp_cmp_rx_sync_fifo_mem_pwr_enable_b_in
rf_chp_lsp_cmp_rx_sync_fifo_mem_pwr_enable_b_out
rf_chp_lsp_cmp_rx_sync_fifo_mem_raddr
rf_chp_lsp_cmp_rx_sync_fifo_mem_rclk
rf_chp_lsp_cmp_rx_sync_fifo_mem_rclk_rst_n
rf_chp_lsp_cmp_rx_sync_fifo_mem_rdata
rf_chp_lsp_cmp_rx_sync_fifo_mem_re
rf_chp_lsp_cmp_rx_sync_fifo_mem_waddr
rf_chp_lsp_cmp_rx_sync_fifo_mem_wclk
rf_chp_lsp_cmp_rx_sync_fifo_mem_wclk_rst_n
rf_chp_lsp_cmp_rx_sync_fifo_mem_wdata
rf_chp_lsp_cmp_rx_sync_fifo_mem_we
rf_chp_lsp_token_rx_sync_fifo_mem_isol_en
rf_chp_lsp_token_rx_sync_fifo_mem_pwr_enable_b_in
rf_chp_lsp_token_rx_sync_fifo_mem_pwr_enable_b_out
rf_chp_lsp_token_rx_sync_fifo_mem_raddr
rf_chp_lsp_token_rx_sync_fifo_mem_rclk
rf_chp_lsp_token_rx_sync_fifo_mem_rclk_rst_n
rf_chp_lsp_token_rx_sync_fifo_mem_rdata
rf_chp_lsp_token_rx_sync_fifo_mem_re
rf_chp_lsp_token_rx_sync_fifo_mem_waddr
rf_chp_lsp_token_rx_sync_fifo_mem_wclk
rf_chp_lsp_token_rx_sync_fifo_mem_wclk_rst_n
rf_chp_lsp_token_rx_sync_fifo_mem_wdata
rf_chp_lsp_token_rx_sync_fifo_mem_we
rf_cq_atm_pri_arbindex_mem_isol_en
rf_cq_atm_pri_arbindex_mem_pwr_enable_b_in
rf_cq_atm_pri_arbindex_mem_pwr_enable_b_out
rf_cq_atm_pri_arbindex_mem_raddr
rf_cq_atm_pri_arbindex_mem_rclk
rf_cq_atm_pri_arbindex_mem_rclk_rst_n
rf_cq_atm_pri_arbindex_mem_rdata
rf_cq_atm_pri_arbindex_mem_re
rf_cq_atm_pri_arbindex_mem_waddr
rf_cq_atm_pri_arbindex_mem_wclk
rf_cq_atm_pri_arbindex_mem_wclk_rst_n
rf_cq_atm_pri_arbindex_mem_wdata
rf_cq_atm_pri_arbindex_mem_we
rf_cq_dir_tot_sch_cnt_mem_isol_en
rf_cq_dir_tot_sch_cnt_mem_pwr_enable_b_in
rf_cq_dir_tot_sch_cnt_mem_pwr_enable_b_out
rf_cq_dir_tot_sch_cnt_mem_raddr
rf_cq_dir_tot_sch_cnt_mem_rclk
rf_cq_dir_tot_sch_cnt_mem_rclk_rst_n
rf_cq_dir_tot_sch_cnt_mem_rdata
rf_cq_dir_tot_sch_cnt_mem_re
rf_cq_dir_tot_sch_cnt_mem_waddr
rf_cq_dir_tot_sch_cnt_mem_wclk
rf_cq_dir_tot_sch_cnt_mem_wclk_rst_n
rf_cq_dir_tot_sch_cnt_mem_wdata
rf_cq_dir_tot_sch_cnt_mem_we
rf_cq_ldb_inflight_count_mem_isol_en
rf_cq_ldb_inflight_count_mem_pwr_enable_b_in
rf_cq_ldb_inflight_count_mem_pwr_enable_b_out
rf_cq_ldb_inflight_count_mem_raddr
rf_cq_ldb_inflight_count_mem_rclk
rf_cq_ldb_inflight_count_mem_rclk_rst_n
rf_cq_ldb_inflight_count_mem_rdata
rf_cq_ldb_inflight_count_mem_re
rf_cq_ldb_inflight_count_mem_waddr
rf_cq_ldb_inflight_count_mem_wclk
rf_cq_ldb_inflight_count_mem_wclk_rst_n
rf_cq_ldb_inflight_count_mem_wdata
rf_cq_ldb_inflight_count_mem_we
rf_cq_ldb_token_count_mem_isol_en
rf_cq_ldb_token_count_mem_pwr_enable_b_in
rf_cq_ldb_token_count_mem_pwr_enable_b_out
rf_cq_ldb_token_count_mem_raddr
rf_cq_ldb_token_count_mem_rclk
rf_cq_ldb_token_count_mem_rclk_rst_n
rf_cq_ldb_token_count_mem_rdata
rf_cq_ldb_token_count_mem_re
rf_cq_ldb_token_count_mem_waddr
rf_cq_ldb_token_count_mem_wclk
rf_cq_ldb_token_count_mem_wclk_rst_n
rf_cq_ldb_token_count_mem_wdata
rf_cq_ldb_token_count_mem_we
rf_cq_ldb_tot_sch_cnt_mem_isol_en
rf_cq_ldb_tot_sch_cnt_mem_pwr_enable_b_in
rf_cq_ldb_tot_sch_cnt_mem_pwr_enable_b_out
rf_cq_ldb_tot_sch_cnt_mem_raddr
rf_cq_ldb_tot_sch_cnt_mem_rclk
rf_cq_ldb_tot_sch_cnt_mem_rclk_rst_n
rf_cq_ldb_tot_sch_cnt_mem_rdata
rf_cq_ldb_tot_sch_cnt_mem_re
rf_cq_ldb_tot_sch_cnt_mem_waddr
rf_cq_ldb_tot_sch_cnt_mem_wclk
rf_cq_ldb_tot_sch_cnt_mem_wclk_rst_n
rf_cq_ldb_tot_sch_cnt_mem_wdata
rf_cq_ldb_tot_sch_cnt_mem_we
rf_cq_ldb_wu_count_mem_isol_en
rf_cq_ldb_wu_count_mem_pwr_enable_b_in
rf_cq_ldb_wu_count_mem_pwr_enable_b_out
rf_cq_ldb_wu_count_mem_raddr
rf_cq_ldb_wu_count_mem_rclk
rf_cq_ldb_wu_count_mem_rclk_rst_n
rf_cq_ldb_wu_count_mem_rdata
rf_cq_ldb_wu_count_mem_re
rf_cq_ldb_wu_count_mem_waddr
rf_cq_ldb_wu_count_mem_wclk
rf_cq_ldb_wu_count_mem_wclk_rst_n
rf_cq_ldb_wu_count_mem_wdata
rf_cq_ldb_wu_count_mem_we
rf_cq_nalb_pri_arbindex_mem_isol_en
rf_cq_nalb_pri_arbindex_mem_pwr_enable_b_in
rf_cq_nalb_pri_arbindex_mem_pwr_enable_b_out
rf_cq_nalb_pri_arbindex_mem_raddr
rf_cq_nalb_pri_arbindex_mem_rclk
rf_cq_nalb_pri_arbindex_mem_rclk_rst_n
rf_cq_nalb_pri_arbindex_mem_rdata
rf_cq_nalb_pri_arbindex_mem_re
rf_cq_nalb_pri_arbindex_mem_waddr
rf_cq_nalb_pri_arbindex_mem_wclk
rf_cq_nalb_pri_arbindex_mem_wclk_rst_n
rf_cq_nalb_pri_arbindex_mem_wdata
rf_cq_nalb_pri_arbindex_mem_we
rf_dir_enq_cnt_mem_isol_en
rf_dir_enq_cnt_mem_pwr_enable_b_in
rf_dir_enq_cnt_mem_pwr_enable_b_out
rf_dir_enq_cnt_mem_raddr
rf_dir_enq_cnt_mem_rclk
rf_dir_enq_cnt_mem_rclk_rst_n
rf_dir_enq_cnt_mem_rdata
rf_dir_enq_cnt_mem_re
rf_dir_enq_cnt_mem_waddr
rf_dir_enq_cnt_mem_wclk
rf_dir_enq_cnt_mem_wclk_rst_n
rf_dir_enq_cnt_mem_wdata
rf_dir_enq_cnt_mem_we
rf_dir_tok_cnt_mem_isol_en
rf_dir_tok_cnt_mem_pwr_enable_b_in
rf_dir_tok_cnt_mem_pwr_enable_b_out
rf_dir_tok_cnt_mem_raddr
rf_dir_tok_cnt_mem_rclk
rf_dir_tok_cnt_mem_rclk_rst_n
rf_dir_tok_cnt_mem_rdata
rf_dir_tok_cnt_mem_re
rf_dir_tok_cnt_mem_waddr
rf_dir_tok_cnt_mem_wclk
rf_dir_tok_cnt_mem_wclk_rst_n
rf_dir_tok_cnt_mem_wdata
rf_dir_tok_cnt_mem_we
rf_dir_tok_lim_mem_isol_en
rf_dir_tok_lim_mem_pwr_enable_b_in
rf_dir_tok_lim_mem_pwr_enable_b_out
rf_dir_tok_lim_mem_raddr
rf_dir_tok_lim_mem_rclk
rf_dir_tok_lim_mem_rclk_rst_n
rf_dir_tok_lim_mem_rdata
rf_dir_tok_lim_mem_re
rf_dir_tok_lim_mem_waddr
rf_dir_tok_lim_mem_wclk
rf_dir_tok_lim_mem_wclk_rst_n
rf_dir_tok_lim_mem_wdata
rf_dir_tok_lim_mem_we
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_isol_en
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_pwr_enable_b_in
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_pwr_enable_b_out
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_raddr
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_rclk
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_rclk_rst_n
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_rdata
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_re
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_waddr
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_wclk
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_wclk_rst_n
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_wdata
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_we
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_isol_en
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_pwr_enable_b_in
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_pwr_enable_b_out
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_raddr
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_rclk
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_rclk_rst_n
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_rdata
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_re
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_waddr
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_wclk
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_wclk_rst_n
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_wdata
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_we
rf_enq_nalb_fifo_mem_isol_en
rf_enq_nalb_fifo_mem_pwr_enable_b_in
rf_enq_nalb_fifo_mem_pwr_enable_b_out
rf_enq_nalb_fifo_mem_raddr
rf_enq_nalb_fifo_mem_rclk
rf_enq_nalb_fifo_mem_rclk_rst_n
rf_enq_nalb_fifo_mem_rdata
rf_enq_nalb_fifo_mem_re
rf_enq_nalb_fifo_mem_waddr
rf_enq_nalb_fifo_mem_wclk
rf_enq_nalb_fifo_mem_wclk_rst_n
rf_enq_nalb_fifo_mem_wdata
rf_enq_nalb_fifo_mem_we
rf_fid2cqqidix_isol_en
rf_fid2cqqidix_pwr_enable_b_in
rf_fid2cqqidix_pwr_enable_b_out
rf_fid2cqqidix_raddr
rf_fid2cqqidix_rclk
rf_fid2cqqidix_rclk_rst_n
rf_fid2cqqidix_rdata
rf_fid2cqqidix_re
rf_fid2cqqidix_waddr
rf_fid2cqqidix_wclk
rf_fid2cqqidix_wclk_rst_n
rf_fid2cqqidix_wdata
rf_fid2cqqidix_we
rf_ldb_token_rtn_fifo_mem_isol_en
rf_ldb_token_rtn_fifo_mem_pwr_enable_b_in
rf_ldb_token_rtn_fifo_mem_pwr_enable_b_out
rf_ldb_token_rtn_fifo_mem_raddr
rf_ldb_token_rtn_fifo_mem_rclk
rf_ldb_token_rtn_fifo_mem_rclk_rst_n
rf_ldb_token_rtn_fifo_mem_rdata
rf_ldb_token_rtn_fifo_mem_re
rf_ldb_token_rtn_fifo_mem_waddr
rf_ldb_token_rtn_fifo_mem_wclk
rf_ldb_token_rtn_fifo_mem_wclk_rst_n
rf_ldb_token_rtn_fifo_mem_wdata
rf_ldb_token_rtn_fifo_mem_we
rf_ll_enq_cnt_r_bin0_dup0_isol_en
rf_ll_enq_cnt_r_bin0_dup0_pwr_enable_b_in
rf_ll_enq_cnt_r_bin0_dup0_pwr_enable_b_out
rf_ll_enq_cnt_r_bin0_dup0_raddr
rf_ll_enq_cnt_r_bin0_dup0_rclk
rf_ll_enq_cnt_r_bin0_dup0_rclk_rst_n
rf_ll_enq_cnt_r_bin0_dup0_rdata
rf_ll_enq_cnt_r_bin0_dup0_re
rf_ll_enq_cnt_r_bin0_dup0_waddr
rf_ll_enq_cnt_r_bin0_dup0_wclk
rf_ll_enq_cnt_r_bin0_dup0_wclk_rst_n
rf_ll_enq_cnt_r_bin0_dup0_wdata
rf_ll_enq_cnt_r_bin0_dup0_we
rf_ll_enq_cnt_r_bin0_dup1_isol_en
rf_ll_enq_cnt_r_bin0_dup1_pwr_enable_b_in
rf_ll_enq_cnt_r_bin0_dup1_pwr_enable_b_out
rf_ll_enq_cnt_r_bin0_dup1_raddr
rf_ll_enq_cnt_r_bin0_dup1_rclk
rf_ll_enq_cnt_r_bin0_dup1_rclk_rst_n
rf_ll_enq_cnt_r_bin0_dup1_rdata
rf_ll_enq_cnt_r_bin0_dup1_re
rf_ll_enq_cnt_r_bin0_dup1_waddr
rf_ll_enq_cnt_r_bin0_dup1_wclk
rf_ll_enq_cnt_r_bin0_dup1_wclk_rst_n
rf_ll_enq_cnt_r_bin0_dup1_wdata
rf_ll_enq_cnt_r_bin0_dup1_we
rf_ll_enq_cnt_r_bin0_dup2_isol_en
rf_ll_enq_cnt_r_bin0_dup2_pwr_enable_b_in
rf_ll_enq_cnt_r_bin0_dup2_pwr_enable_b_out
rf_ll_enq_cnt_r_bin0_dup2_raddr
rf_ll_enq_cnt_r_bin0_dup2_rclk
rf_ll_enq_cnt_r_bin0_dup2_rclk_rst_n
rf_ll_enq_cnt_r_bin0_dup2_rdata
rf_ll_enq_cnt_r_bin0_dup2_re
rf_ll_enq_cnt_r_bin0_dup2_waddr
rf_ll_enq_cnt_r_bin0_dup2_wclk
rf_ll_enq_cnt_r_bin0_dup2_wclk_rst_n
rf_ll_enq_cnt_r_bin0_dup2_wdata
rf_ll_enq_cnt_r_bin0_dup2_we
rf_ll_enq_cnt_r_bin0_dup3_isol_en
rf_ll_enq_cnt_r_bin0_dup3_pwr_enable_b_in
rf_ll_enq_cnt_r_bin0_dup3_pwr_enable_b_out
rf_ll_enq_cnt_r_bin0_dup3_raddr
rf_ll_enq_cnt_r_bin0_dup3_rclk
rf_ll_enq_cnt_r_bin0_dup3_rclk_rst_n
rf_ll_enq_cnt_r_bin0_dup3_rdata
rf_ll_enq_cnt_r_bin0_dup3_re
rf_ll_enq_cnt_r_bin0_dup3_waddr
rf_ll_enq_cnt_r_bin0_dup3_wclk
rf_ll_enq_cnt_r_bin0_dup3_wclk_rst_n
rf_ll_enq_cnt_r_bin0_dup3_wdata
rf_ll_enq_cnt_r_bin0_dup3_we
rf_ll_enq_cnt_r_bin1_dup0_isol_en
rf_ll_enq_cnt_r_bin1_dup0_pwr_enable_b_in
rf_ll_enq_cnt_r_bin1_dup0_pwr_enable_b_out
rf_ll_enq_cnt_r_bin1_dup0_raddr
rf_ll_enq_cnt_r_bin1_dup0_rclk
rf_ll_enq_cnt_r_bin1_dup0_rclk_rst_n
rf_ll_enq_cnt_r_bin1_dup0_rdata
rf_ll_enq_cnt_r_bin1_dup0_re
rf_ll_enq_cnt_r_bin1_dup0_waddr
rf_ll_enq_cnt_r_bin1_dup0_wclk
rf_ll_enq_cnt_r_bin1_dup0_wclk_rst_n
rf_ll_enq_cnt_r_bin1_dup0_wdata
rf_ll_enq_cnt_r_bin1_dup0_we
rf_ll_enq_cnt_r_bin1_dup1_isol_en
rf_ll_enq_cnt_r_bin1_dup1_pwr_enable_b_in
rf_ll_enq_cnt_r_bin1_dup1_pwr_enable_b_out
rf_ll_enq_cnt_r_bin1_dup1_raddr
rf_ll_enq_cnt_r_bin1_dup1_rclk
rf_ll_enq_cnt_r_bin1_dup1_rclk_rst_n
rf_ll_enq_cnt_r_bin1_dup1_rdata
rf_ll_enq_cnt_r_bin1_dup1_re
rf_ll_enq_cnt_r_bin1_dup1_waddr
rf_ll_enq_cnt_r_bin1_dup1_wclk
rf_ll_enq_cnt_r_bin1_dup1_wclk_rst_n
rf_ll_enq_cnt_r_bin1_dup1_wdata
rf_ll_enq_cnt_r_bin1_dup1_we
rf_ll_enq_cnt_r_bin1_dup2_isol_en
rf_ll_enq_cnt_r_bin1_dup2_pwr_enable_b_in
rf_ll_enq_cnt_r_bin1_dup2_pwr_enable_b_out
rf_ll_enq_cnt_r_bin1_dup2_raddr
rf_ll_enq_cnt_r_bin1_dup2_rclk
rf_ll_enq_cnt_r_bin1_dup2_rclk_rst_n
rf_ll_enq_cnt_r_bin1_dup2_rdata
rf_ll_enq_cnt_r_bin1_dup2_re
rf_ll_enq_cnt_r_bin1_dup2_waddr
rf_ll_enq_cnt_r_bin1_dup2_wclk
rf_ll_enq_cnt_r_bin1_dup2_wclk_rst_n
rf_ll_enq_cnt_r_bin1_dup2_wdata
rf_ll_enq_cnt_r_bin1_dup2_we
rf_ll_enq_cnt_r_bin1_dup3_isol_en
rf_ll_enq_cnt_r_bin1_dup3_pwr_enable_b_in
rf_ll_enq_cnt_r_bin1_dup3_pwr_enable_b_out
rf_ll_enq_cnt_r_bin1_dup3_raddr
rf_ll_enq_cnt_r_bin1_dup3_rclk
rf_ll_enq_cnt_r_bin1_dup3_rclk_rst_n
rf_ll_enq_cnt_r_bin1_dup3_rdata
rf_ll_enq_cnt_r_bin1_dup3_re
rf_ll_enq_cnt_r_bin1_dup3_waddr
rf_ll_enq_cnt_r_bin1_dup3_wclk
rf_ll_enq_cnt_r_bin1_dup3_wclk_rst_n
rf_ll_enq_cnt_r_bin1_dup3_wdata
rf_ll_enq_cnt_r_bin1_dup3_we
rf_ll_enq_cnt_r_bin2_dup0_isol_en
rf_ll_enq_cnt_r_bin2_dup0_pwr_enable_b_in
rf_ll_enq_cnt_r_bin2_dup0_pwr_enable_b_out
rf_ll_enq_cnt_r_bin2_dup0_raddr
rf_ll_enq_cnt_r_bin2_dup0_rclk
rf_ll_enq_cnt_r_bin2_dup0_rclk_rst_n
rf_ll_enq_cnt_r_bin2_dup0_rdata
rf_ll_enq_cnt_r_bin2_dup0_re
rf_ll_enq_cnt_r_bin2_dup0_waddr
rf_ll_enq_cnt_r_bin2_dup0_wclk
rf_ll_enq_cnt_r_bin2_dup0_wclk_rst_n
rf_ll_enq_cnt_r_bin2_dup0_wdata
rf_ll_enq_cnt_r_bin2_dup0_we
rf_ll_enq_cnt_r_bin2_dup1_isol_en
rf_ll_enq_cnt_r_bin2_dup1_pwr_enable_b_in
rf_ll_enq_cnt_r_bin2_dup1_pwr_enable_b_out
rf_ll_enq_cnt_r_bin2_dup1_raddr
rf_ll_enq_cnt_r_bin2_dup1_rclk
rf_ll_enq_cnt_r_bin2_dup1_rclk_rst_n
rf_ll_enq_cnt_r_bin2_dup1_rdata
rf_ll_enq_cnt_r_bin2_dup1_re
rf_ll_enq_cnt_r_bin2_dup1_waddr
rf_ll_enq_cnt_r_bin2_dup1_wclk
rf_ll_enq_cnt_r_bin2_dup1_wclk_rst_n
rf_ll_enq_cnt_r_bin2_dup1_wdata
rf_ll_enq_cnt_r_bin2_dup1_we
rf_ll_enq_cnt_r_bin2_dup2_isol_en
rf_ll_enq_cnt_r_bin2_dup2_pwr_enable_b_in
rf_ll_enq_cnt_r_bin2_dup2_pwr_enable_b_out
rf_ll_enq_cnt_r_bin2_dup2_raddr
rf_ll_enq_cnt_r_bin2_dup2_rclk
rf_ll_enq_cnt_r_bin2_dup2_rclk_rst_n
rf_ll_enq_cnt_r_bin2_dup2_rdata
rf_ll_enq_cnt_r_bin2_dup2_re
rf_ll_enq_cnt_r_bin2_dup2_waddr
rf_ll_enq_cnt_r_bin2_dup2_wclk
rf_ll_enq_cnt_r_bin2_dup2_wclk_rst_n
rf_ll_enq_cnt_r_bin2_dup2_wdata
rf_ll_enq_cnt_r_bin2_dup2_we
rf_ll_enq_cnt_r_bin2_dup3_isol_en
rf_ll_enq_cnt_r_bin2_dup3_pwr_enable_b_in
rf_ll_enq_cnt_r_bin2_dup3_pwr_enable_b_out
rf_ll_enq_cnt_r_bin2_dup3_raddr
rf_ll_enq_cnt_r_bin2_dup3_rclk
rf_ll_enq_cnt_r_bin2_dup3_rclk_rst_n
rf_ll_enq_cnt_r_bin2_dup3_rdata
rf_ll_enq_cnt_r_bin2_dup3_re
rf_ll_enq_cnt_r_bin2_dup3_waddr
rf_ll_enq_cnt_r_bin2_dup3_wclk
rf_ll_enq_cnt_r_bin2_dup3_wclk_rst_n
rf_ll_enq_cnt_r_bin2_dup3_wdata
rf_ll_enq_cnt_r_bin2_dup3_we
rf_ll_enq_cnt_r_bin3_dup0_isol_en
rf_ll_enq_cnt_r_bin3_dup0_pwr_enable_b_in
rf_ll_enq_cnt_r_bin3_dup0_pwr_enable_b_out
rf_ll_enq_cnt_r_bin3_dup0_raddr
rf_ll_enq_cnt_r_bin3_dup0_rclk
rf_ll_enq_cnt_r_bin3_dup0_rclk_rst_n
rf_ll_enq_cnt_r_bin3_dup0_rdata
rf_ll_enq_cnt_r_bin3_dup0_re
rf_ll_enq_cnt_r_bin3_dup0_waddr
rf_ll_enq_cnt_r_bin3_dup0_wclk
rf_ll_enq_cnt_r_bin3_dup0_wclk_rst_n
rf_ll_enq_cnt_r_bin3_dup0_wdata
rf_ll_enq_cnt_r_bin3_dup0_we
rf_ll_enq_cnt_r_bin3_dup1_isol_en
rf_ll_enq_cnt_r_bin3_dup1_pwr_enable_b_in
rf_ll_enq_cnt_r_bin3_dup1_pwr_enable_b_out
rf_ll_enq_cnt_r_bin3_dup1_raddr
rf_ll_enq_cnt_r_bin3_dup1_rclk
rf_ll_enq_cnt_r_bin3_dup1_rclk_rst_n
rf_ll_enq_cnt_r_bin3_dup1_rdata
rf_ll_enq_cnt_r_bin3_dup1_re
rf_ll_enq_cnt_r_bin3_dup1_waddr
rf_ll_enq_cnt_r_bin3_dup1_wclk
rf_ll_enq_cnt_r_bin3_dup1_wclk_rst_n
rf_ll_enq_cnt_r_bin3_dup1_wdata
rf_ll_enq_cnt_r_bin3_dup1_we
rf_ll_enq_cnt_r_bin3_dup2_isol_en
rf_ll_enq_cnt_r_bin3_dup2_pwr_enable_b_in
rf_ll_enq_cnt_r_bin3_dup2_pwr_enable_b_out
rf_ll_enq_cnt_r_bin3_dup2_raddr
rf_ll_enq_cnt_r_bin3_dup2_rclk
rf_ll_enq_cnt_r_bin3_dup2_rclk_rst_n
rf_ll_enq_cnt_r_bin3_dup2_rdata
rf_ll_enq_cnt_r_bin3_dup2_re
rf_ll_enq_cnt_r_bin3_dup2_waddr
rf_ll_enq_cnt_r_bin3_dup2_wclk
rf_ll_enq_cnt_r_bin3_dup2_wclk_rst_n
rf_ll_enq_cnt_r_bin3_dup2_wdata
rf_ll_enq_cnt_r_bin3_dup2_we
rf_ll_enq_cnt_r_bin3_dup3_isol_en
rf_ll_enq_cnt_r_bin3_dup3_pwr_enable_b_in
rf_ll_enq_cnt_r_bin3_dup3_pwr_enable_b_out
rf_ll_enq_cnt_r_bin3_dup3_raddr
rf_ll_enq_cnt_r_bin3_dup3_rclk
rf_ll_enq_cnt_r_bin3_dup3_rclk_rst_n
rf_ll_enq_cnt_r_bin3_dup3_rdata
rf_ll_enq_cnt_r_bin3_dup3_re
rf_ll_enq_cnt_r_bin3_dup3_waddr
rf_ll_enq_cnt_r_bin3_dup3_wclk
rf_ll_enq_cnt_r_bin3_dup3_wclk_rst_n
rf_ll_enq_cnt_r_bin3_dup3_wdata
rf_ll_enq_cnt_r_bin3_dup3_we
rf_ll_enq_cnt_s_bin0_isol_en
rf_ll_enq_cnt_s_bin0_pwr_enable_b_in
rf_ll_enq_cnt_s_bin0_pwr_enable_b_out
rf_ll_enq_cnt_s_bin0_raddr
rf_ll_enq_cnt_s_bin0_rclk
rf_ll_enq_cnt_s_bin0_rclk_rst_n
rf_ll_enq_cnt_s_bin0_rdata
rf_ll_enq_cnt_s_bin0_re
rf_ll_enq_cnt_s_bin0_waddr
rf_ll_enq_cnt_s_bin0_wclk
rf_ll_enq_cnt_s_bin0_wclk_rst_n
rf_ll_enq_cnt_s_bin0_wdata
rf_ll_enq_cnt_s_bin0_we
rf_ll_enq_cnt_s_bin1_isol_en
rf_ll_enq_cnt_s_bin1_pwr_enable_b_in
rf_ll_enq_cnt_s_bin1_pwr_enable_b_out
rf_ll_enq_cnt_s_bin1_raddr
rf_ll_enq_cnt_s_bin1_rclk
rf_ll_enq_cnt_s_bin1_rclk_rst_n
rf_ll_enq_cnt_s_bin1_rdata
rf_ll_enq_cnt_s_bin1_re
rf_ll_enq_cnt_s_bin1_waddr
rf_ll_enq_cnt_s_bin1_wclk
rf_ll_enq_cnt_s_bin1_wclk_rst_n
rf_ll_enq_cnt_s_bin1_wdata
rf_ll_enq_cnt_s_bin1_we
rf_ll_enq_cnt_s_bin2_isol_en
rf_ll_enq_cnt_s_bin2_pwr_enable_b_in
rf_ll_enq_cnt_s_bin2_pwr_enable_b_out
rf_ll_enq_cnt_s_bin2_raddr
rf_ll_enq_cnt_s_bin2_rclk
rf_ll_enq_cnt_s_bin2_rclk_rst_n
rf_ll_enq_cnt_s_bin2_rdata
rf_ll_enq_cnt_s_bin2_re
rf_ll_enq_cnt_s_bin2_waddr
rf_ll_enq_cnt_s_bin2_wclk
rf_ll_enq_cnt_s_bin2_wclk_rst_n
rf_ll_enq_cnt_s_bin2_wdata
rf_ll_enq_cnt_s_bin2_we
rf_ll_enq_cnt_s_bin3_isol_en
rf_ll_enq_cnt_s_bin3_pwr_enable_b_in
rf_ll_enq_cnt_s_bin3_pwr_enable_b_out
rf_ll_enq_cnt_s_bin3_raddr
rf_ll_enq_cnt_s_bin3_rclk
rf_ll_enq_cnt_s_bin3_rclk_rst_n
rf_ll_enq_cnt_s_bin3_rdata
rf_ll_enq_cnt_s_bin3_re
rf_ll_enq_cnt_s_bin3_waddr
rf_ll_enq_cnt_s_bin3_wclk
rf_ll_enq_cnt_s_bin3_wclk_rst_n
rf_ll_enq_cnt_s_bin3_wdata
rf_ll_enq_cnt_s_bin3_we
rf_ll_rdylst_hp_bin0_isol_en
rf_ll_rdylst_hp_bin0_pwr_enable_b_in
rf_ll_rdylst_hp_bin0_pwr_enable_b_out
rf_ll_rdylst_hp_bin0_raddr
rf_ll_rdylst_hp_bin0_rclk
rf_ll_rdylst_hp_bin0_rclk_rst_n
rf_ll_rdylst_hp_bin0_rdata
rf_ll_rdylst_hp_bin0_re
rf_ll_rdylst_hp_bin0_waddr
rf_ll_rdylst_hp_bin0_wclk
rf_ll_rdylst_hp_bin0_wclk_rst_n
rf_ll_rdylst_hp_bin0_wdata
rf_ll_rdylst_hp_bin0_we
rf_ll_rdylst_hp_bin1_isol_en
rf_ll_rdylst_hp_bin1_pwr_enable_b_in
rf_ll_rdylst_hp_bin1_pwr_enable_b_out
rf_ll_rdylst_hp_bin1_raddr
rf_ll_rdylst_hp_bin1_rclk
rf_ll_rdylst_hp_bin1_rclk_rst_n
rf_ll_rdylst_hp_bin1_rdata
rf_ll_rdylst_hp_bin1_re
rf_ll_rdylst_hp_bin1_waddr
rf_ll_rdylst_hp_bin1_wclk
rf_ll_rdylst_hp_bin1_wclk_rst_n
rf_ll_rdylst_hp_bin1_wdata
rf_ll_rdylst_hp_bin1_we
rf_ll_rdylst_hp_bin2_isol_en
rf_ll_rdylst_hp_bin2_pwr_enable_b_in
rf_ll_rdylst_hp_bin2_pwr_enable_b_out
rf_ll_rdylst_hp_bin2_raddr
rf_ll_rdylst_hp_bin2_rclk
rf_ll_rdylst_hp_bin2_rclk_rst_n
rf_ll_rdylst_hp_bin2_rdata
rf_ll_rdylst_hp_bin2_re
rf_ll_rdylst_hp_bin2_waddr
rf_ll_rdylst_hp_bin2_wclk
rf_ll_rdylst_hp_bin2_wclk_rst_n
rf_ll_rdylst_hp_bin2_wdata
rf_ll_rdylst_hp_bin2_we
rf_ll_rdylst_hp_bin3_isol_en
rf_ll_rdylst_hp_bin3_pwr_enable_b_in
rf_ll_rdylst_hp_bin3_pwr_enable_b_out
rf_ll_rdylst_hp_bin3_raddr
rf_ll_rdylst_hp_bin3_rclk
rf_ll_rdylst_hp_bin3_rclk_rst_n
rf_ll_rdylst_hp_bin3_rdata
rf_ll_rdylst_hp_bin3_re
rf_ll_rdylst_hp_bin3_waddr
rf_ll_rdylst_hp_bin3_wclk
rf_ll_rdylst_hp_bin3_wclk_rst_n
rf_ll_rdylst_hp_bin3_wdata
rf_ll_rdylst_hp_bin3_we
rf_ll_rdylst_hpnxt_bin0_isol_en
rf_ll_rdylst_hpnxt_bin0_pwr_enable_b_in
rf_ll_rdylst_hpnxt_bin0_pwr_enable_b_out
rf_ll_rdylst_hpnxt_bin0_raddr
rf_ll_rdylst_hpnxt_bin0_rclk
rf_ll_rdylst_hpnxt_bin0_rclk_rst_n
rf_ll_rdylst_hpnxt_bin0_rdata
rf_ll_rdylst_hpnxt_bin0_re
rf_ll_rdylst_hpnxt_bin0_waddr
rf_ll_rdylst_hpnxt_bin0_wclk
rf_ll_rdylst_hpnxt_bin0_wclk_rst_n
rf_ll_rdylst_hpnxt_bin0_wdata
rf_ll_rdylst_hpnxt_bin0_we
rf_ll_rdylst_hpnxt_bin1_isol_en
rf_ll_rdylst_hpnxt_bin1_pwr_enable_b_in
rf_ll_rdylst_hpnxt_bin1_pwr_enable_b_out
rf_ll_rdylst_hpnxt_bin1_raddr
rf_ll_rdylst_hpnxt_bin1_rclk
rf_ll_rdylst_hpnxt_bin1_rclk_rst_n
rf_ll_rdylst_hpnxt_bin1_rdata
rf_ll_rdylst_hpnxt_bin1_re
rf_ll_rdylst_hpnxt_bin1_waddr
rf_ll_rdylst_hpnxt_bin1_wclk
rf_ll_rdylst_hpnxt_bin1_wclk_rst_n
rf_ll_rdylst_hpnxt_bin1_wdata
rf_ll_rdylst_hpnxt_bin1_we
rf_ll_rdylst_hpnxt_bin2_isol_en
rf_ll_rdylst_hpnxt_bin2_pwr_enable_b_in
rf_ll_rdylst_hpnxt_bin2_pwr_enable_b_out
rf_ll_rdylst_hpnxt_bin2_raddr
rf_ll_rdylst_hpnxt_bin2_rclk
rf_ll_rdylst_hpnxt_bin2_rclk_rst_n
rf_ll_rdylst_hpnxt_bin2_rdata
rf_ll_rdylst_hpnxt_bin2_re
rf_ll_rdylst_hpnxt_bin2_waddr
rf_ll_rdylst_hpnxt_bin2_wclk
rf_ll_rdylst_hpnxt_bin2_wclk_rst_n
rf_ll_rdylst_hpnxt_bin2_wdata
rf_ll_rdylst_hpnxt_bin2_we
rf_ll_rdylst_hpnxt_bin3_isol_en
rf_ll_rdylst_hpnxt_bin3_pwr_enable_b_in
rf_ll_rdylst_hpnxt_bin3_pwr_enable_b_out
rf_ll_rdylst_hpnxt_bin3_raddr
rf_ll_rdylst_hpnxt_bin3_rclk
rf_ll_rdylst_hpnxt_bin3_rclk_rst_n
rf_ll_rdylst_hpnxt_bin3_rdata
rf_ll_rdylst_hpnxt_bin3_re
rf_ll_rdylst_hpnxt_bin3_waddr
rf_ll_rdylst_hpnxt_bin3_wclk
rf_ll_rdylst_hpnxt_bin3_wclk_rst_n
rf_ll_rdylst_hpnxt_bin3_wdata
rf_ll_rdylst_hpnxt_bin3_we
rf_ll_rdylst_tp_bin0_isol_en
rf_ll_rdylst_tp_bin0_pwr_enable_b_in
rf_ll_rdylst_tp_bin0_pwr_enable_b_out
rf_ll_rdylst_tp_bin0_raddr
rf_ll_rdylst_tp_bin0_rclk
rf_ll_rdylst_tp_bin0_rclk_rst_n
rf_ll_rdylst_tp_bin0_rdata
rf_ll_rdylst_tp_bin0_re
rf_ll_rdylst_tp_bin0_waddr
rf_ll_rdylst_tp_bin0_wclk
rf_ll_rdylst_tp_bin0_wclk_rst_n
rf_ll_rdylst_tp_bin0_wdata
rf_ll_rdylst_tp_bin0_we
rf_ll_rdylst_tp_bin1_isol_en
rf_ll_rdylst_tp_bin1_pwr_enable_b_in
rf_ll_rdylst_tp_bin1_pwr_enable_b_out
rf_ll_rdylst_tp_bin1_raddr
rf_ll_rdylst_tp_bin1_rclk
rf_ll_rdylst_tp_bin1_rclk_rst_n
rf_ll_rdylst_tp_bin1_rdata
rf_ll_rdylst_tp_bin1_re
rf_ll_rdylst_tp_bin1_waddr
rf_ll_rdylst_tp_bin1_wclk
rf_ll_rdylst_tp_bin1_wclk_rst_n
rf_ll_rdylst_tp_bin1_wdata
rf_ll_rdylst_tp_bin1_we
rf_ll_rdylst_tp_bin2_isol_en
rf_ll_rdylst_tp_bin2_pwr_enable_b_in
rf_ll_rdylst_tp_bin2_pwr_enable_b_out
rf_ll_rdylst_tp_bin2_raddr
rf_ll_rdylst_tp_bin2_rclk
rf_ll_rdylst_tp_bin2_rclk_rst_n
rf_ll_rdylst_tp_bin2_rdata
rf_ll_rdylst_tp_bin2_re
rf_ll_rdylst_tp_bin2_waddr
rf_ll_rdylst_tp_bin2_wclk
rf_ll_rdylst_tp_bin2_wclk_rst_n
rf_ll_rdylst_tp_bin2_wdata
rf_ll_rdylst_tp_bin2_we
rf_ll_rdylst_tp_bin3_isol_en
rf_ll_rdylst_tp_bin3_pwr_enable_b_in
rf_ll_rdylst_tp_bin3_pwr_enable_b_out
rf_ll_rdylst_tp_bin3_raddr
rf_ll_rdylst_tp_bin3_rclk
rf_ll_rdylst_tp_bin3_rclk_rst_n
rf_ll_rdylst_tp_bin3_rdata
rf_ll_rdylst_tp_bin3_re
rf_ll_rdylst_tp_bin3_waddr
rf_ll_rdylst_tp_bin3_wclk
rf_ll_rdylst_tp_bin3_wclk_rst_n
rf_ll_rdylst_tp_bin3_wdata
rf_ll_rdylst_tp_bin3_we
rf_ll_rlst_cnt_isol_en
rf_ll_rlst_cnt_pwr_enable_b_in
rf_ll_rlst_cnt_pwr_enable_b_out
rf_ll_rlst_cnt_raddr
rf_ll_rlst_cnt_rclk
rf_ll_rlst_cnt_rclk_rst_n
rf_ll_rlst_cnt_rdata
rf_ll_rlst_cnt_re
rf_ll_rlst_cnt_waddr
rf_ll_rlst_cnt_wclk
rf_ll_rlst_cnt_wclk_rst_n
rf_ll_rlst_cnt_wdata
rf_ll_rlst_cnt_we
rf_ll_sch_cnt_dup0_isol_en
rf_ll_sch_cnt_dup0_pwr_enable_b_in
rf_ll_sch_cnt_dup0_pwr_enable_b_out
rf_ll_sch_cnt_dup0_raddr
rf_ll_sch_cnt_dup0_rclk
rf_ll_sch_cnt_dup0_rclk_rst_n
rf_ll_sch_cnt_dup0_rdata
rf_ll_sch_cnt_dup0_re
rf_ll_sch_cnt_dup0_waddr
rf_ll_sch_cnt_dup0_wclk
rf_ll_sch_cnt_dup0_wclk_rst_n
rf_ll_sch_cnt_dup0_wdata
rf_ll_sch_cnt_dup0_we
rf_ll_sch_cnt_dup1_isol_en
rf_ll_sch_cnt_dup1_pwr_enable_b_in
rf_ll_sch_cnt_dup1_pwr_enable_b_out
rf_ll_sch_cnt_dup1_raddr
rf_ll_sch_cnt_dup1_rclk
rf_ll_sch_cnt_dup1_rclk_rst_n
rf_ll_sch_cnt_dup1_rdata
rf_ll_sch_cnt_dup1_re
rf_ll_sch_cnt_dup1_waddr
rf_ll_sch_cnt_dup1_wclk
rf_ll_sch_cnt_dup1_wclk_rst_n
rf_ll_sch_cnt_dup1_wdata
rf_ll_sch_cnt_dup1_we
rf_ll_sch_cnt_dup2_isol_en
rf_ll_sch_cnt_dup2_pwr_enable_b_in
rf_ll_sch_cnt_dup2_pwr_enable_b_out
rf_ll_sch_cnt_dup2_raddr
rf_ll_sch_cnt_dup2_rclk
rf_ll_sch_cnt_dup2_rclk_rst_n
rf_ll_sch_cnt_dup2_rdata
rf_ll_sch_cnt_dup2_re
rf_ll_sch_cnt_dup2_waddr
rf_ll_sch_cnt_dup2_wclk
rf_ll_sch_cnt_dup2_wclk_rst_n
rf_ll_sch_cnt_dup2_wdata
rf_ll_sch_cnt_dup2_we
rf_ll_sch_cnt_dup3_isol_en
rf_ll_sch_cnt_dup3_pwr_enable_b_in
rf_ll_sch_cnt_dup3_pwr_enable_b_out
rf_ll_sch_cnt_dup3_raddr
rf_ll_sch_cnt_dup3_rclk
rf_ll_sch_cnt_dup3_rclk_rst_n
rf_ll_sch_cnt_dup3_rdata
rf_ll_sch_cnt_dup3_re
rf_ll_sch_cnt_dup3_waddr
rf_ll_sch_cnt_dup3_wclk
rf_ll_sch_cnt_dup3_wclk_rst_n
rf_ll_sch_cnt_dup3_wdata
rf_ll_sch_cnt_dup3_we
rf_ll_schlst_hp_bin0_isol_en
rf_ll_schlst_hp_bin0_pwr_enable_b_in
rf_ll_schlst_hp_bin0_pwr_enable_b_out
rf_ll_schlst_hp_bin0_raddr
rf_ll_schlst_hp_bin0_rclk
rf_ll_schlst_hp_bin0_rclk_rst_n
rf_ll_schlst_hp_bin0_rdata
rf_ll_schlst_hp_bin0_re
rf_ll_schlst_hp_bin0_waddr
rf_ll_schlst_hp_bin0_wclk
rf_ll_schlst_hp_bin0_wclk_rst_n
rf_ll_schlst_hp_bin0_wdata
rf_ll_schlst_hp_bin0_we
rf_ll_schlst_hp_bin1_isol_en
rf_ll_schlst_hp_bin1_pwr_enable_b_in
rf_ll_schlst_hp_bin1_pwr_enable_b_out
rf_ll_schlst_hp_bin1_raddr
rf_ll_schlst_hp_bin1_rclk
rf_ll_schlst_hp_bin1_rclk_rst_n
rf_ll_schlst_hp_bin1_rdata
rf_ll_schlst_hp_bin1_re
rf_ll_schlst_hp_bin1_waddr
rf_ll_schlst_hp_bin1_wclk
rf_ll_schlst_hp_bin1_wclk_rst_n
rf_ll_schlst_hp_bin1_wdata
rf_ll_schlst_hp_bin1_we
rf_ll_schlst_hp_bin2_isol_en
rf_ll_schlst_hp_bin2_pwr_enable_b_in
rf_ll_schlst_hp_bin2_pwr_enable_b_out
rf_ll_schlst_hp_bin2_raddr
rf_ll_schlst_hp_bin2_rclk
rf_ll_schlst_hp_bin2_rclk_rst_n
rf_ll_schlst_hp_bin2_rdata
rf_ll_schlst_hp_bin2_re
rf_ll_schlst_hp_bin2_waddr
rf_ll_schlst_hp_bin2_wclk
rf_ll_schlst_hp_bin2_wclk_rst_n
rf_ll_schlst_hp_bin2_wdata
rf_ll_schlst_hp_bin2_we
rf_ll_schlst_hp_bin3_isol_en
rf_ll_schlst_hp_bin3_pwr_enable_b_in
rf_ll_schlst_hp_bin3_pwr_enable_b_out
rf_ll_schlst_hp_bin3_raddr
rf_ll_schlst_hp_bin3_rclk
rf_ll_schlst_hp_bin3_rclk_rst_n
rf_ll_schlst_hp_bin3_rdata
rf_ll_schlst_hp_bin3_re
rf_ll_schlst_hp_bin3_waddr
rf_ll_schlst_hp_bin3_wclk
rf_ll_schlst_hp_bin3_wclk_rst_n
rf_ll_schlst_hp_bin3_wdata
rf_ll_schlst_hp_bin3_we
rf_ll_schlst_hpnxt_bin0_isol_en
rf_ll_schlst_hpnxt_bin0_pwr_enable_b_in
rf_ll_schlst_hpnxt_bin0_pwr_enable_b_out
rf_ll_schlst_hpnxt_bin0_raddr
rf_ll_schlst_hpnxt_bin0_rclk
rf_ll_schlst_hpnxt_bin0_rclk_rst_n
rf_ll_schlst_hpnxt_bin0_rdata
rf_ll_schlst_hpnxt_bin0_re
rf_ll_schlst_hpnxt_bin0_waddr
rf_ll_schlst_hpnxt_bin0_wclk
rf_ll_schlst_hpnxt_bin0_wclk_rst_n
rf_ll_schlst_hpnxt_bin0_wdata
rf_ll_schlst_hpnxt_bin0_we
rf_ll_schlst_hpnxt_bin1_isol_en
rf_ll_schlst_hpnxt_bin1_pwr_enable_b_in
rf_ll_schlst_hpnxt_bin1_pwr_enable_b_out
rf_ll_schlst_hpnxt_bin1_raddr
rf_ll_schlst_hpnxt_bin1_rclk
rf_ll_schlst_hpnxt_bin1_rclk_rst_n
rf_ll_schlst_hpnxt_bin1_rdata
rf_ll_schlst_hpnxt_bin1_re
rf_ll_schlst_hpnxt_bin1_waddr
rf_ll_schlst_hpnxt_bin1_wclk
rf_ll_schlst_hpnxt_bin1_wclk_rst_n
rf_ll_schlst_hpnxt_bin1_wdata
rf_ll_schlst_hpnxt_bin1_we
rf_ll_schlst_hpnxt_bin2_isol_en
rf_ll_schlst_hpnxt_bin2_pwr_enable_b_in
rf_ll_schlst_hpnxt_bin2_pwr_enable_b_out
rf_ll_schlst_hpnxt_bin2_raddr
rf_ll_schlst_hpnxt_bin2_rclk
rf_ll_schlst_hpnxt_bin2_rclk_rst_n
rf_ll_schlst_hpnxt_bin2_rdata
rf_ll_schlst_hpnxt_bin2_re
rf_ll_schlst_hpnxt_bin2_waddr
rf_ll_schlst_hpnxt_bin2_wclk
rf_ll_schlst_hpnxt_bin2_wclk_rst_n
rf_ll_schlst_hpnxt_bin2_wdata
rf_ll_schlst_hpnxt_bin2_we
rf_ll_schlst_hpnxt_bin3_isol_en
rf_ll_schlst_hpnxt_bin3_pwr_enable_b_in
rf_ll_schlst_hpnxt_bin3_pwr_enable_b_out
rf_ll_schlst_hpnxt_bin3_raddr
rf_ll_schlst_hpnxt_bin3_rclk
rf_ll_schlst_hpnxt_bin3_rclk_rst_n
rf_ll_schlst_hpnxt_bin3_rdata
rf_ll_schlst_hpnxt_bin3_re
rf_ll_schlst_hpnxt_bin3_waddr
rf_ll_schlst_hpnxt_bin3_wclk
rf_ll_schlst_hpnxt_bin3_wclk_rst_n
rf_ll_schlst_hpnxt_bin3_wdata
rf_ll_schlst_hpnxt_bin3_we
rf_ll_schlst_tp_bin0_isol_en
rf_ll_schlst_tp_bin0_pwr_enable_b_in
rf_ll_schlst_tp_bin0_pwr_enable_b_out
rf_ll_schlst_tp_bin0_raddr
rf_ll_schlst_tp_bin0_rclk
rf_ll_schlst_tp_bin0_rclk_rst_n
rf_ll_schlst_tp_bin0_rdata
rf_ll_schlst_tp_bin0_re
rf_ll_schlst_tp_bin0_waddr
rf_ll_schlst_tp_bin0_wclk
rf_ll_schlst_tp_bin0_wclk_rst_n
rf_ll_schlst_tp_bin0_wdata
rf_ll_schlst_tp_bin0_we
rf_ll_schlst_tp_bin1_isol_en
rf_ll_schlst_tp_bin1_pwr_enable_b_in
rf_ll_schlst_tp_bin1_pwr_enable_b_out
rf_ll_schlst_tp_bin1_raddr
rf_ll_schlst_tp_bin1_rclk
rf_ll_schlst_tp_bin1_rclk_rst_n
rf_ll_schlst_tp_bin1_rdata
rf_ll_schlst_tp_bin1_re
rf_ll_schlst_tp_bin1_waddr
rf_ll_schlst_tp_bin1_wclk
rf_ll_schlst_tp_bin1_wclk_rst_n
rf_ll_schlst_tp_bin1_wdata
rf_ll_schlst_tp_bin1_we
rf_ll_schlst_tp_bin2_isol_en
rf_ll_schlst_tp_bin2_pwr_enable_b_in
rf_ll_schlst_tp_bin2_pwr_enable_b_out
rf_ll_schlst_tp_bin2_raddr
rf_ll_schlst_tp_bin2_rclk
rf_ll_schlst_tp_bin2_rclk_rst_n
rf_ll_schlst_tp_bin2_rdata
rf_ll_schlst_tp_bin2_re
rf_ll_schlst_tp_bin2_waddr
rf_ll_schlst_tp_bin2_wclk
rf_ll_schlst_tp_bin2_wclk_rst_n
rf_ll_schlst_tp_bin2_wdata
rf_ll_schlst_tp_bin2_we
rf_ll_schlst_tp_bin3_isol_en
rf_ll_schlst_tp_bin3_pwr_enable_b_in
rf_ll_schlst_tp_bin3_pwr_enable_b_out
rf_ll_schlst_tp_bin3_raddr
rf_ll_schlst_tp_bin3_rclk
rf_ll_schlst_tp_bin3_rclk_rst_n
rf_ll_schlst_tp_bin3_rdata
rf_ll_schlst_tp_bin3_re
rf_ll_schlst_tp_bin3_waddr
rf_ll_schlst_tp_bin3_wclk
rf_ll_schlst_tp_bin3_wclk_rst_n
rf_ll_schlst_tp_bin3_wdata
rf_ll_schlst_tp_bin3_we
rf_ll_schlst_tpprv_bin0_isol_en
rf_ll_schlst_tpprv_bin0_pwr_enable_b_in
rf_ll_schlst_tpprv_bin0_pwr_enable_b_out
rf_ll_schlst_tpprv_bin0_raddr
rf_ll_schlst_tpprv_bin0_rclk
rf_ll_schlst_tpprv_bin0_rclk_rst_n
rf_ll_schlst_tpprv_bin0_rdata
rf_ll_schlst_tpprv_bin0_re
rf_ll_schlst_tpprv_bin0_waddr
rf_ll_schlst_tpprv_bin0_wclk
rf_ll_schlst_tpprv_bin0_wclk_rst_n
rf_ll_schlst_tpprv_bin0_wdata
rf_ll_schlst_tpprv_bin0_we
rf_ll_schlst_tpprv_bin1_isol_en
rf_ll_schlst_tpprv_bin1_pwr_enable_b_in
rf_ll_schlst_tpprv_bin1_pwr_enable_b_out
rf_ll_schlst_tpprv_bin1_raddr
rf_ll_schlst_tpprv_bin1_rclk
rf_ll_schlst_tpprv_bin1_rclk_rst_n
rf_ll_schlst_tpprv_bin1_rdata
rf_ll_schlst_tpprv_bin1_re
rf_ll_schlst_tpprv_bin1_waddr
rf_ll_schlst_tpprv_bin1_wclk
rf_ll_schlst_tpprv_bin1_wclk_rst_n
rf_ll_schlst_tpprv_bin1_wdata
rf_ll_schlst_tpprv_bin1_we
rf_ll_schlst_tpprv_bin2_isol_en
rf_ll_schlst_tpprv_bin2_pwr_enable_b_in
rf_ll_schlst_tpprv_bin2_pwr_enable_b_out
rf_ll_schlst_tpprv_bin2_raddr
rf_ll_schlst_tpprv_bin2_rclk
rf_ll_schlst_tpprv_bin2_rclk_rst_n
rf_ll_schlst_tpprv_bin2_rdata
rf_ll_schlst_tpprv_bin2_re
rf_ll_schlst_tpprv_bin2_waddr
rf_ll_schlst_tpprv_bin2_wclk
rf_ll_schlst_tpprv_bin2_wclk_rst_n
rf_ll_schlst_tpprv_bin2_wdata
rf_ll_schlst_tpprv_bin2_we
rf_ll_schlst_tpprv_bin3_isol_en
rf_ll_schlst_tpprv_bin3_pwr_enable_b_in
rf_ll_schlst_tpprv_bin3_pwr_enable_b_out
rf_ll_schlst_tpprv_bin3_raddr
rf_ll_schlst_tpprv_bin3_rclk
rf_ll_schlst_tpprv_bin3_rclk_rst_n
rf_ll_schlst_tpprv_bin3_rdata
rf_ll_schlst_tpprv_bin3_re
rf_ll_schlst_tpprv_bin3_waddr
rf_ll_schlst_tpprv_bin3_wclk
rf_ll_schlst_tpprv_bin3_wclk_rst_n
rf_ll_schlst_tpprv_bin3_wdata
rf_ll_schlst_tpprv_bin3_we
rf_ll_slst_cnt_isol_en
rf_ll_slst_cnt_pwr_enable_b_in
rf_ll_slst_cnt_pwr_enable_b_out
rf_ll_slst_cnt_raddr
rf_ll_slst_cnt_rclk
rf_ll_slst_cnt_rclk_rst_n
rf_ll_slst_cnt_rdata
rf_ll_slst_cnt_re
rf_ll_slst_cnt_waddr
rf_ll_slst_cnt_wclk
rf_ll_slst_cnt_wclk_rst_n
rf_ll_slst_cnt_wdata
rf_ll_slst_cnt_we
rf_nalb_cmp_fifo_mem_isol_en
rf_nalb_cmp_fifo_mem_pwr_enable_b_in
rf_nalb_cmp_fifo_mem_pwr_enable_b_out
rf_nalb_cmp_fifo_mem_raddr
rf_nalb_cmp_fifo_mem_rclk
rf_nalb_cmp_fifo_mem_rclk_rst_n
rf_nalb_cmp_fifo_mem_rdata
rf_nalb_cmp_fifo_mem_re
rf_nalb_cmp_fifo_mem_waddr
rf_nalb_cmp_fifo_mem_wclk
rf_nalb_cmp_fifo_mem_wclk_rst_n
rf_nalb_cmp_fifo_mem_wdata
rf_nalb_cmp_fifo_mem_we
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_isol_en
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_pwr_enable_b_in
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_pwr_enable_b_out
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_raddr
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_rclk
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_rclk_rst_n
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_rdata
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_re
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_waddr
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_wclk
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_wclk_rst_n
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_wdata
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_we
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_isol_en
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_pwr_enable_b_in
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_pwr_enable_b_out
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_raddr
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_rclk
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_rclk_rst_n
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_rdata
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_re
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_waddr
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_wclk
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_wclk_rst_n
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_wdata
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_we
rf_nalb_sel_nalb_fifo_mem_isol_en
rf_nalb_sel_nalb_fifo_mem_pwr_enable_b_in
rf_nalb_sel_nalb_fifo_mem_pwr_enable_b_out
rf_nalb_sel_nalb_fifo_mem_raddr
rf_nalb_sel_nalb_fifo_mem_rclk
rf_nalb_sel_nalb_fifo_mem_rclk_rst_n
rf_nalb_sel_nalb_fifo_mem_rdata
rf_nalb_sel_nalb_fifo_mem_re
rf_nalb_sel_nalb_fifo_mem_waddr
rf_nalb_sel_nalb_fifo_mem_wclk
rf_nalb_sel_nalb_fifo_mem_wclk_rst_n
rf_nalb_sel_nalb_fifo_mem_wdata
rf_nalb_sel_nalb_fifo_mem_we
rf_qed_lsp_deq_fifo_mem_isol_en
rf_qed_lsp_deq_fifo_mem_pwr_enable_b_in
rf_qed_lsp_deq_fifo_mem_pwr_enable_b_out
rf_qed_lsp_deq_fifo_mem_raddr
rf_qed_lsp_deq_fifo_mem_rclk
rf_qed_lsp_deq_fifo_mem_rclk_rst_n
rf_qed_lsp_deq_fifo_mem_rdata
rf_qed_lsp_deq_fifo_mem_re
rf_qed_lsp_deq_fifo_mem_waddr
rf_qed_lsp_deq_fifo_mem_wclk
rf_qed_lsp_deq_fifo_mem_wclk_rst_n
rf_qed_lsp_deq_fifo_mem_wdata
rf_qed_lsp_deq_fifo_mem_we
rf_qid_aqed_active_count_mem_isol_en
rf_qid_aqed_active_count_mem_pwr_enable_b_in
rf_qid_aqed_active_count_mem_pwr_enable_b_out
rf_qid_aqed_active_count_mem_raddr
rf_qid_aqed_active_count_mem_rclk
rf_qid_aqed_active_count_mem_rclk_rst_n
rf_qid_aqed_active_count_mem_rdata
rf_qid_aqed_active_count_mem_re
rf_qid_aqed_active_count_mem_waddr
rf_qid_aqed_active_count_mem_wclk
rf_qid_aqed_active_count_mem_wclk_rst_n
rf_qid_aqed_active_count_mem_wdata
rf_qid_aqed_active_count_mem_we
rf_qid_atm_active_mem_isol_en
rf_qid_atm_active_mem_pwr_enable_b_in
rf_qid_atm_active_mem_pwr_enable_b_out
rf_qid_atm_active_mem_raddr
rf_qid_atm_active_mem_rclk
rf_qid_atm_active_mem_rclk_rst_n
rf_qid_atm_active_mem_rdata
rf_qid_atm_active_mem_re
rf_qid_atm_active_mem_waddr
rf_qid_atm_active_mem_wclk
rf_qid_atm_active_mem_wclk_rst_n
rf_qid_atm_active_mem_wdata
rf_qid_atm_active_mem_we
rf_qid_atm_tot_enq_cnt_mem_isol_en
rf_qid_atm_tot_enq_cnt_mem_pwr_enable_b_in
rf_qid_atm_tot_enq_cnt_mem_pwr_enable_b_out
rf_qid_atm_tot_enq_cnt_mem_raddr
rf_qid_atm_tot_enq_cnt_mem_rclk
rf_qid_atm_tot_enq_cnt_mem_rclk_rst_n
rf_qid_atm_tot_enq_cnt_mem_rdata
rf_qid_atm_tot_enq_cnt_mem_re
rf_qid_atm_tot_enq_cnt_mem_waddr
rf_qid_atm_tot_enq_cnt_mem_wclk
rf_qid_atm_tot_enq_cnt_mem_wclk_rst_n
rf_qid_atm_tot_enq_cnt_mem_wdata
rf_qid_atm_tot_enq_cnt_mem_we
rf_qid_atq_enqueue_count_mem_isol_en
rf_qid_atq_enqueue_count_mem_pwr_enable_b_in
rf_qid_atq_enqueue_count_mem_pwr_enable_b_out
rf_qid_atq_enqueue_count_mem_raddr
rf_qid_atq_enqueue_count_mem_rclk
rf_qid_atq_enqueue_count_mem_rclk_rst_n
rf_qid_atq_enqueue_count_mem_rdata
rf_qid_atq_enqueue_count_mem_re
rf_qid_atq_enqueue_count_mem_waddr
rf_qid_atq_enqueue_count_mem_wclk
rf_qid_atq_enqueue_count_mem_wclk_rst_n
rf_qid_atq_enqueue_count_mem_wdata
rf_qid_atq_enqueue_count_mem_we
rf_qid_dir_max_depth_mem_isol_en
rf_qid_dir_max_depth_mem_pwr_enable_b_in
rf_qid_dir_max_depth_mem_pwr_enable_b_out
rf_qid_dir_max_depth_mem_raddr
rf_qid_dir_max_depth_mem_rclk
rf_qid_dir_max_depth_mem_rclk_rst_n
rf_qid_dir_max_depth_mem_rdata
rf_qid_dir_max_depth_mem_re
rf_qid_dir_max_depth_mem_waddr
rf_qid_dir_max_depth_mem_wclk
rf_qid_dir_max_depth_mem_wclk_rst_n
rf_qid_dir_max_depth_mem_wdata
rf_qid_dir_max_depth_mem_we
rf_qid_dir_replay_count_mem_isol_en
rf_qid_dir_replay_count_mem_pwr_enable_b_in
rf_qid_dir_replay_count_mem_pwr_enable_b_out
rf_qid_dir_replay_count_mem_raddr
rf_qid_dir_replay_count_mem_rclk
rf_qid_dir_replay_count_mem_rclk_rst_n
rf_qid_dir_replay_count_mem_rdata
rf_qid_dir_replay_count_mem_re
rf_qid_dir_replay_count_mem_waddr
rf_qid_dir_replay_count_mem_wclk
rf_qid_dir_replay_count_mem_wclk_rst_n
rf_qid_dir_replay_count_mem_wdata
rf_qid_dir_replay_count_mem_we
rf_qid_dir_tot_enq_cnt_mem_isol_en
rf_qid_dir_tot_enq_cnt_mem_pwr_enable_b_in
rf_qid_dir_tot_enq_cnt_mem_pwr_enable_b_out
rf_qid_dir_tot_enq_cnt_mem_raddr
rf_qid_dir_tot_enq_cnt_mem_rclk
rf_qid_dir_tot_enq_cnt_mem_rclk_rst_n
rf_qid_dir_tot_enq_cnt_mem_rdata
rf_qid_dir_tot_enq_cnt_mem_re
rf_qid_dir_tot_enq_cnt_mem_waddr
rf_qid_dir_tot_enq_cnt_mem_wclk
rf_qid_dir_tot_enq_cnt_mem_wclk_rst_n
rf_qid_dir_tot_enq_cnt_mem_wdata
rf_qid_dir_tot_enq_cnt_mem_we
rf_qid_ldb_enqueue_count_mem_isol_en
rf_qid_ldb_enqueue_count_mem_pwr_enable_b_in
rf_qid_ldb_enqueue_count_mem_pwr_enable_b_out
rf_qid_ldb_enqueue_count_mem_raddr
rf_qid_ldb_enqueue_count_mem_rclk
rf_qid_ldb_enqueue_count_mem_rclk_rst_n
rf_qid_ldb_enqueue_count_mem_rdata
rf_qid_ldb_enqueue_count_mem_re
rf_qid_ldb_enqueue_count_mem_waddr
rf_qid_ldb_enqueue_count_mem_wclk
rf_qid_ldb_enqueue_count_mem_wclk_rst_n
rf_qid_ldb_enqueue_count_mem_wdata
rf_qid_ldb_enqueue_count_mem_we
rf_qid_ldb_inflight_count_mem_isol_en
rf_qid_ldb_inflight_count_mem_pwr_enable_b_in
rf_qid_ldb_inflight_count_mem_pwr_enable_b_out
rf_qid_ldb_inflight_count_mem_raddr
rf_qid_ldb_inflight_count_mem_rclk
rf_qid_ldb_inflight_count_mem_rclk_rst_n
rf_qid_ldb_inflight_count_mem_rdata
rf_qid_ldb_inflight_count_mem_re
rf_qid_ldb_inflight_count_mem_waddr
rf_qid_ldb_inflight_count_mem_wclk
rf_qid_ldb_inflight_count_mem_wclk_rst_n
rf_qid_ldb_inflight_count_mem_wdata
rf_qid_ldb_inflight_count_mem_we
rf_qid_ldb_replay_count_mem_isol_en
rf_qid_ldb_replay_count_mem_pwr_enable_b_in
rf_qid_ldb_replay_count_mem_pwr_enable_b_out
rf_qid_ldb_replay_count_mem_raddr
rf_qid_ldb_replay_count_mem_rclk
rf_qid_ldb_replay_count_mem_rclk_rst_n
rf_qid_ldb_replay_count_mem_rdata
rf_qid_ldb_replay_count_mem_re
rf_qid_ldb_replay_count_mem_waddr
rf_qid_ldb_replay_count_mem_wclk
rf_qid_ldb_replay_count_mem_wclk_rst_n
rf_qid_ldb_replay_count_mem_wdata
rf_qid_ldb_replay_count_mem_we
rf_qid_naldb_max_depth_mem_isol_en
rf_qid_naldb_max_depth_mem_pwr_enable_b_in
rf_qid_naldb_max_depth_mem_pwr_enable_b_out
rf_qid_naldb_max_depth_mem_raddr
rf_qid_naldb_max_depth_mem_rclk
rf_qid_naldb_max_depth_mem_rclk_rst_n
rf_qid_naldb_max_depth_mem_rdata
rf_qid_naldb_max_depth_mem_re
rf_qid_naldb_max_depth_mem_waddr
rf_qid_naldb_max_depth_mem_wclk
rf_qid_naldb_max_depth_mem_wclk_rst_n
rf_qid_naldb_max_depth_mem_wdata
rf_qid_naldb_max_depth_mem_we
rf_qid_naldb_tot_enq_cnt_mem_isol_en
rf_qid_naldb_tot_enq_cnt_mem_pwr_enable_b_in
rf_qid_naldb_tot_enq_cnt_mem_pwr_enable_b_out
rf_qid_naldb_tot_enq_cnt_mem_raddr
rf_qid_naldb_tot_enq_cnt_mem_rclk
rf_qid_naldb_tot_enq_cnt_mem_rclk_rst_n
rf_qid_naldb_tot_enq_cnt_mem_rdata
rf_qid_naldb_tot_enq_cnt_mem_re
rf_qid_naldb_tot_enq_cnt_mem_waddr
rf_qid_naldb_tot_enq_cnt_mem_wclk
rf_qid_naldb_tot_enq_cnt_mem_wclk_rst_n
rf_qid_naldb_tot_enq_cnt_mem_wdata
rf_qid_naldb_tot_enq_cnt_mem_we
rf_qid_rdylst_clamp_isol_en
rf_qid_rdylst_clamp_pwr_enable_b_in
rf_qid_rdylst_clamp_pwr_enable_b_out
rf_qid_rdylst_clamp_raddr
rf_qid_rdylst_clamp_rclk
rf_qid_rdylst_clamp_rclk_rst_n
rf_qid_rdylst_clamp_rdata
rf_qid_rdylst_clamp_re
rf_qid_rdylst_clamp_waddr
rf_qid_rdylst_clamp_wclk
rf_qid_rdylst_clamp_wclk_rst_n
rf_qid_rdylst_clamp_wdata
rf_qid_rdylst_clamp_we
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_isol_en
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_pwr_enable_b_in
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_pwr_enable_b_out
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_raddr
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_rclk
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_rclk_rst_n
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_rdata
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_re
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_waddr
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_wclk
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_wclk_rst_n
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_wdata
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_we
rf_rx_sync_qed_aqed_enq_isol_en
rf_rx_sync_qed_aqed_enq_pwr_enable_b_in
rf_rx_sync_qed_aqed_enq_pwr_enable_b_out
rf_rx_sync_qed_aqed_enq_raddr
rf_rx_sync_qed_aqed_enq_rclk
rf_rx_sync_qed_aqed_enq_rclk_rst_n
rf_rx_sync_qed_aqed_enq_rdata
rf_rx_sync_qed_aqed_enq_re
rf_rx_sync_qed_aqed_enq_waddr
rf_rx_sync_qed_aqed_enq_wclk
rf_rx_sync_qed_aqed_enq_wclk_rst_n
rf_rx_sync_qed_aqed_enq_wdata
rf_rx_sync_qed_aqed_enq_we
rf_send_atm_to_cq_rx_sync_fifo_mem_isol_en
rf_send_atm_to_cq_rx_sync_fifo_mem_pwr_enable_b_in
rf_send_atm_to_cq_rx_sync_fifo_mem_pwr_enable_b_out
rf_send_atm_to_cq_rx_sync_fifo_mem_raddr
rf_send_atm_to_cq_rx_sync_fifo_mem_rclk
rf_send_atm_to_cq_rx_sync_fifo_mem_rclk_rst_n
rf_send_atm_to_cq_rx_sync_fifo_mem_rdata
rf_send_atm_to_cq_rx_sync_fifo_mem_re
rf_send_atm_to_cq_rx_sync_fifo_mem_waddr
rf_send_atm_to_cq_rx_sync_fifo_mem_wclk
rf_send_atm_to_cq_rx_sync_fifo_mem_wclk_rst_n
rf_send_atm_to_cq_rx_sync_fifo_mem_wdata
rf_send_atm_to_cq_rx_sync_fifo_mem_we
rf_uno_atm_cmp_fifo_mem_isol_en
rf_uno_atm_cmp_fifo_mem_pwr_enable_b_in
rf_uno_atm_cmp_fifo_mem_pwr_enable_b_out
rf_uno_atm_cmp_fifo_mem_raddr
rf_uno_atm_cmp_fifo_mem_rclk
rf_uno_atm_cmp_fifo_mem_rclk_rst_n
rf_uno_atm_cmp_fifo_mem_rdata
rf_uno_atm_cmp_fifo_mem_re
rf_uno_atm_cmp_fifo_mem_waddr
rf_uno_atm_cmp_fifo_mem_wclk
rf_uno_atm_cmp_fifo_mem_wclk_rst_n
rf_uno_atm_cmp_fifo_mem_wdata
rf_uno_atm_cmp_fifo_mem_we
sr_aqed_addr
sr_aqed_clk
sr_aqed_clk_rst_n
sr_aqed_freelist_addr
sr_aqed_freelist_clk
sr_aqed_freelist_clk_rst_n
sr_aqed_freelist_isol_en
sr_aqed_freelist_pwr_enable_b_in
sr_aqed_freelist_pwr_enable_b_out
sr_aqed_freelist_rdata
sr_aqed_freelist_re
sr_aqed_freelist_wdata
sr_aqed_freelist_we
sr_aqed_isol_en
sr_aqed_ll_qe_hpnxt_addr
sr_aqed_ll_qe_hpnxt_clk
sr_aqed_ll_qe_hpnxt_clk_rst_n
sr_aqed_ll_qe_hpnxt_isol_en
sr_aqed_ll_qe_hpnxt_pwr_enable_b_in
sr_aqed_ll_qe_hpnxt_pwr_enable_b_out
sr_aqed_ll_qe_hpnxt_rdata
sr_aqed_ll_qe_hpnxt_re
sr_aqed_ll_qe_hpnxt_wdata
sr_aqed_ll_qe_hpnxt_we
sr_aqed_pwr_enable_b_in
sr_aqed_pwr_enable_b_out
sr_aqed_rdata
sr_aqed_re
sr_aqed_wdata
sr_aqed_we

#########################################################################
# Non-standard Interfaces Ports with IfUnconnected attribute 
#########################################################################

#########################################################################
# Non-standard Interfaces Ports with user defined tags 
#########################################################################

#########################################################################
# Statistics                                                            
# Num Standard               : 0                                 
# Num AdHoc                  : 1832                               
# Num AdHoc (attribute)      : 0                          
# Num AdHoc (user tagged)    : 0                          
#########################################################################
