// Generated by CIRCT unknown git version

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module BoomFrontend(	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7]
  input          clock,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7]
  input          reset,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7]
  input          auto_icache_master_out_a_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output         auto_icache_master_out_a_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [31:0]  auto_icache_master_out_a_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input          auto_icache_master_out_d_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]   auto_icache_master_out_d_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [3:0]   auto_icache_master_out_d_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [127:0] auto_icache_master_out_d_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input          io_cpu_fetchpacket_ready,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_valid,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_0_valid,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [31:0]  io_cpu_fetchpacket_bits_uops_0_bits_inst,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [31:0]  io_cpu_fetchpacket_bits_uops_0_bits_debug_inst,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_0_bits_is_rvc,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [39:0]  io_cpu_fetchpacket_bits_uops_0_bits_debug_pc,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_0_bits_is_sfb,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [5:0]   io_cpu_fetchpacket_bits_uops_0_bits_ftq_idx,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_0_bits_edge_inst,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [5:0]   io_cpu_fetchpacket_bits_uops_0_bits_pc_lob,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_0_bits_taken,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_0_bits_xcpt_pf_if,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_0_bits_xcpt_ae_if,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_0_bits_bp_debug_if,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_0_bits_bp_xcpt_if,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [1:0]   io_cpu_fetchpacket_bits_uops_0_bits_debug_fsrc,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_1_valid,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [31:0]  io_cpu_fetchpacket_bits_uops_1_bits_inst,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [31:0]  io_cpu_fetchpacket_bits_uops_1_bits_debug_inst,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_1_bits_is_rvc,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [39:0]  io_cpu_fetchpacket_bits_uops_1_bits_debug_pc,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_1_bits_is_sfb,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [5:0]   io_cpu_fetchpacket_bits_uops_1_bits_ftq_idx,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_1_bits_edge_inst,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [5:0]   io_cpu_fetchpacket_bits_uops_1_bits_pc_lob,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_1_bits_taken,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_1_bits_xcpt_pf_if,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_1_bits_xcpt_ae_if,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_1_bits_bp_debug_if,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_1_bits_bp_xcpt_if,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [1:0]   io_cpu_fetchpacket_bits_uops_1_bits_debug_fsrc,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_2_valid,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [31:0]  io_cpu_fetchpacket_bits_uops_2_bits_inst,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [31:0]  io_cpu_fetchpacket_bits_uops_2_bits_debug_inst,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_2_bits_is_rvc,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [39:0]  io_cpu_fetchpacket_bits_uops_2_bits_debug_pc,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_2_bits_is_sfb,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [5:0]   io_cpu_fetchpacket_bits_uops_2_bits_ftq_idx,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_2_bits_edge_inst,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [5:0]   io_cpu_fetchpacket_bits_uops_2_bits_pc_lob,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_2_bits_taken,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_2_bits_xcpt_pf_if,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_2_bits_xcpt_ae_if,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_2_bits_bp_debug_if,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_2_bits_bp_xcpt_if,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [1:0]   io_cpu_fetchpacket_bits_uops_2_bits_debug_fsrc,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_3_valid,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [31:0]  io_cpu_fetchpacket_bits_uops_3_bits_inst,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [31:0]  io_cpu_fetchpacket_bits_uops_3_bits_debug_inst,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_3_bits_is_rvc,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [39:0]  io_cpu_fetchpacket_bits_uops_3_bits_debug_pc,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_3_bits_is_sfb,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [5:0]   io_cpu_fetchpacket_bits_uops_3_bits_ftq_idx,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_3_bits_edge_inst,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [5:0]   io_cpu_fetchpacket_bits_uops_3_bits_pc_lob,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_3_bits_taken,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_3_bits_xcpt_pf_if,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_3_bits_xcpt_ae_if,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_3_bits_bp_debug_if,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_fetchpacket_bits_uops_3_bits_bp_xcpt_if,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [1:0]   io_cpu_fetchpacket_bits_uops_3_bits_debug_fsrc,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [5:0]   io_cpu_get_pc_0_ftq_idx,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_get_pc_0_entry_cfi_idx_valid,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [2:0]   io_cpu_get_pc_0_entry_cfi_idx_bits,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [4:0]   io_cpu_get_pc_0_entry_ras_idx,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_get_pc_0_entry_start_bank,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [39:0]  io_cpu_get_pc_0_pc,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [39:0]  io_cpu_get_pc_0_com_pc,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_get_pc_0_next_val,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [39:0]  io_cpu_get_pc_0_next_pc,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [5:0]   io_cpu_get_pc_1_ftq_idx,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [2:0]   io_cpu_get_pc_1_entry_cfi_idx_bits,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [7:0]   io_cpu_get_pc_1_entry_br_mask,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_get_pc_1_entry_cfi_is_call,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_get_pc_1_entry_cfi_is_ret,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_get_pc_1_entry_start_bank,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [63:0]  io_cpu_get_pc_1_ghist_old_history,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_get_pc_1_ghist_current_saw_branch_not_taken,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_get_pc_1_ghist_new_saw_branch_not_taken,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_cpu_get_pc_1_ghist_new_saw_branch_taken,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [4:0]   io_cpu_get_pc_1_ghist_ras_idx,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [39:0]  io_cpu_get_pc_1_pc,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_cpu_sfence_valid,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_cpu_sfence_bits_rs1,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_cpu_sfence_bits_rs2,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [38:0]  io_cpu_sfence_bits_addr,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [5:0]   io_cpu_brupdate_b2_uop_ftq_idx,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [5:0]   io_cpu_brupdate_b2_uop_pc_lob,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_cpu_brupdate_b2_mispredict,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_cpu_brupdate_b2_taken,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_cpu_redirect_flush,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_cpu_redirect_val,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [39:0]  io_cpu_redirect_pc,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [5:0]   io_cpu_redirect_ftq_idx,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [63:0]  io_cpu_redirect_ghist_old_history,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_cpu_redirect_ghist_current_saw_branch_not_taken,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_cpu_redirect_ghist_new_saw_branch_not_taken,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_cpu_redirect_ghist_new_saw_branch_taken,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [4:0]   io_cpu_redirect_ghist_ras_idx,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_cpu_commit_valid,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [39:0]  io_cpu_commit_bits,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_cpu_flush_icache,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_req_ready,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_ptw_req_valid,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output [26:0]  io_ptw_req_bits_bits_addr,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  output         io_ptw_req_bits_bits_need_gpa,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_resp_valid,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_resp_bits_ae_ptw,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_resp_bits_ae_final,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_resp_bits_pf,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_resp_bits_gf,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_resp_bits_hr,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_resp_bits_hw,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_resp_bits_hx,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [43:0]  io_ptw_resp_bits_pte_ppn,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_resp_bits_pte_d,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_resp_bits_pte_a,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_resp_bits_pte_g,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_resp_bits_pte_u,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_resp_bits_pte_x,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_resp_bits_pte_w,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_resp_bits_pte_r,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_resp_bits_pte_v,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [1:0]   io_ptw_resp_bits_level,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_resp_bits_homogeneous,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [3:0]   io_ptw_ptbr_mode,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_status_debug,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [1:0]   io_ptw_status_prv,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_0_cfg_l,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [1:0]   io_ptw_pmp_0_cfg_a,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_0_cfg_x,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_0_cfg_w,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_0_cfg_r,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [29:0]  io_ptw_pmp_0_addr,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [31:0]  io_ptw_pmp_0_mask,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_1_cfg_l,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [1:0]   io_ptw_pmp_1_cfg_a,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_1_cfg_x,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_1_cfg_w,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_1_cfg_r,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [29:0]  io_ptw_pmp_1_addr,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [31:0]  io_ptw_pmp_1_mask,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_2_cfg_l,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [1:0]   io_ptw_pmp_2_cfg_a,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_2_cfg_x,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_2_cfg_w,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_2_cfg_r,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [29:0]  io_ptw_pmp_2_addr,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [31:0]  io_ptw_pmp_2_mask,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_3_cfg_l,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [1:0]   io_ptw_pmp_3_cfg_a,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_3_cfg_x,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_3_cfg_w,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_3_cfg_r,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [29:0]  io_ptw_pmp_3_addr,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [31:0]  io_ptw_pmp_3_mask,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_4_cfg_l,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [1:0]   io_ptw_pmp_4_cfg_a,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_4_cfg_x,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_4_cfg_w,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_4_cfg_r,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [29:0]  io_ptw_pmp_4_addr,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [31:0]  io_ptw_pmp_4_mask,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_5_cfg_l,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [1:0]   io_ptw_pmp_5_cfg_a,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_5_cfg_x,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_5_cfg_w,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_5_cfg_r,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [29:0]  io_ptw_pmp_5_addr,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [31:0]  io_ptw_pmp_5_mask,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_6_cfg_l,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [1:0]   io_ptw_pmp_6_cfg_a,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_6_cfg_x,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_6_cfg_w,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_6_cfg_r,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [29:0]  io_ptw_pmp_6_addr,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [31:0]  io_ptw_pmp_6_mask,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_7_cfg_l,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [1:0]   io_ptw_pmp_7_cfg_a,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_7_cfg_x,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_7_cfg_w,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input          io_ptw_pmp_7_cfg_r,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [29:0]  io_ptw_pmp_7_addr,	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
  input  [31:0]  io_ptw_pmp_7_mask	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:328:14]
);

  wire [39:0]      s0_vpc;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:965:30, :973:18, :977:38]
  wire             f1_clear;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:826:38, :965:30, :970:17, :977:38, :982:17]
  wire             f2_clear;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:826:38, :965:30, :969:17, :977:38, :981:17]
  wire             f4_clear;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:965:30, :966:17, :977:38]
  wire             f4_io_enq_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:920:38]
  wire [4:0]       f3_io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:545:24, :826:38, :833:79, :834:28]
  wire [2:0]       f4_io_enq_bits_cfi_idx_bits;	// @[src/main/scala/chisel3/util/Mux.scala:50:70]
  wire             f3_br_mask_7;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:748:37]
  wire             f3_mask_7;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:702:{39,62,71}]
  wire [31:0]      inst_5;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:689:23]
  wire             f3_br_mask_6;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:748:37]
  wire             f3_mask_6;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:702:{39,62,71}]
  wire [31:0]      inst_4;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:610:29, :693:29]
  wire             f3_br_mask_5;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:748:37]
  wire             f3_mask_5;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:702:{39,62,71}]
  wire [31:0]      inst_3;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:610:29, :686:29]
  wire             f3_br_mask_4;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:748:37]
  wire             f3_mask_4;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:702:{39,71}]
  wire             f3_br_mask_3;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:748:37]
  wire             f3_mask_3;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:702:{39,62,71}]
  wire [31:0]      inst_2;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:689:23]
  wire             f3_br_mask_2;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:748:37]
  wire             f3_mask_2;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:702:{39,62,71}]
  wire [31:0]      inst_1;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:610:29, :693:29]
  wire             f3_br_mask_1;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:748:37]
  wire             f3_mask_1;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:702:{39,62,71}]
  wire [31:0]      inst;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:610:29, :686:29]
  wire             f3_br_mask_0;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:748:37]
  wire             f3_mask_0;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:702:39]
  wire             _bpd_update_arbiter_io_in_1_ready;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
  wire             _bpd_update_arbiter_io_out_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
  wire             _bpd_update_arbiter_io_out_bits_is_mispredict_update;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
  wire             _bpd_update_arbiter_io_out_bits_is_repair_update;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
  wire [7:0]       _bpd_update_arbiter_io_out_bits_btb_mispredicts;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
  wire [39:0]      _bpd_update_arbiter_io_out_bits_pc;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
  wire [7:0]       _bpd_update_arbiter_io_out_bits_br_mask;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
  wire             _bpd_update_arbiter_io_out_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
  wire [2:0]       _bpd_update_arbiter_io_out_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
  wire             _bpd_update_arbiter_io_out_bits_cfi_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
  wire             _bpd_update_arbiter_io_out_bits_cfi_mispredicted;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
  wire             _bpd_update_arbiter_io_out_bits_cfi_is_br;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
  wire             _bpd_update_arbiter_io_out_bits_cfi_is_jal;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
  wire [63:0]      _bpd_update_arbiter_io_out_bits_ghist_old_history;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
  wire             _bpd_update_arbiter_io_out_bits_ghist_new_saw_branch_not_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
  wire             _bpd_update_arbiter_io_out_bits_ghist_new_saw_branch_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
  wire [39:0]      _bpd_update_arbiter_io_out_bits_target;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
  wire [119:0]     _bpd_update_arbiter_io_out_bits_meta_0;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
  wire [119:0]     _bpd_update_arbiter_io_out_bits_meta_1;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
  wire             _ftq_io_enq_ready;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
  wire [5:0]       _ftq_io_enq_idx;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
  wire             _ftq_io_bpdupdate_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
  wire             _ftq_io_bpdupdate_bits_is_mispredict_update;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
  wire             _ftq_io_bpdupdate_bits_is_repair_update;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
  wire [39:0]      _ftq_io_bpdupdate_bits_pc;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
  wire [7:0]       _ftq_io_bpdupdate_bits_br_mask;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
  wire             _ftq_io_bpdupdate_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
  wire [2:0]       _ftq_io_bpdupdate_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
  wire             _ftq_io_bpdupdate_bits_cfi_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
  wire             _ftq_io_bpdupdate_bits_cfi_mispredicted;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
  wire             _ftq_io_bpdupdate_bits_cfi_is_br;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
  wire             _ftq_io_bpdupdate_bits_cfi_is_jal;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
  wire [63:0]      _ftq_io_bpdupdate_bits_ghist_old_history;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
  wire             _ftq_io_bpdupdate_bits_ghist_new_saw_branch_not_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
  wire             _ftq_io_bpdupdate_bits_ghist_new_saw_branch_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
  wire [39:0]      _ftq_io_bpdupdate_bits_target;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
  wire [119:0]     _ftq_io_bpdupdate_bits_meta_0;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
  wire [119:0]     _ftq_io_bpdupdate_bits_meta_1;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
  wire             _ftq_io_ras_update;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
  wire [4:0]       _ftq_io_ras_update_idx;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
  wire [39:0]      _ftq_io_ras_update_pc;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
  wire             _fb_io_enq_ready;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:873:19]
  wire             _f4_io_enq_ready;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire [39:0]      _f4_io_deq_bits_pc;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_edge_inst_0;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_edge_inst_1;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire [31:0]      _f4_io_deq_bits_insts_0;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire [31:0]      _f4_io_deq_bits_insts_1;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire [31:0]      _f4_io_deq_bits_insts_2;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire [31:0]      _f4_io_deq_bits_insts_3;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire [31:0]      _f4_io_deq_bits_insts_4;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire [31:0]      _f4_io_deq_bits_insts_5;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire [31:0]      _f4_io_deq_bits_insts_6;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire [31:0]      _f4_io_deq_bits_insts_7;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire [31:0]      _f4_io_deq_bits_exp_insts_0;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire [31:0]      _f4_io_deq_bits_exp_insts_1;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire [31:0]      _f4_io_deq_bits_exp_insts_2;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire [31:0]      _f4_io_deq_bits_exp_insts_3;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire [31:0]      _f4_io_deq_bits_exp_insts_4;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire [31:0]      _f4_io_deq_bits_exp_insts_5;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire [31:0]      _f4_io_deq_bits_exp_insts_6;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire [31:0]      _f4_io_deq_bits_exp_insts_7;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_sfbs_0;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_sfbs_1;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_sfbs_2;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_sfbs_3;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_sfbs_4;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_sfbs_5;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_sfbs_6;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_sfbs_7;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_shadowed_mask_0;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_shadowed_mask_1;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_shadowed_mask_2;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_shadowed_mask_3;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_shadowed_mask_4;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_shadowed_mask_5;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_shadowed_mask_6;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_shadowed_mask_7;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire [2:0]       _f4_io_deq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire [2:0]       _f4_io_deq_bits_cfi_type;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire [39:0]      _f4_io_deq_bits_ras_top;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire [7:0]       _f4_io_deq_bits_mask;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire [7:0]       _f4_io_deq_bits_br_mask;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire [63:0]      _f4_io_deq_bits_ghist_old_history;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_ghist_current_saw_branch_not_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_ghist_new_saw_branch_not_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_ghist_new_saw_branch_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire [4:0]       _f4_io_deq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_xcpt_pf_if;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_bp_debug_if_oh_0;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_bp_debug_if_oh_1;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_bp_debug_if_oh_2;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_bp_debug_if_oh_3;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_bp_debug_if_oh_4;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_bp_debug_if_oh_5;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_bp_debug_if_oh_6;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_bp_debug_if_oh_7;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_bp_xcpt_if_oh_0;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_bp_xcpt_if_oh_1;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_bp_xcpt_if_oh_2;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_bp_xcpt_if_oh_3;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_bp_xcpt_if_oh_4;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_bp_xcpt_if_oh_5;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_bp_xcpt_if_oh_6;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_io_deq_bits_bp_xcpt_if_oh_7;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire [119:0]     _f4_io_deq_bits_bpd_meta_0;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire [119:0]     _f4_io_deq_bits_bpd_meta_1;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire [1:0]       _f4_io_deq_bits_fsrc;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  wire             _f4_btb_corrections_io_deq_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
  wire             _f4_btb_corrections_io_deq_bits_is_mispredict_update;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
  wire             _f4_btb_corrections_io_deq_bits_is_repair_update;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
  wire [7:0]       _f4_btb_corrections_io_deq_bits_btb_mispredicts;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
  wire [39:0]      _f4_btb_corrections_io_deq_bits_pc;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
  wire [7:0]       _f4_btb_corrections_io_deq_bits_br_mask;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
  wire             _f4_btb_corrections_io_deq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
  wire [2:0]       _f4_btb_corrections_io_deq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
  wire             _f4_btb_corrections_io_deq_bits_cfi_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
  wire             _f4_btb_corrections_io_deq_bits_cfi_mispredicted;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
  wire             _f4_btb_corrections_io_deq_bits_cfi_is_br;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
  wire             _f4_btb_corrections_io_deq_bits_cfi_is_jal;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
  wire [63:0]      _f4_btb_corrections_io_deq_bits_ghist_old_history;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
  wire             _f4_btb_corrections_io_deq_bits_ghist_new_saw_branch_not_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
  wire             _f4_btb_corrections_io_deq_bits_ghist_new_saw_branch_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
  wire [39:0]      _f4_btb_corrections_io_deq_bits_target;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
  wire [119:0]     _f4_btb_corrections_io_deq_bits_meta_0;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
  wire [119:0]     _f4_btb_corrections_io_deq_bits_meta_1;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
  wire             _bpd_decoder_5_io_out_is_ret;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire             _bpd_decoder_5_io_out_is_call;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire [39:0]      _bpd_decoder_5_io_out_target;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire [2:0]       _bpd_decoder_5_io_out_cfi_type;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire             _bpd_decoder_5_io_out_sfb_offset_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire [5:0]       _bpd_decoder_5_io_out_sfb_offset_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire             _bpd_decoder_5_io_out_shadowable;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire [31:0]      _exp_inst_rvc_exp_5_io_out_bits;	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
  wire             _exp_inst_rvc_exp_5_io_rvc;	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
  wire             _bpd_decoder_4_io_out_is_ret;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire             _bpd_decoder_4_io_out_is_call;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire [39:0]      _bpd_decoder_4_io_out_target;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire [2:0]       _bpd_decoder_4_io_out_cfi_type;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire             _bpd_decoder_4_io_out_sfb_offset_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire [5:0]       _bpd_decoder_4_io_out_sfb_offset_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire             _bpd_decoder_4_io_out_shadowable;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire [31:0]      _exp_inst_rvc_exp_4_io_out_bits;	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
  wire             _exp_inst_rvc_exp_4_io_rvc;	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
  wire             _bpd_decoder_3_io_out_is_ret;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire             _bpd_decoder_3_io_out_is_call;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire [39:0]      _bpd_decoder_3_io_out_target;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire [2:0]       _bpd_decoder_3_io_out_cfi_type;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire             _bpd_decoder_3_io_out_sfb_offset_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire [5:0]       _bpd_decoder_3_io_out_sfb_offset_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire             _bpd_decoder_3_io_out_shadowable;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire [31:0]      _exp_inst_rvc_exp_3_io_out_bits;	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
  wire             _exp_inst_rvc_exp_3_io_rvc;	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
  wire             _bpd_decoder0b_io_out_is_ret;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:651:39]
  wire             _bpd_decoder0b_io_out_is_call;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:651:39]
  wire [39:0]      _bpd_decoder0b_io_out_target;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:651:39]
  wire [2:0]       _bpd_decoder0b_io_out_cfi_type;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:651:39]
  wire             _bpd_decoder0b_io_out_sfb_offset_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:651:39]
  wire [5:0]       _bpd_decoder0b_io_out_sfb_offset_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:651:39]
  wire             _bpd_decoder0b_io_out_shadowable;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:651:39]
  wire [31:0]      _exp_inst0b_rvc_exp_io_out_bits;	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
  wire             _exp_inst0b_rvc_exp_io_rvc;	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
  wire             _bpd_decoder1_1_io_out_is_ret;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:637:34]
  wire             _bpd_decoder1_1_io_out_is_call;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:637:34]
  wire [39:0]      _bpd_decoder1_1_io_out_target;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:637:34]
  wire [2:0]       _bpd_decoder1_1_io_out_cfi_type;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:637:34]
  wire             _bpd_decoder1_1_io_out_sfb_offset_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:637:34]
  wire [5:0]       _bpd_decoder1_1_io_out_sfb_offset_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:637:34]
  wire             _bpd_decoder1_1_io_out_shadowable;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:637:34]
  wire [31:0]      _exp_inst1_rvc_exp_1_io_out_bits;	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
  wire             _exp_inst1_rvc_exp_1_io_rvc;	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
  wire             _bpd_decoder_2_io_out_is_ret;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire             _bpd_decoder_2_io_out_is_call;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire [39:0]      _bpd_decoder_2_io_out_target;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire [2:0]       _bpd_decoder_2_io_out_cfi_type;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire             _bpd_decoder_2_io_out_sfb_offset_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire [5:0]       _bpd_decoder_2_io_out_sfb_offset_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire             _bpd_decoder_2_io_out_shadowable;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire [31:0]      _exp_inst_rvc_exp_2_io_out_bits;	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
  wire             _exp_inst_rvc_exp_2_io_rvc;	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
  wire             _bpd_decoder_1_io_out_is_ret;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire             _bpd_decoder_1_io_out_is_call;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire [39:0]      _bpd_decoder_1_io_out_target;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire [2:0]       _bpd_decoder_1_io_out_cfi_type;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire             _bpd_decoder_1_io_out_sfb_offset_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire [5:0]       _bpd_decoder_1_io_out_sfb_offset_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire             _bpd_decoder_1_io_out_shadowable;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire [31:0]      _exp_inst_rvc_exp_1_io_out_bits;	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
  wire             _exp_inst_rvc_exp_1_io_rvc;	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
  wire             _bpd_decoder_io_out_is_ret;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire             _bpd_decoder_io_out_is_call;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire [39:0]      _bpd_decoder_io_out_target;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire [2:0]       _bpd_decoder_io_out_cfi_type;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire             _bpd_decoder_io_out_sfb_offset_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire [5:0]       _bpd_decoder_io_out_sfb_offset_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire             _bpd_decoder_io_out_shadowable;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  wire [31:0]      _exp_inst_rvc_exp_io_out_bits;	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
  wire             _exp_inst_rvc_exp_io_rvc;	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
  wire             _bpd_decoder1_io_out_is_ret;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:637:34]
  wire             _bpd_decoder1_io_out_is_call;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:637:34]
  wire [39:0]      _bpd_decoder1_io_out_target;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:637:34]
  wire [2:0]       _bpd_decoder1_io_out_cfi_type;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:637:34]
  wire             _bpd_decoder1_io_out_sfb_offset_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:637:34]
  wire [5:0]       _bpd_decoder1_io_out_sfb_offset_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:637:34]
  wire             _bpd_decoder1_io_out_shadowable;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:637:34]
  wire             _bpd_decoder0_io_out_is_ret;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:634:34]
  wire             _bpd_decoder0_io_out_is_call;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:634:34]
  wire [39:0]      _bpd_decoder0_io_out_target;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:634:34]
  wire [2:0]       _bpd_decoder0_io_out_cfi_type;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:634:34]
  wire             _bpd_decoder0_io_out_sfb_offset_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:634:34]
  wire [5:0]       _bpd_decoder0_io_out_sfb_offset_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:634:34]
  wire             _bpd_decoder0_io_out_shadowable;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:634:34]
  wire [31:0]      _exp_inst1_rvc_exp_io_out_bits;	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
  wire             _exp_inst1_rvc_exp_io_rvc;	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
  wire [31:0]      _exp_inst0_rvc_exp_io_out_bits;	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
  wire             _exp_inst0_rvc_exp_io_rvc;	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
  wire             _f3_bpd_resp_io_enq_ready;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
  wire [39:0]      _f3_bpd_resp_io_deq_bits_pc;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_0_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_0_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
  wire [39:0]      _f3_bpd_resp_io_deq_bits_preds_0_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_1_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_1_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
  wire [39:0]      _f3_bpd_resp_io_deq_bits_preds_1_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_2_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_2_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
  wire [39:0]      _f3_bpd_resp_io_deq_bits_preds_2_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_3_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_3_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
  wire [39:0]      _f3_bpd_resp_io_deq_bits_preds_3_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_4_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_4_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
  wire [39:0]      _f3_bpd_resp_io_deq_bits_preds_4_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_5_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_5_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
  wire [39:0]      _f3_bpd_resp_io_deq_bits_preds_5_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_6_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_6_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
  wire [39:0]      _f3_bpd_resp_io_deq_bits_preds_6_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_7_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_7_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
  wire [39:0]      _f3_bpd_resp_io_deq_bits_preds_7_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
  wire [119:0]     _f3_bpd_resp_io_deq_bits_meta_0;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
  wire [119:0]     _f3_bpd_resp_io_deq_bits_meta_1;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
  wire             _f3_bpd_resp_io_deq_bits_lhist_0;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
  wire             _f3_bpd_resp_io_deq_bits_lhist_1;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
  wire             _f3_io_enq_ready;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11]
  wire             _f3_io_deq_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11]
  wire [39:0]      _f3_io_deq_bits_pc;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11]
  wire [127:0]     _f3_io_deq_bits_data;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11]
  wire [7:0]       _f3_io_deq_bits_mask;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11]
  wire             _f3_io_deq_bits_xcpt_pf_inst;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11]
  wire             _f3_io_deq_bits_xcpt_ae_inst;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11]
  wire [63:0]      _f3_io_deq_bits_ghist_old_history;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11]
  wire             _f3_io_deq_bits_ghist_current_saw_branch_not_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11]
  wire             _f3_io_deq_bits_ghist_new_saw_branch_not_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11]
  wire             _f3_io_deq_bits_ghist_new_saw_branch_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11]
  wire [4:0]       _f3_io_deq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11]
  wire [1:0]       _f3_io_deq_bits_fsrc;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11]
  wire [1:0]       _f3_io_deq_bits_tsrc;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11]
  wire             _tlb_io_resp_miss;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:339:19]
  wire [31:0]      _tlb_io_resp_paddr;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:339:19]
  wire             _tlb_io_resp_pf_inst;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:339:19]
  wire             _tlb_io_resp_ae_inst;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:339:19]
  wire [39:0]      _ras_io_read_addr;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:335:19]
  wire             _bpd_io_resp_f1_preds_0_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_0_is_br;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_0_is_jal;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_0_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f1_preds_0_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_1_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_1_is_br;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_1_is_jal;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_1_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f1_preds_1_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_2_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_2_is_br;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_2_is_jal;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_2_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f1_preds_2_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_3_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_3_is_br;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_3_is_jal;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_3_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f1_preds_3_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_4_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_4_is_br;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_4_is_jal;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_4_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f1_preds_4_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_5_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_5_is_br;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_5_is_jal;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_5_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f1_preds_5_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_6_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_6_is_br;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_6_is_jal;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_6_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f1_preds_6_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_7_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_7_is_br;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_7_is_jal;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_7_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f1_preds_7_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_0_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_0_is_br;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_0_is_jal;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_0_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f2_preds_0_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_1_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_1_is_br;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_1_is_jal;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_1_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f2_preds_1_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_2_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_2_is_br;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_2_is_jal;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_2_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f2_preds_2_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_3_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_3_is_br;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_3_is_jal;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_3_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f2_preds_3_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_4_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_4_is_br;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_4_is_jal;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_4_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f2_preds_4_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_5_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_5_is_br;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_5_is_jal;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_5_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f2_preds_5_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_6_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_6_is_br;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_6_is_jal;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_6_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f2_preds_6_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_7_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_7_is_br;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_7_is_jal;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_7_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f2_preds_7_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f3_pc;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_0_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_0_is_br;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_0_is_jal;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_0_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f3_preds_0_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_1_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_1_is_br;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_1_is_jal;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_1_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f3_preds_1_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_2_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_2_is_br;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_2_is_jal;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_2_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f3_preds_2_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_3_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_3_is_br;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_3_is_jal;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_3_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f3_preds_3_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_4_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_4_is_br;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_4_is_jal;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_4_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f3_preds_4_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_5_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_5_is_br;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_5_is_jal;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_5_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f3_preds_5_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_6_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_6_is_br;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_6_is_jal;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_6_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f3_preds_6_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_7_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_7_is_br;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_7_is_jal;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_7_predicted_pc_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f3_preds_7_predicted_pc_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire [119:0]     _bpd_io_resp_f3_meta_0;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire [119:0]     _bpd_io_resp_f3_meta_1;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  wire             _icache_io_resp_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:301:26]
  wire [127:0]     _icache_io_resp_bits_data;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:301:26]
  reg              REG;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:367:16]
  wire             _GEN = REG & ~reset;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:367:{16,31,34}]
  reg  [39:0]      s1_vpc;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:385:29]
  reg              s1_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:386:29]
  reg  [63:0]      s1_ghist_old_history;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:387:29]
  reg              s1_ghist_current_saw_branch_not_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:387:29]
  reg              s1_ghist_new_saw_branch_not_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:387:29]
  reg              s1_ghist_new_saw_branch_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:387:29]
  reg  [4:0]       s1_ghist_ras_idx;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:387:29]
  reg              s1_is_replay;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:388:29]
  reg              s1_is_sfence;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:389:29]
  reg  [1:0]       s1_tsrc;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:391:29]
  reg              tlb_io_sfence_REG_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:399:35]
  reg              tlb_io_sfence_REG_bits_rs1;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:399:35]
  reg              tlb_io_sfence_REG_bits_rs2;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:399:35]
  reg  [38:0]      tlb_io_sfence_REG_bits_addr;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:399:35]
  wire             s1_tlb_miss = ~s1_is_replay & _tlb_io_resp_miss;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:339:19, :388:29, :392:41, :402:35]
  reg              s1_tlb_resp_REG_pf_inst;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:403:46]
  reg              s1_tlb_resp_REG_gf_inst;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:403:46]
  reg              s1_tlb_resp_REG_ae_inst;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:403:46]
  wire             s1_tlb_resp_pf_inst = s1_is_replay ? s1_tlb_resp_REG_pf_inst : _tlb_io_resp_pf_inst;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:339:19, :388:29, :403:{24,46}]
  wire             s1_tlb_resp_ae_inst = s1_is_replay ? s1_tlb_resp_REG_ae_inst : _tlb_io_resp_ae_inst;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:339:19, :388:29, :403:{24,46}]
  reg  [31:0]      s1_ppc_REG;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:404:42]
  wire [31:0]      s1_ppc = s1_is_replay ? s1_ppc_REG : _tlb_io_resp_paddr;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:339:19, :388:29, :404:{20,42}]
  wire [10:0]      _f1_mask_T = 11'hFF << s1_vpc[2:1];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:181:31, :385:29, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire [7:0]       _GEN_0 = _f1_mask_T[7:0] & ((&(s1_vpc[5:3])) ? 8'hF : 8'hFF);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:152:{28,66}, :180:25, :181:{31,40}, :385:29]
  wire             f1_redirects_0 = s1_valid & _GEN_0[0] & _bpd_io_resp_f1_preds_0_predicted_pc_valid & (_bpd_io_resp_f1_preds_0_is_jal | _bpd_io_resp_f1_preds_0_is_br & _bpd_io_resp_f1_preds_0_taken);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:181:40, :333:19, :386:29, :416:{14,24,28,71}, :417:34, :418:35]
  wire             f1_redirects_1 = s1_valid & _GEN_0[1] & _bpd_io_resp_f1_preds_1_predicted_pc_valid & (_bpd_io_resp_f1_preds_1_is_jal | _bpd_io_resp_f1_preds_1_is_br & _bpd_io_resp_f1_preds_1_taken);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:181:40, :333:19, :386:29, :416:{14,24,28,71}, :417:34, :418:35]
  wire             f1_redirects_2 = s1_valid & _GEN_0[2] & _bpd_io_resp_f1_preds_2_predicted_pc_valid & (_bpd_io_resp_f1_preds_2_is_jal | _bpd_io_resp_f1_preds_2_is_br & _bpd_io_resp_f1_preds_2_taken);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:181:40, :333:19, :386:29, :416:{14,24,28,71}, :417:34, :418:35]
  wire             f1_redirects_3 = s1_valid & _GEN_0[3] & _bpd_io_resp_f1_preds_3_predicted_pc_valid & (_bpd_io_resp_f1_preds_3_is_jal | _bpd_io_resp_f1_preds_3_is_br & _bpd_io_resp_f1_preds_3_taken);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:181:40, :333:19, :386:29, :416:{14,24,28,71}, :417:34, :418:35]
  wire             f1_redirects_4 = s1_valid & _GEN_0[4] & _bpd_io_resp_f1_preds_4_predicted_pc_valid & (_bpd_io_resp_f1_preds_4_is_jal | _bpd_io_resp_f1_preds_4_is_br & _bpd_io_resp_f1_preds_4_taken);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:181:40, :333:19, :386:29, :416:{14,24,28,71}, :417:34, :418:35]
  wire             f1_redirects_5 = s1_valid & _GEN_0[5] & _bpd_io_resp_f1_preds_5_predicted_pc_valid & (_bpd_io_resp_f1_preds_5_is_jal | _bpd_io_resp_f1_preds_5_is_br & _bpd_io_resp_f1_preds_5_taken);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:181:40, :333:19, :386:29, :416:{14,24,28,71}, :417:34, :418:35]
  wire             f1_redirects_6 = s1_valid & _GEN_0[6] & _bpd_io_resp_f1_preds_6_predicted_pc_valid & (_bpd_io_resp_f1_preds_6_is_jal | _bpd_io_resp_f1_preds_6_is_br & _bpd_io_resp_f1_preds_6_taken);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:181:40, :333:19, :386:29, :416:{14,24,28,71}, :417:34, :418:35]
  wire [2:0]       f1_redirect_idx = f1_redirects_0 ? 3'h0 : f1_redirects_1 ? 3'h1 : f1_redirects_2 ? 3'h2 : f1_redirects_3 ? 3'h3 : f1_redirects_4 ? 3'h4 : f1_redirects_5 ? 3'h5 : {2'h3, ~f1_redirects_6};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:416:{14,28,71}, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire             f1_do_redirect = f1_redirects_0 | f1_redirects_1 | f1_redirects_2 | f1_redirects_3 | f1_redirects_4 | f1_redirects_5 | f1_redirects_6 | s1_valid & _GEN_0[7] & _bpd_io_resp_f1_preds_7_predicted_pc_valid & (_bpd_io_resp_f1_preds_7_is_jal | _bpd_io_resp_f1_preds_7_is_br & _bpd_io_resp_f1_preds_7_taken);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:181:40, :333:19, :386:29, :416:{14,24,28,71}, :417:34, :418:35, :421:45]
  wire [7:0][39:0] _GEN_1 = {{_bpd_io_resp_f1_preds_7_predicted_pc_bits}, {_bpd_io_resp_f1_preds_6_predicted_pc_bits}, {_bpd_io_resp_f1_preds_5_predicted_pc_bits}, {_bpd_io_resp_f1_preds_4_predicted_pc_bits}, {_bpd_io_resp_f1_preds_3_predicted_pc_bits}, {_bpd_io_resp_f1_preds_2_predicted_pc_bits}, {_bpd_io_resp_f1_preds_1_predicted_pc_bits}, {_bpd_io_resp_f1_preds_0_predicted_pc_bits}};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19, generators/rocket-chip/src/main/scala/util/package.scala:39:{76,86}]
  wire [7:0]       _GEN_2 = {{_bpd_io_resp_f1_preds_7_taken}, {_bpd_io_resp_f1_preds_6_taken}, {_bpd_io_resp_f1_preds_5_taken}, {_bpd_io_resp_f1_preds_4_taken}, {_bpd_io_resp_f1_preds_3_taken}, {_bpd_io_resp_f1_preds_2_taken}, {_bpd_io_resp_f1_preds_1_taken}, {_bpd_io_resp_f1_preds_0_taken}};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19, :429:46]
  wire [7:0]       _GEN_3 = {{_bpd_io_resp_f1_preds_7_is_br}, {_bpd_io_resp_f1_preds_6_is_br}, {_bpd_io_resp_f1_preds_5_is_br}, {_bpd_io_resp_f1_preds_4_is_br}, {_bpd_io_resp_f1_preds_3_is_br}, {_bpd_io_resp_f1_preds_2_is_br}, {_bpd_io_resp_f1_preds_1_is_br}, {_bpd_io_resp_f1_preds_0_is_br}};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19, :429:46]
  wire             _f1_predicted_ghist_T_10 = _GEN_2[f1_redirect_idx] & f1_do_redirect;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:421:45, :429:46, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [7:0]       f1_predicted_ghist_cfi_idx_oh = 8'h1 << f1_redirect_idx;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [6:0]       _GEN_4 = f1_predicted_ghist_cfi_idx_oh[6:0] | f1_predicted_ghist_cfi_idx_oh[7:1];	// @[generators/boom/src/main/scala/v3/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [5:0]       _GEN_5 = _GEN_4[5:0] | f1_predicted_ghist_cfi_idx_oh[7:2];	// @[generators/boom/src/main/scala/v3/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [4:0]       _GEN_6 = _GEN_5[4:0] | f1_predicted_ghist_cfi_idx_oh[7:3];	// @[generators/boom/src/main/scala/v3/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [3:0]       _GEN_7 = _GEN_6[3:0] | f1_predicted_ghist_cfi_idx_oh[7:4];	// @[generators/boom/src/main/scala/v3/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [2:0]       _GEN_8 = _GEN_7[2:0] | f1_predicted_ghist_cfi_idx_oh[7:5];	// @[generators/boom/src/main/scala/v3/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [1:0]       _GEN_9 = _GEN_8[1:0] | f1_predicted_ghist_cfi_idx_oh[7:6];	// @[generators/boom/src/main/scala/v3/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [7:0]       _GEN_10 = {_bpd_io_resp_f1_preds_7_is_br & _bpd_io_resp_f1_preds_7_predicted_pc_valid, _bpd_io_resp_f1_preds_6_is_br & _bpd_io_resp_f1_preds_6_predicted_pc_valid, _bpd_io_resp_f1_preds_5_is_br & _bpd_io_resp_f1_preds_5_predicted_pc_valid, _bpd_io_resp_f1_preds_4_is_br & _bpd_io_resp_f1_preds_4_predicted_pc_valid, _bpd_io_resp_f1_preds_3_is_br & _bpd_io_resp_f1_preds_3_predicted_pc_valid, _bpd_io_resp_f1_preds_2_is_br & _bpd_io_resp_f1_preds_2_predicted_pc_valid, _bpd_io_resp_f1_preds_1_is_br & _bpd_io_resp_f1_preds_1_predicted_pc_valid, _bpd_io_resp_f1_preds_0_is_br & _bpd_io_resp_f1_preds_0_predicted_pc_valid} & _GEN_0 & (f1_do_redirect ? {&f1_redirect_idx, _GEN_4[6], _GEN_5[5], _GEN_6[4], _GEN_7[3], _GEN_8[2], _GEN_9[1], _GEN_9[0] | (&f1_redirect_idx)} & ~(_GEN_3[f1_redirect_idx] & _f1_predicted_ghist_T_10 ? f1_predicted_ghist_cfi_idx_oh : 8'h0) : 8'hFF);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:89:{39,44}, :90:{67,69,73,84}, :181:40, :333:19, :421:45, :428:{40,72}, :429:46, generators/boom/src/main/scala/v3/util/util.scala:373:{29,45}, generators/rocket-chip/src/main/scala/util/package.scala:45:27, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire             f1_predicted_ghist_cfi_in_bank_0 = _f1_predicted_ghist_T_10 & ~(f1_redirect_idx[2]);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:104:{50,67}, :429:46, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire             f1_predicted_ghist_ignore_second_bank = f1_predicted_ghist_cfi_in_bank_0 | (&(s1_vpc[5:3]));	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:104:50, :105:46, :152:{28,66}, :385:29]
  wire             f1_predicted_ghist_first_bank_saw_not_taken = (|(_GEN_10[3:0])) | s1_ghist_current_saw_branch_not_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:89:39, :107:{56,72,80}, :181:40, :387:29, :428:72]
  wire [63:0]      _GEN_11 = {s1_ghist_old_history[62:0], 1'h0};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:67:75, :387:29]
  wire [63:0]      _GEN_12 = {s1_ghist_old_history[62:0], 1'h1};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:67:{75,80}, :387:29]
  wire [63:0]      _f1_predicted_ghist_new_history_old_history_T_4 = s1_ghist_new_saw_branch_taken ? _GEN_12 : s1_ghist_new_saw_branch_not_taken ? _GEN_11 : s1_ghist_old_history;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:67:{12,75,80}, :68:12, :387:29]
  wire [62:0]      _GEN_13 = {s1_ghist_old_history[61:0], 1'h0};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:67:75, :387:29]
  wire [62:0]      _GEN_14 = {s1_ghist_old_history[61:0], 1'h1};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:67:{75,80}, :387:29]
  wire [63:0]      _f1_predicted_ghist_new_history_old_history_T_25 = _GEN_3[f1_redirect_idx] & f1_predicted_ghist_cfi_in_bank_0 ? {s1_ghist_new_saw_branch_taken ? _GEN_14 : s1_ghist_new_saw_branch_not_taken ? _GEN_13 : s1_ghist_old_history[62:0], 1'h1} : f1_predicted_ghist_first_bank_saw_not_taken ? {s1_ghist_new_saw_branch_taken ? _GEN_14 : s1_ghist_new_saw_branch_not_taken ? _GEN_13 : s1_ghist_old_history[62:0], 1'h0} : s1_ghist_new_saw_branch_taken ? _GEN_12 : s1_ghist_new_saw_branch_not_taken ? _GEN_11 : s1_ghist_old_history;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:67:{12,75,80}, :68:12, :104:50, :107:80, :114:{39,50,115}, :115:{39,110}, :387:29, :429:46, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire             _GEN_15 = s1_valid & ~s1_tlb_miss;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:386:29, :402:35, :437:{18,21}]
  reg              s2_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:450:25]
  reg  [39:0]      s2_vpc;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:451:25]
  reg  [63:0]      s2_ghist_old_history;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:452:21]
  reg              s2_ghist_current_saw_branch_not_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:452:21]
  reg              s2_ghist_new_saw_branch_not_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:452:21]
  reg              s2_ghist_new_saw_branch_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:452:21]
  reg  [4:0]       s2_ghist_ras_idx;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:452:21]
  reg  [31:0]      s2_ppc;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:454:24]
  reg  [1:0]       s2_tsrc;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:455:24]
  reg              s2_tlb_resp_pf_inst;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:457:28]
  reg              s2_tlb_resp_gf_inst;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:457:28]
  reg              s2_tlb_resp_ae_inst;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:457:28]
  reg              s2_tlb_miss;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:458:28]
  reg              s2_is_replay_REG;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:459:29]
  wire             s2_is_replay = s2_is_replay_REG & s2_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:450:25, :459:{29,44}]
  wire             _f3_io_enq_valid_T_2 = s2_tlb_resp_ae_inst | s2_tlb_resp_pf_inst;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:457:28, :460:50]
  wire             s2_xcpt = s2_valid & _f3_io_enq_valid_T_2 & ~s2_is_replay;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:450:25, :459:44, :460:{26,50,74,77}]
  wire [10:0]      _f2_mask_T = 11'hFF << s2_vpc[2:1];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:181:31, :451:25, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire [7:0]       _GEN_16 = _f2_mask_T[7:0] & ((&(s2_vpc[5:3])) ? 8'hF : 8'hFF);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:152:{28,66}, :180:25, :181:{31,40}, :451:25]
  wire             f2_redirects_0 = s2_valid & _GEN_16[0] & _bpd_io_resp_f2_preds_0_predicted_pc_valid & (_bpd_io_resp_f2_preds_0_is_jal | _bpd_io_resp_f2_preds_0_is_br & _bpd_io_resp_f2_preds_0_taken);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:181:40, :333:19, :450:25, :471:{14,24,28,71}, :472:34, :473:35]
  wire             f2_redirects_1 = s2_valid & _GEN_16[1] & _bpd_io_resp_f2_preds_1_predicted_pc_valid & (_bpd_io_resp_f2_preds_1_is_jal | _bpd_io_resp_f2_preds_1_is_br & _bpd_io_resp_f2_preds_1_taken);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:181:40, :333:19, :450:25, :471:{14,24,28,71}, :472:34, :473:35]
  wire             f2_redirects_2 = s2_valid & _GEN_16[2] & _bpd_io_resp_f2_preds_2_predicted_pc_valid & (_bpd_io_resp_f2_preds_2_is_jal | _bpd_io_resp_f2_preds_2_is_br & _bpd_io_resp_f2_preds_2_taken);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:181:40, :333:19, :450:25, :471:{14,24,28,71}, :472:34, :473:35]
  wire             f2_redirects_3 = s2_valid & _GEN_16[3] & _bpd_io_resp_f2_preds_3_predicted_pc_valid & (_bpd_io_resp_f2_preds_3_is_jal | _bpd_io_resp_f2_preds_3_is_br & _bpd_io_resp_f2_preds_3_taken);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:181:40, :333:19, :450:25, :471:{14,24,28,71}, :472:34, :473:35]
  wire             f2_redirects_4 = s2_valid & _GEN_16[4] & _bpd_io_resp_f2_preds_4_predicted_pc_valid & (_bpd_io_resp_f2_preds_4_is_jal | _bpd_io_resp_f2_preds_4_is_br & _bpd_io_resp_f2_preds_4_taken);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:181:40, :333:19, :450:25, :471:{14,24,28,71}, :472:34, :473:35]
  wire             f2_redirects_5 = s2_valid & _GEN_16[5] & _bpd_io_resp_f2_preds_5_predicted_pc_valid & (_bpd_io_resp_f2_preds_5_is_jal | _bpd_io_resp_f2_preds_5_is_br & _bpd_io_resp_f2_preds_5_taken);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:181:40, :333:19, :450:25, :471:{14,24,28,71}, :472:34, :473:35]
  wire             f2_redirects_6 = s2_valid & _GEN_16[6] & _bpd_io_resp_f2_preds_6_predicted_pc_valid & (_bpd_io_resp_f2_preds_6_is_jal | _bpd_io_resp_f2_preds_6_is_br & _bpd_io_resp_f2_preds_6_taken);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:181:40, :333:19, :450:25, :471:{14,24,28,71}, :472:34, :473:35]
  wire [2:0]       f2_redirect_idx = f2_redirects_0 ? 3'h0 : f2_redirects_1 ? 3'h1 : f2_redirects_2 ? 3'h2 : f2_redirects_3 ? 3'h3 : f2_redirects_4 ? 3'h4 : f2_redirects_5 ? 3'h5 : {2'h3, ~f2_redirects_6};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:471:{14,28,71}, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire             f2_do_redirect = f2_redirects_0 | f2_redirects_1 | f2_redirects_2 | f2_redirects_3 | f2_redirects_4 | f2_redirects_5 | f2_redirects_6 | s2_valid & _GEN_16[7] & _bpd_io_resp_f2_preds_7_predicted_pc_valid & (_bpd_io_resp_f2_preds_7_is_jal | _bpd_io_resp_f2_preds_7_is_br & _bpd_io_resp_f2_preds_7_taken);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:181:40, :333:19, :450:25, :471:{14,24,28,71}, :472:34, :473:35, :477:45]
  wire [7:0][39:0] _GEN_17 = {{_bpd_io_resp_f2_preds_7_predicted_pc_bits}, {_bpd_io_resp_f2_preds_6_predicted_pc_bits}, {_bpd_io_resp_f2_preds_5_predicted_pc_bits}, {_bpd_io_resp_f2_preds_4_predicted_pc_bits}, {_bpd_io_resp_f2_preds_3_predicted_pc_bits}, {_bpd_io_resp_f2_preds_2_predicted_pc_bits}, {_bpd_io_resp_f2_preds_1_predicted_pc_bits}, {_bpd_io_resp_f2_preds_0_predicted_pc_bits}};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19, generators/rocket-chip/src/main/scala/util/package.scala:39:{76,86}]
  wire [39:0]      f2_predicted_target = f2_do_redirect ? _GEN_17[f2_redirect_idx] : {s2_vpc[39:3], 3'h0} + {35'h0, (&(s2_vpc[5:3])) ? 5'h8 : 5'h10};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:152:{28,66}, :170:{23,28}, :324:7, :451:25, :477:45, :478:32, generators/rocket-chip/src/main/scala/util/package.scala:39:{76,86}, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [7:0]       _GEN_18 = {{_bpd_io_resp_f2_preds_7_taken}, {_bpd_io_resp_f2_preds_6_taken}, {_bpd_io_resp_f2_preds_5_taken}, {_bpd_io_resp_f2_preds_4_taken}, {_bpd_io_resp_f2_preds_3_taken}, {_bpd_io_resp_f2_preds_2_taken}, {_bpd_io_resp_f2_preds_1_taken}, {_bpd_io_resp_f2_preds_0_taken}};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19, :483:46]
  wire [7:0]       _GEN_19 = {{_bpd_io_resp_f2_preds_7_is_br}, {_bpd_io_resp_f2_preds_6_is_br}, {_bpd_io_resp_f2_preds_5_is_br}, {_bpd_io_resp_f2_preds_4_is_br}, {_bpd_io_resp_f2_preds_3_is_br}, {_bpd_io_resp_f2_preds_2_is_br}, {_bpd_io_resp_f2_preds_1_is_br}, {_bpd_io_resp_f2_preds_0_is_br}};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19, :483:46]
  wire             _f2_predicted_ghist_T_10 = _GEN_18[f2_redirect_idx] & f2_do_redirect;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:477:45, :483:46, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [7:0]       f2_predicted_ghist_cfi_idx_oh = 8'h1 << f2_redirect_idx;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [6:0]       _GEN_20 = f2_predicted_ghist_cfi_idx_oh[6:0] | f2_predicted_ghist_cfi_idx_oh[7:1];	// @[generators/boom/src/main/scala/v3/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [5:0]       _GEN_21 = _GEN_20[5:0] | f2_predicted_ghist_cfi_idx_oh[7:2];	// @[generators/boom/src/main/scala/v3/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [4:0]       _GEN_22 = _GEN_21[4:0] | f2_predicted_ghist_cfi_idx_oh[7:3];	// @[generators/boom/src/main/scala/v3/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [3:0]       _GEN_23 = _GEN_22[3:0] | f2_predicted_ghist_cfi_idx_oh[7:4];	// @[generators/boom/src/main/scala/v3/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [2:0]       _GEN_24 = _GEN_23[2:0] | f2_predicted_ghist_cfi_idx_oh[7:5];	// @[generators/boom/src/main/scala/v3/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [1:0]       _GEN_25 = _GEN_24[1:0] | f2_predicted_ghist_cfi_idx_oh[7:6];	// @[generators/boom/src/main/scala/v3/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [7:0]       _GEN_26 = {_bpd_io_resp_f2_preds_7_is_br & _bpd_io_resp_f2_preds_7_predicted_pc_valid, _bpd_io_resp_f2_preds_6_is_br & _bpd_io_resp_f2_preds_6_predicted_pc_valid, _bpd_io_resp_f2_preds_5_is_br & _bpd_io_resp_f2_preds_5_predicted_pc_valid, _bpd_io_resp_f2_preds_4_is_br & _bpd_io_resp_f2_preds_4_predicted_pc_valid, _bpd_io_resp_f2_preds_3_is_br & _bpd_io_resp_f2_preds_3_predicted_pc_valid, _bpd_io_resp_f2_preds_2_is_br & _bpd_io_resp_f2_preds_2_predicted_pc_valid, _bpd_io_resp_f2_preds_1_is_br & _bpd_io_resp_f2_preds_1_predicted_pc_valid, _bpd_io_resp_f2_preds_0_is_br & _bpd_io_resp_f2_preds_0_predicted_pc_valid} & _GEN_16 & (f2_do_redirect ? {&f2_redirect_idx, _GEN_20[6], _GEN_21[5], _GEN_22[4], _GEN_23[3], _GEN_24[2], _GEN_25[1], _GEN_25[0] | (&f2_redirect_idx)} & ~(_GEN_19[f2_redirect_idx] & _f2_predicted_ghist_T_10 ? f2_predicted_ghist_cfi_idx_oh : 8'h0) : 8'hFF);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:89:{39,44}, :90:{67,69,73,84}, :181:40, :333:19, :477:45, :482:{40,72}, :483:46, generators/boom/src/main/scala/v3/util/util.scala:373:{29,45}, generators/rocket-chip/src/main/scala/util/package.scala:45:27, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire             f2_predicted_ghist_cfi_in_bank_0 = _f2_predicted_ghist_T_10 & ~(f2_redirect_idx[2]);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:104:{50,67}, :483:46, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire             f2_predicted_ghist_ignore_second_bank = f2_predicted_ghist_cfi_in_bank_0 | (&(s2_vpc[5:3]));	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:104:50, :105:46, :152:{28,66}, :451:25]
  wire             f2_predicted_ghist_first_bank_saw_not_taken = (|(_GEN_26[3:0])) | s2_ghist_current_saw_branch_not_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:89:39, :107:{56,72,80}, :181:40, :452:21, :482:72]
  wire [63:0]      _GEN_27 = {s2_ghist_old_history[62:0], 1'h0};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:67:75, :452:21]
  wire [63:0]      _GEN_28 = {s2_ghist_old_history[62:0], 1'h1};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:67:{75,80}, :452:21]
  wire [63:0]      _f2_predicted_ghist_new_history_old_history_T_4 = s2_ghist_new_saw_branch_taken ? _GEN_28 : s2_ghist_new_saw_branch_not_taken ? _GEN_27 : s2_ghist_old_history;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:67:{12,75,80}, :68:12, :452:21]
  wire [62:0]      _GEN_29 = {s2_ghist_old_history[61:0], 1'h0};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:67:75, :452:21]
  wire [62:0]      _GEN_30 = {s2_ghist_old_history[61:0], 1'h1};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:67:{75,80}, :452:21]
  wire [63:0]      _f2_predicted_ghist_new_history_old_history_T_25 = _GEN_19[f2_redirect_idx] & f2_predicted_ghist_cfi_in_bank_0 ? {s2_ghist_new_saw_branch_taken ? _GEN_30 : s2_ghist_new_saw_branch_not_taken ? _GEN_29 : s2_ghist_old_history[62:0], 1'h1} : f2_predicted_ghist_first_bank_saw_not_taken ? {s2_ghist_new_saw_branch_taken ? _GEN_30 : s2_ghist_new_saw_branch_not_taken ? _GEN_29 : s2_ghist_old_history[62:0], 1'h0} : s2_ghist_new_saw_branch_taken ? _GEN_28 : s2_ghist_new_saw_branch_not_taken ? _GEN_27 : s2_ghist_old_history;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:67:{12,75,80}, :68:12, :104:50, :107:80, :114:{39,50,115}, :115:{39,110}, :452:21, :483:46, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [63:0]      f2_predicted_ghist_old_history = f2_predicted_ghist_ignore_second_bank ? _f2_predicted_ghist_new_history_old_history_T_4 : _f2_predicted_ghist_new_history_old_history_T_25;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:67:12, :105:46, :109:33, :110:33, :114:{33,39}]
  wire             f2_predicted_ghist_new_saw_branch_not_taken = f2_predicted_ghist_ignore_second_bank ? f2_predicted_ghist_first_bank_saw_not_taken : (|(_GEN_26[7:4]));	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:89:39, :105:46, :107:80, :109:33, :111:46, :118:{46,67,92}, :181:40, :482:72]
  wire             f2_predicted_ghist_new_saw_branch_taken = f2_predicted_ghist_ignore_second_bank ? _GEN_19[f2_redirect_idx] & f2_predicted_ghist_cfi_in_bank_0 : _f2_predicted_ghist_T_10 & _GEN_19[f2_redirect_idx] & ~f2_predicted_ghist_cfi_in_bank_0;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:104:50, :105:46, :109:33, :112:{46,59}, :119:{46,72,85,88}, :483:46, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire             _f2_correct_f1_ghist_T_4 = s1_ghist_old_history == f2_predicted_ghist_old_history & s1_ghist_new_saw_branch_not_taken == f2_predicted_ghist_new_saw_branch_not_taken & s1_ghist_new_saw_branch_taken == f2_predicted_ghist_new_saw_branch_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:75:{19,42}, :76:{32,68}, :77:28, :109:33, :110:33, :111:46, :112:46, :114:33, :118:46, :119:46, :387:29]
  wire             _s0_is_replay_T = s2_valid & _icache_io_resp_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:301:26, :450:25, :494:19]
  wire             _GEN_31 = s2_valid & ~_icache_io_resp_valid | _s0_is_replay_T & ~_f3_io_enq_ready;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:301:26, :450:25, :493:{19,22,45}, :494:{19,43,46}, :528:11]
  wire             _GEN_32 = s2_valid & _f3_io_enq_ready;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:450:25, :503:25, :528:11]
  wire             _GEN_33 = s1_valid & (s1_vpc != f2_predicted_target | ~_f2_correct_f1_ghist_T_4) | ~s1_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:75:42, :76:68, :80:41, :385:29, :386:29, :478:32, :508:{21,32,56,81,84}]
  wire             _GEN_34 = _GEN_32 & _GEN_33;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:390:30, :503:{25,38}, :508:{81,95}]
  wire             _GEN_35 = _GEN_32 & _GEN_33;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:437:35, :503:{25,38}, :508:{81,95}, :511:20]
  wire             _GEN_36 = reset | f4_clear;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:527:35, :965:30, :966:17, :977:38]
  wire             f3_io_enq_valid = s2_valid & ~f2_clear & (_icache_io_resp_valid | _f3_io_enq_valid_T_2 & ~s2_tlb_miss);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:301:26, :450:25, :458:28, :460:50, :540:{34,37,47}, :541:{27,76,79}, :826:38, :965:30, :969:17, :977:38, :981:17]
  wire [10:0]      _f3_io_enq_bits_mask_T = 11'hFF << s2_vpc[2:1];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:181:31, :451:25, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  reg  [4:0]       ras_read_idx;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:552:29]
  wire             _GEN_37 = _f3_io_enq_ready & f3_io_enq_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :540:{34,47}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg              f3_bpd_resp_io_enq_valid_REG;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:561:57]
  wire             f3_bpd_resp_io_enq_valid = _f3_io_deq_valid & f3_bpd_resp_io_enq_valid_REG;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :561:{47,57}]
  wire [7:0]       f4_io_enq_bits_br_mask = {f3_br_mask_7, f3_br_mask_6, f3_br_mask_5, f3_br_mask_4, f3_br_mask_3, f3_br_mask_2, f3_br_mask_1, f3_br_mask_0};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:589:41, :748:37]
  reg  [15:0]      f3_prev_half;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:599:28]
  reg              f3_prev_is_half;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:601:32]
  wire [31:0]      inst0 = {_f3_io_deq_bits_data[15:0], f3_prev_half};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :599:28, :610:29, :627:{24,34}]
  wire [31:0]      exp_inst0 = _exp_inst0_rvc_exp_io_rvc ? _exp_inst0_rvc_exp_io_out_bits : inst0;	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25, :332:8, generators/boom/src/main/scala/v3/ifu/frontend.scala:627:24]
  wire [31:0]      exp_inst1 = _exp_inst1_rvc_exp_io_rvc ? _exp_inst1_rvc_exp_io_out_bits : _f3_io_deq_bits_data[31:0];	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25, :332:8, generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :610:29, :628:30]
  wire [39:0]      _GEN_38 = {_f3_io_deq_bits_pc[39:3], 3'h0};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :631:69]
  wire [31:0]      bank_insts_0 = f3_prev_is_half ? inst0 : _f3_io_deq_bits_data[31:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :601:32, :610:29, :627:24, :628:30, :641:34, :642:40, :663:40]
  wire [2:0]       brsigs_cfi_type = f3_prev_is_half ? _bpd_decoder0_io_out_cfi_type : _bpd_decoder1_io_out_cfi_type;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:601:32, :634:34, :637:34, :641:34, :646:40, :667:40]
  wire [39:0]      brsigs_target = f3_prev_is_half ? _bpd_decoder0_io_out_target : _bpd_decoder1_io_out_target;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:601:32, :634:34, :637:34, :641:34, :646:40, :667:40]
  assign f3_mask_0 = _f3_io_deq_valid & _f3_io_deq_bits_mask[0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :701:58, :702:39]
  wire             _f3_redirects_0_T_1 = brsigs_cfi_type == 3'h3;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:641:34, :646:40, :667:40, :703:43]
  wire             _f3_redirects_0_T = brsigs_cfi_type == 3'h2;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:641:34, :646:40, :667:40, :708:49]
  wire             f3_btb_mispredicts_0 = _f3_redirects_0_T & _f3_bpd_resp_io_deq_bits_preds_0_predicted_pc_valid & _f3_bpd_resp_io_deq_bits_preds_0_predicted_pc_bits != brsigs_target;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11, :641:34, :646:40, :667:40, :708:{49,70}, :709:61, :710:61]
  wire [6:0]       _offset_from_aligned_pc_T_4 = {1'h0, f3_prev_is_half ? _bpd_decoder0_io_out_sfb_offset_bits : _bpd_decoder1_io_out_sfb_offset_bits} - {5'h0, f3_prev_is_half, 1'h0};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :601:32, :634:34, :637:34, :641:34, :646:40, :667:40, :721:32]
  wire [38:0]      _GEN_39 = {36'h0, &(_f3_io_deq_bits_pc[5:3]), 2'h0};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:152:{28,66}, :528:11, :727:80]
  wire [38:0]      _upper_mask_T_3 = {7'h0, 32'h1 << _offset_from_aligned_pc_T_4[5:1]} << _GEN_39;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:721:32, :727:{52,80}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [6:0]       _GEN_40 = {1'h0, (&(_f3_io_deq_bits_pc[5:3])) ? 6'h18 : 6'h20};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:152:{28,66}, :528:11, :732:{33,39}]
  wire [13:0]      _GEN_41 = _upper_mask_T_3[14:1] | _upper_mask_T_3[13:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [11:0]      _GEN_42 = _upper_mask_T_3[12:1] | _upper_mask_T_3[11:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [7:0]       _GEN_43 = _upper_mask_T_3[8:1] | _upper_mask_T_3[7:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [3:0]       _GEN_44 = _upper_mask_T_3[4:1] | _upper_mask_T_3[3:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [9:0]       _GEN_45 = _GEN_42[11:2] | _upper_mask_T_3[10:1] | _upper_mask_T_3[9:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [5:0]       _GEN_46 = _GEN_43[7:2] | _upper_mask_T_3[6:1] | _upper_mask_T_3[5:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [8:0]       _GEN_47 = _GEN_41[12:4] | _GEN_45[8:0];	// @[generators/boom/src/main/scala/v3/util/util.scala:384:54]
  wire [1:0]       _GEN_48 = _GEN_46[5:4] | _GEN_44[3:2] | _upper_mask_T_3[2:1] | _upper_mask_T_3[1:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire             _s0_valid_T_11 = _f3_io_deq_bits_xcpt_pf_inst | _f3_io_deq_bits_xcpt_ae_inst;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :735:75]
  wire             _f3_br_mask_0_T = brsigs_cfi_type == 3'h1;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:641:34, :646:40, :667:40, :745:26]
  wire             f3_redirects_0 = f3_mask_0 & (_f3_redirects_0_T | _f3_redirects_0_T_1 | _f3_br_mask_0_T & _f3_bpd_resp_io_deq_bits_preds_0_taken);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11, :702:39, :703:43, :708:49, :743:40, :744:{37,69}, :745:{26,37}]
  assign f3_br_mask_0 = f3_mask_0 & _f3_br_mask_0_T;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:702:39, :745:26, :748:37]
  wire [31:0]      exp_inst = _exp_inst_rvc_exp_io_rvc ? _exp_inst_rvc_exp_io_out_bits : inst;	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25, :332:8, generators/boom/src/main/scala/v3/ifu/frontend.scala:610:29, :686:29]
  assign inst = _f3_io_deq_bits_data[47:16];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :610:29, :686:29]
  wire             valid_1 = f3_prev_is_half | ~(_f3_io_deq_valid & _f3_io_deq_bits_mask[0] & (&(bank_insts_0[1:0])));	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :601:32, :604:{32,38}, :641:34, :642:40, :663:40, :687:{38,41,56}, :701:{39,58}]
  assign f3_mask_1 = _f3_io_deq_valid & _f3_io_deq_bits_mask[1] & valid_1 & ~f3_redirects_0;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :687:38, :701:{58,74}, :702:{39,62,71}, :743:40]
  wire             _f3_redirects_1_T_1 = _bpd_decoder_io_out_cfi_type == 3'h3;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :703:43]
  wire             _f3_redirects_1_T = _bpd_decoder_io_out_cfi_type == 3'h2;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :708:49]
  wire             f3_btb_mispredicts_1 = _f3_redirects_1_T & valid_1 & _f3_bpd_resp_io_deq_bits_preds_1_predicted_pc_valid & _f3_bpd_resp_io_deq_bits_preds_1_predicted_pc_bits != _bpd_decoder_io_out_target;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11, :675:33, :687:38, :708:{49,61,70}, :709:61, :710:61]
  wire [6:0]       _offset_from_aligned_pc_T_5 = {1'h0, _bpd_decoder_io_out_sfb_offset_bits} + 7'h2;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :720:50]
  wire [38:0]      _upper_mask_T_7 = {7'h0, 32'h1 << _offset_from_aligned_pc_T_5[5:1]} << _GEN_39;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:720:50, :727:{52,80}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [13:0]      _GEN_49 = _upper_mask_T_7[14:1] | _upper_mask_T_7[13:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [11:0]      _GEN_50 = _upper_mask_T_7[12:1] | _upper_mask_T_7[11:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [7:0]       _GEN_51 = _upper_mask_T_7[8:1] | _upper_mask_T_7[7:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [3:0]       _GEN_52 = _upper_mask_T_7[4:1] | _upper_mask_T_7[3:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [9:0]       _GEN_53 = _GEN_50[11:2] | _upper_mask_T_7[10:1] | _upper_mask_T_7[9:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [5:0]       _GEN_54 = _GEN_51[7:2] | _upper_mask_T_7[6:1] | _upper_mask_T_7[5:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [8:0]       _GEN_55 = _GEN_49[12:4] | _GEN_53[8:0];	// @[generators/boom/src/main/scala/v3/util/util.scala:384:54]
  wire [1:0]       _GEN_56 = _GEN_54[5:4] | _GEN_52[3:2] | _upper_mask_T_7[2:1] | _upper_mask_T_7[1:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire             _f3_br_mask_1_T = _bpd_decoder_io_out_cfi_type == 3'h1;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :745:26]
  wire             f3_redirects_1 = f3_mask_1 & (_f3_redirects_1_T | _f3_redirects_1_T_1 | _f3_br_mask_1_T & _f3_bpd_resp_io_deq_bits_preds_1_taken);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11, :702:{39,62,71}, :703:43, :708:49, :743:40, :744:{37,69}, :745:{26,37}]
  assign f3_br_mask_1 = f3_mask_1 & _f3_br_mask_1_T;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:702:{39,62,71}, :745:26, :748:37]
  wire             _GEN_57 = f3_redirects_0 | f3_redirects_1;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:743:40, :756:39]
  wire [31:0]      exp_inst_1 = _exp_inst_rvc_exp_1_io_rvc ? _exp_inst_rvc_exp_1_io_out_bits : inst_1;	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25, :332:8, generators/boom/src/main/scala/v3/ifu/frontend.scala:610:29, :693:29]
  assign inst_1 = _f3_io_deq_bits_data[63:32];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :610:29, :693:29]
  wire             _valid_T_9 = _f3_io_deq_valid & _f3_io_deq_bits_mask[1] & valid_1 & ~f3_redirects_0 & (&(_f3_io_deq_bits_data[17:16]));	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :604:{32,38}, :687:38, :694:37, :701:{39,58,62,71,74}, :743:40]
  wire             bank_mask_2 = _f3_io_deq_valid & _f3_io_deq_bits_mask[2] & ~_valid_T_9 & ~_GEN_57;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :694:{20,37}, :701:{39,58,62,71,74}, :756:39]
  assign f3_mask_2 = _f3_io_deq_valid & _f3_io_deq_bits_mask[2] & ~_valid_T_9 & ~_GEN_57;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :694:{20,37}, :701:{39,58,62,71,74}, :702:{39,62,71}, :756:39]
  wire             _f3_redirects_2_T_1 = _bpd_decoder_1_io_out_cfi_type == 3'h3;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :703:43]
  wire             _f3_redirects_2_T = _bpd_decoder_1_io_out_cfi_type == 3'h2;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :708:49]
  wire             f3_btb_mispredicts_2 = _f3_redirects_2_T & ~_valid_T_9 & _f3_bpd_resp_io_deq_bits_preds_2_predicted_pc_valid & _f3_bpd_resp_io_deq_bits_preds_2_predicted_pc_bits != _bpd_decoder_1_io_out_target;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11, :675:33, :694:{20,37}, :701:{39,62,71}, :708:{49,61,70}, :709:61, :710:61]
  wire [6:0]       _offset_from_aligned_pc_T_10 = {1'h0, _bpd_decoder_1_io_out_sfb_offset_bits} + 7'h4;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :720:50]
  wire [38:0]      _upper_mask_T_11 = {7'h0, 32'h1 << _offset_from_aligned_pc_T_10[5:1]} << _GEN_39;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:720:50, :727:{52,80}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [13:0]      _GEN_58 = _upper_mask_T_11[14:1] | _upper_mask_T_11[13:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [11:0]      _GEN_59 = _upper_mask_T_11[12:1] | _upper_mask_T_11[11:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [7:0]       _GEN_60 = _upper_mask_T_11[8:1] | _upper_mask_T_11[7:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [3:0]       _GEN_61 = _upper_mask_T_11[4:1] | _upper_mask_T_11[3:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [9:0]       _GEN_62 = _GEN_59[11:2] | _upper_mask_T_11[10:1] | _upper_mask_T_11[9:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [5:0]       _GEN_63 = _GEN_60[7:2] | _upper_mask_T_11[6:1] | _upper_mask_T_11[5:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [8:0]       _GEN_64 = _GEN_58[12:4] | _GEN_62[8:0];	// @[generators/boom/src/main/scala/v3/util/util.scala:384:54]
  wire [1:0]       _GEN_65 = _GEN_63[5:4] | _GEN_61[3:2] | _upper_mask_T_11[2:1] | _upper_mask_T_11[1:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire             _f3_br_mask_2_T = _bpd_decoder_1_io_out_cfi_type == 3'h1;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :745:26]
  wire             f3_redirects_2 = f3_mask_2 & (_f3_redirects_2_T | _f3_redirects_2_T_1 | _f3_br_mask_2_T & _f3_bpd_resp_io_deq_bits_preds_2_taken);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11, :702:{39,62,71}, :703:43, :708:49, :743:40, :744:{37,69}, :745:{26,37}]
  assign f3_br_mask_2 = f3_mask_2 & _f3_br_mask_2_T;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:702:{39,62,71}, :745:26, :748:37]
  wire             _GEN_66 = _GEN_57 | f3_redirects_2;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:743:40, :756:39]
  wire [31:0]      exp_inst_2 = _exp_inst_rvc_exp_2_io_rvc ? _exp_inst_rvc_exp_2_io_out_bits : inst_2;	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25, :332:8, generators/boom/src/main/scala/v3/ifu/frontend.scala:689:23]
  assign inst_2 = {16'h0, _f3_io_deq_bits_data[63:48]};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :610:29, :689:{23,44}]
  wire             _valid_T_18 = bank_mask_2 & (&(_f3_io_deq_bits_data[33:32])) | (&(_f3_io_deq_bits_data[49:48]));	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :604:{32,38}, :690:{38,66}, :701:{39,62,71}]
  assign f3_mask_3 = _f3_io_deq_valid & _f3_io_deq_bits_mask[3] & ~_valid_T_18 & ~_GEN_66;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :690:{20,66}, :701:{58,74}, :702:{39,62,71}, :756:39]
  wire             _f3_redirects_3_T_1 = _bpd_decoder_2_io_out_cfi_type == 3'h3;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :703:43]
  wire             _f3_redirects_3_T = _bpd_decoder_2_io_out_cfi_type == 3'h2;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :708:49]
  wire             f3_btb_mispredicts_3 = _f3_redirects_3_T & ~_valid_T_18 & _f3_bpd_resp_io_deq_bits_preds_3_predicted_pc_valid & _f3_bpd_resp_io_deq_bits_preds_3_predicted_pc_bits != _bpd_decoder_2_io_out_target;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11, :675:33, :690:{20,66}, :708:{49,61,70}, :709:61, :710:61]
  wire [6:0]       _offset_from_aligned_pc_T_15 = {1'h0, _bpd_decoder_2_io_out_sfb_offset_bits} + 7'h6;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :720:50]
  wire [38:0]      _upper_mask_T_15 = {7'h0, 32'h1 << _offset_from_aligned_pc_T_15[5:1]} << _GEN_39;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:720:50, :727:{52,80}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [13:0]      _GEN_67 = _upper_mask_T_15[14:1] | _upper_mask_T_15[13:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [11:0]      _GEN_68 = _upper_mask_T_15[12:1] | _upper_mask_T_15[11:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [7:0]       _GEN_69 = _upper_mask_T_15[8:1] | _upper_mask_T_15[7:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [3:0]       _GEN_70 = _upper_mask_T_15[4:1] | _upper_mask_T_15[3:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [9:0]       _GEN_71 = _GEN_68[11:2] | _upper_mask_T_15[10:1] | _upper_mask_T_15[9:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [5:0]       _GEN_72 = _GEN_69[7:2] | _upper_mask_T_15[6:1] | _upper_mask_T_15[5:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [8:0]       _GEN_73 = _GEN_67[12:4] | _GEN_71[8:0];	// @[generators/boom/src/main/scala/v3/util/util.scala:384:54]
  wire [1:0]       _GEN_74 = _GEN_72[5:4] | _GEN_70[3:2] | _upper_mask_T_15[2:1] | _upper_mask_T_15[1:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire             _f3_br_mask_3_T = _bpd_decoder_2_io_out_cfi_type == 3'h1;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :745:26]
  wire             f3_redirects_3 = f3_mask_3 & (_f3_redirects_3_T | _f3_redirects_3_T_1 | _f3_br_mask_3_T & _f3_bpd_resp_io_deq_bits_preds_3_taken);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11, :702:{39,62,71}, :703:43, :708:49, :743:40, :744:{37,69}, :745:{26,37}]
  assign f3_br_mask_3 = f3_mask_3 & _f3_br_mask_3_T;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:702:{39,62,71}, :745:26, :748:37]
  wire             _GEN_75 = _GEN_66 | f3_redirects_3;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:743:40, :756:39]
  wire             f4_io_enq_bits_edge_inst_1 = ~(bank_mask_2 & (&(_f3_io_deq_bits_data[33:32]))) & (&(_f3_io_deq_bits_data[49:48]));	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :604:{32,38}, :701:{39,62,71}, :758:40, :760:{8,33,69}]
  wire [31:0]      exp_inst1_1 = _exp_inst1_rvc_exp_1_io_rvc ? _exp_inst1_rvc_exp_1_io_out_bits : _f3_io_deq_bits_data[95:64];	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25, :332:8, generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :610:29, :628:30]
  wire [31:0]      exp_inst0b = _exp_inst0b_rvc_exp_io_rvc ? _exp_inst0b_rvc_exp_io_out_bits : _f3_io_deq_bits_data[79:48];	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25, :332:8, generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :649:33]
  wire [31:0]      bank_insts_1_0 = f4_io_enq_bits_edge_inst_1 ? _f3_io_deq_bits_data[79:48] : _f3_io_deq_bits_data[95:64];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :610:29, :628:30, :641:34, :649:33, :655:38, :663:40, :760:69]
  wire [2:0]       brsigs_4_cfi_type = f4_io_enq_bits_edge_inst_1 ? _bpd_decoder0b_io_out_cfi_type : _bpd_decoder1_1_io_out_cfi_type;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:637:34, :641:34, :651:39, :655:38, :667:40, :760:69]
  wire [39:0]      brsigs_4_target = f4_io_enq_bits_edge_inst_1 ? _bpd_decoder0b_io_out_target : _bpd_decoder1_1_io_out_target;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:637:34, :641:34, :651:39, :655:38, :667:40, :760:69]
  assign f3_mask_4 = _f3_io_deq_valid & _f3_io_deq_bits_mask[4] & ~_GEN_75;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :701:{58,74}, :702:{39,71}, :756:39]
  wire             _f3_redirects_4_T_1 = brsigs_4_cfi_type == 3'h3;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:641:34, :655:38, :667:40, :703:43]
  wire             _f3_redirects_4_T = brsigs_4_cfi_type == 3'h2;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:641:34, :655:38, :667:40, :708:49]
  wire             f3_btb_mispredicts_4 = _f3_redirects_4_T & _f3_bpd_resp_io_deq_bits_preds_4_predicted_pc_valid & _f3_bpd_resp_io_deq_bits_preds_4_predicted_pc_bits != brsigs_4_target;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11, :641:34, :655:38, :667:40, :708:{49,70}, :709:61, :710:61]
  wire [6:0]       _offset_from_aligned_pc_T_24 = {1'h0, f4_io_enq_bits_edge_inst_1 ? _bpd_decoder0b_io_out_sfb_offset_bits : _bpd_decoder1_1_io_out_sfb_offset_bits} + 7'h8 - {5'h0, f4_io_enq_bits_edge_inst_1, 1'h0};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :637:34, :641:34, :651:39, :655:38, :667:40, :720:50, :721:32, :760:69]
  wire [38:0]      _upper_mask_T_19 = {7'h0, 32'h1 << _offset_from_aligned_pc_T_24[5:1]} << _GEN_39;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:721:32, :727:{52,80}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [13:0]      _GEN_76 = _upper_mask_T_19[14:1] | _upper_mask_T_19[13:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [11:0]      _GEN_77 = _upper_mask_T_19[12:1] | _upper_mask_T_19[11:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [7:0]       _GEN_78 = _upper_mask_T_19[8:1] | _upper_mask_T_19[7:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [3:0]       _GEN_79 = _upper_mask_T_19[4:1] | _upper_mask_T_19[3:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [9:0]       _GEN_80 = _GEN_77[11:2] | _upper_mask_T_19[10:1] | _upper_mask_T_19[9:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [5:0]       _GEN_81 = _GEN_78[7:2] | _upper_mask_T_19[6:1] | _upper_mask_T_19[5:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [8:0]       _GEN_82 = _GEN_76[12:4] | _GEN_80[8:0];	// @[generators/boom/src/main/scala/v3/util/util.scala:384:54]
  wire [1:0]       _GEN_83 = _GEN_81[5:4] | _GEN_79[3:2] | _upper_mask_T_19[2:1] | _upper_mask_T_19[1:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire             _f3_fetch_bundle_shadowable_mask_7_T_4 = _f3_io_deq_bits_pc[5:3] != 3'h7;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:152:{28,66}, :528:11]
  wire             _f3_br_mask_4_T = brsigs_4_cfi_type == 3'h1;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:641:34, :655:38, :667:40, :745:26]
  wire             f3_redirects_4 = f3_mask_4 & (_f3_redirects_4_T | _f3_redirects_4_T_1 | _f3_br_mask_4_T & _f3_bpd_resp_io_deq_bits_preds_4_taken);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11, :702:{39,71}, :703:43, :708:49, :743:40, :744:{37,69}, :745:{26,37}]
  assign f3_br_mask_4 = f3_mask_4 & _f3_br_mask_4_T;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:702:{39,71}, :745:26, :748:37]
  wire             _GEN_84 = _GEN_75 | f3_redirects_4;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:743:40, :756:39]
  wire [31:0]      exp_inst_3 = _exp_inst_rvc_exp_3_io_rvc ? _exp_inst_rvc_exp_3_io_out_bits : inst_3;	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25, :332:8, generators/boom/src/main/scala/v3/ifu/frontend.scala:610:29, :686:29]
  assign inst_3 = _f3_io_deq_bits_data[111:80];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :610:29, :686:29]
  wire             valid_5 = f4_io_enq_bits_edge_inst_1 | ~(_f3_io_deq_valid & _f3_io_deq_bits_mask[4] & ~_GEN_75 & (&(bank_insts_1_0[1:0])));	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :604:{32,38}, :641:34, :655:38, :663:40, :687:{38,41,56}, :701:{39,58,71,74}, :756:39, :760:69]
  assign f3_mask_5 = _f3_io_deq_valid & _f3_io_deq_bits_mask[5] & valid_5 & ~_GEN_84;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :687:38, :701:{58,74}, :702:{39,62,71}, :756:39]
  wire             _f3_redirects_5_T_1 = _bpd_decoder_3_io_out_cfi_type == 3'h3;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :703:43]
  wire             _f3_redirects_5_T = _bpd_decoder_3_io_out_cfi_type == 3'h2;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :708:49]
  wire             f3_btb_mispredicts_5 = _f3_redirects_5_T & valid_5 & _f3_bpd_resp_io_deq_bits_preds_5_predicted_pc_valid & _f3_bpd_resp_io_deq_bits_preds_5_predicted_pc_bits != _bpd_decoder_3_io_out_target;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11, :675:33, :687:38, :708:{49,61,70}, :709:61, :710:61]
  wire [6:0]       _offset_from_aligned_pc_T_25 = {1'h0, _bpd_decoder_3_io_out_sfb_offset_bits} + 7'hA;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :720:50]
  wire [38:0]      _upper_mask_T_23 = {7'h0, 32'h1 << _offset_from_aligned_pc_T_25[5:1]} << _GEN_39;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:720:50, :727:{52,80}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [13:0]      _GEN_85 = _upper_mask_T_23[14:1] | _upper_mask_T_23[13:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [11:0]      _GEN_86 = _upper_mask_T_23[12:1] | _upper_mask_T_23[11:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [7:0]       _GEN_87 = _upper_mask_T_23[8:1] | _upper_mask_T_23[7:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [3:0]       _GEN_88 = _upper_mask_T_23[4:1] | _upper_mask_T_23[3:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [9:0]       _GEN_89 = _GEN_86[11:2] | _upper_mask_T_23[10:1] | _upper_mask_T_23[9:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [5:0]       _GEN_90 = _GEN_87[7:2] | _upper_mask_T_23[6:1] | _upper_mask_T_23[5:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [8:0]       _GEN_91 = _GEN_85[12:4] | _GEN_89[8:0];	// @[generators/boom/src/main/scala/v3/util/util.scala:384:54]
  wire [1:0]       _GEN_92 = _GEN_90[5:4] | _GEN_88[3:2] | _upper_mask_T_23[2:1] | _upper_mask_T_23[1:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire             _f3_br_mask_5_T = _bpd_decoder_3_io_out_cfi_type == 3'h1;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :745:26]
  wire             f3_redirects_5 = f3_mask_5 & (_f3_redirects_5_T | _f3_redirects_5_T_1 | _f3_br_mask_5_T & _f3_bpd_resp_io_deq_bits_preds_5_taken);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11, :702:{39,62,71}, :703:43, :708:49, :743:40, :744:{37,69}, :745:{26,37}]
  assign f3_br_mask_5 = f3_mask_5 & _f3_br_mask_5_T;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:702:{39,62,71}, :745:26, :748:37]
  wire             _GEN_93 = _GEN_84 | f3_redirects_5;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:743:40, :756:39]
  wire [31:0]      exp_inst_4 = _exp_inst_rvc_exp_4_io_rvc ? _exp_inst_rvc_exp_4_io_out_bits : inst_4;	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25, :332:8, generators/boom/src/main/scala/v3/ifu/frontend.scala:610:29, :693:29]
  assign inst_4 = _f3_io_deq_bits_data[127:96];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :610:29, :693:29]
  wire             _valid_T_29 = _f3_io_deq_valid & _f3_io_deq_bits_mask[5] & valid_5 & ~_GEN_84 & (&(_f3_io_deq_bits_data[81:80]));	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :604:{32,38}, :687:38, :694:37, :701:{39,58,62,71,74}, :756:39]
  wire             bank_mask_1_2 = _f3_io_deq_valid & _f3_io_deq_bits_mask[6] & ~_valid_T_29 & ~_GEN_93;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :694:{20,37}, :701:{39,58,62,71,74}, :756:39]
  assign f3_mask_6 = _f3_io_deq_valid & _f3_io_deq_bits_mask[6] & ~_valid_T_29 & ~_GEN_93;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :694:{20,37}, :701:{39,58,62,71,74}, :702:{39,62,71}, :756:39]
  wire             _f3_redirects_6_T_1 = _bpd_decoder_4_io_out_cfi_type == 3'h3;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :703:43]
  wire             _f3_redirects_6_T = _bpd_decoder_4_io_out_cfi_type == 3'h2;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :708:49]
  wire             f3_btb_mispredicts_6 = _f3_redirects_6_T & ~_valid_T_29 & _f3_bpd_resp_io_deq_bits_preds_6_predicted_pc_valid & _f3_bpd_resp_io_deq_bits_preds_6_predicted_pc_bits != _bpd_decoder_4_io_out_target;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11, :675:33, :694:{20,37}, :701:{39,62,71}, :708:{49,61,70}, :709:61, :710:61]
  wire [6:0]       _offset_from_aligned_pc_T_30 = {1'h0, _bpd_decoder_4_io_out_sfb_offset_bits} + 7'hC;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :720:50]
  wire [38:0]      _upper_mask_T_27 = {7'h0, 32'h1 << _offset_from_aligned_pc_T_30[5:1]} << _GEN_39;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:720:50, :727:{52,80}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [13:0]      _GEN_94 = _upper_mask_T_27[14:1] | _upper_mask_T_27[13:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [11:0]      _GEN_95 = _upper_mask_T_27[12:1] | _upper_mask_T_27[11:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [7:0]       _GEN_96 = _upper_mask_T_27[8:1] | _upper_mask_T_27[7:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [3:0]       _GEN_97 = _upper_mask_T_27[4:1] | _upper_mask_T_27[3:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [9:0]       _GEN_98 = _GEN_95[11:2] | _upper_mask_T_27[10:1] | _upper_mask_T_27[9:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [5:0]       _GEN_99 = _GEN_96[7:2] | _upper_mask_T_27[6:1] | _upper_mask_T_27[5:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [8:0]       _GEN_100 = _GEN_94[12:4] | _GEN_98[8:0];	// @[generators/boom/src/main/scala/v3/util/util.scala:384:54]
  wire [1:0]       _GEN_101 = _GEN_99[5:4] | _GEN_97[3:2] | _upper_mask_T_27[2:1] | _upper_mask_T_27[1:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire             _f3_br_mask_6_T = _bpd_decoder_4_io_out_cfi_type == 3'h1;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :745:26]
  wire             f3_redirects_6 = f3_mask_6 & (_f3_redirects_6_T | _f3_redirects_6_T_1 | _f3_br_mask_6_T & _f3_bpd_resp_io_deq_bits_preds_6_taken);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11, :702:{39,62,71}, :703:43, :708:49, :743:40, :744:{37,69}, :745:{26,37}]
  assign f3_br_mask_6 = f3_mask_6 & _f3_br_mask_6_T;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:702:{39,62,71}, :745:26, :748:37]
  wire [31:0]      exp_inst_5 = _exp_inst_rvc_exp_5_io_rvc ? _exp_inst_rvc_exp_5_io_out_bits : inst_5;	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25, :332:8, generators/boom/src/main/scala/v3/ifu/frontend.scala:689:23]
  assign inst_5 = {16'h0, _f3_io_deq_bits_data[127:112]};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :610:29, :689:{23,44}]
  wire             _valid_T_38 = bank_mask_1_2 & (&(_f3_io_deq_bits_data[97:96])) | (&(_f3_io_deq_bits_data[113:112]));	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :604:{32,38}, :690:{38,66}, :701:{39,62,71}]
  assign f3_mask_7 = _f3_io_deq_valid & _f3_io_deq_bits_mask[7] & ~_valid_T_38 & ~(_GEN_93 | f3_redirects_6);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :690:{20,66}, :701:{58,74}, :702:{39,62,71}, :743:40, :756:39]
  wire             _f3_redirects_7_T_1 = _bpd_decoder_5_io_out_cfi_type == 3'h3;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :703:43]
  wire             _f3_redirects_7_T = _bpd_decoder_5_io_out_cfi_type == 3'h2;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :708:49]
  wire             f3_btb_mispredicts_7 = _f3_redirects_7_T & ~_valid_T_38 & _f3_bpd_resp_io_deq_bits_preds_7_predicted_pc_valid & _f3_bpd_resp_io_deq_bits_preds_7_predicted_pc_bits != _bpd_decoder_5_io_out_target;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11, :675:33, :690:{20,66}, :708:{49,61,70}, :709:61, :710:61]
  wire [6:0]       _offset_from_aligned_pc_T_35 = {1'h0, _bpd_decoder_5_io_out_sfb_offset_bits} + 7'hE;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :720:50]
  wire [38:0]      _upper_mask_T_31 = {7'h0, 32'h1 << _offset_from_aligned_pc_T_35[5:1]} << _GEN_39;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:720:50, :727:{52,80}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [13:0]      _GEN_102 = _upper_mask_T_31[14:1] | _upper_mask_T_31[13:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [11:0]      _GEN_103 = _upper_mask_T_31[12:1] | _upper_mask_T_31[11:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [7:0]       _GEN_104 = _upper_mask_T_31[8:1] | _upper_mask_T_31[7:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [3:0]       _GEN_105 = _upper_mask_T_31[4:1] | _upper_mask_T_31[3:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [9:0]       _GEN_106 = _GEN_103[11:2] | _upper_mask_T_31[10:1] | _upper_mask_T_31[9:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [5:0]       _GEN_107 = _GEN_104[7:2] | _upper_mask_T_31[6:1] | _upper_mask_T_31[5:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire [8:0]       _GEN_108 = _GEN_102[12:4] | _GEN_106[8:0];	// @[generators/boom/src/main/scala/v3/util/util.scala:384:54]
  wire [1:0]       _GEN_109 = _GEN_107[5:4] | _GEN_105[3:2] | _upper_mask_T_31[2:1] | _upper_mask_T_31[1:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:80, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
  wire             _f3_br_mask_7_T = _bpd_decoder_5_io_out_cfi_type == 3'h1;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :745:26]
  wire             f3_redirects_7 = f3_mask_7 & (_f3_redirects_7_T | _f3_redirects_7_T_1 | _f3_br_mask_7_T & _f3_bpd_resp_io_deq_bits_preds_7_taken);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11, :702:{39,62,71}, :703:43, :708:49, :743:40, :744:{37,69}, :745:{26,37}]
  assign f3_br_mask_7 = f3_mask_7 & _f3_br_mask_7_T;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:702:{39,62,71}, :745:26, :748:37]
  wire             f4_io_enq_bits_end_half_valid = _f3_fetch_bundle_shadowable_mask_7_T_4 ? ~(bank_mask_1_2 & (&(_f3_io_deq_bits_data[97:96]))) & (&(_f3_io_deq_bits_data[113:112])) : f4_io_enq_bits_edge_inst_1;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:152:66, :528:11, :604:{32,38}, :701:{39,62,71}, :758:40, :759:28, :760:{8,33,69}]
  wire [15:0]      f4_io_enq_bits_end_half_bits = _f3_fetch_bundle_shadowable_mask_7_T_4 ? _f3_io_deq_bits_data[127:112] : _f3_io_deq_bits_data[63:48];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:152:66, :528:11, :610:29, :689:44, :762:28]
  wire [7:0][2:0]  _GEN_110 = {{_bpd_decoder_5_io_out_cfi_type}, {_bpd_decoder_4_io_out_cfi_type}, {_bpd_decoder_3_io_out_cfi_type}, {brsigs_4_cfi_type}, {_bpd_decoder_2_io_out_cfi_type}, {_bpd_decoder_1_io_out_cfi_type}, {_bpd_decoder_io_out_cfi_type}, {brsigs_cfi_type}};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:641:34, :646:40, :655:38, :667:40, :675:33, :767:33]
  wire [7:0]       _GEN_111 = {{_bpd_decoder_5_io_out_is_call}, {_bpd_decoder_4_io_out_is_call}, {_bpd_decoder_3_io_out_is_call}, {f4_io_enq_bits_edge_inst_1 ? _bpd_decoder0b_io_out_is_call : _bpd_decoder1_1_io_out_is_call}, {_bpd_decoder_2_io_out_is_call}, {_bpd_decoder_1_io_out_is_call}, {_bpd_decoder_io_out_is_call}, {f3_prev_is_half ? _bpd_decoder0_io_out_is_call : _bpd_decoder1_io_out_is_call}};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:601:32, :634:34, :637:34, :641:34, :646:40, :651:39, :655:38, :667:40, :675:33, :760:69, :768:33]
  wire             f4_io_enq_bits_cfi_is_call = _GEN_111[f4_io_enq_bits_cfi_idx_bits];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:768:33, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [7:0]       _GEN_112 = {{_bpd_decoder_5_io_out_is_ret}, {_bpd_decoder_4_io_out_is_ret}, {_bpd_decoder_3_io_out_is_ret}, {f4_io_enq_bits_edge_inst_1 ? _bpd_decoder0b_io_out_is_ret : _bpd_decoder1_1_io_out_is_ret}, {_bpd_decoder_2_io_out_is_ret}, {_bpd_decoder_1_io_out_is_ret}, {_bpd_decoder_io_out_is_ret}, {f3_prev_is_half ? _bpd_decoder0_io_out_is_ret : _bpd_decoder1_io_out_is_ret}};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:601:32, :634:34, :637:34, :641:34, :646:40, :651:39, :655:38, :667:40, :675:33, :760:69, :769:33]
  wire             f4_io_enq_bits_cfi_is_ret = _GEN_112[f4_io_enq_bits_cfi_idx_bits];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:769:33, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [7:0]       _GEN_113 = {{&(_f3_io_deq_bits_data[113:112])}, {&(_f3_io_deq_bits_data[97:96])}, {&(_f3_io_deq_bits_data[81:80])}, {(&(bank_insts_1_0[1:0])) & ~f4_io_enq_bits_edge_inst_1}, {&(_f3_io_deq_bits_data[49:48])}, {&(_f3_io_deq_bits_data[33:32])}, {&(_f3_io_deq_bits_data[17:16])}, {(&(bank_insts_0[1:0])) & ~f3_prev_is_half}};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :601:32, :604:{32,38}, :641:34, :642:40, :655:38, :663:40, :715:{23,26}, :760:69, :770:33]
  wire             f4_io_enq_bits_cfi_npc_plus4 = _GEN_113[f4_io_enq_bits_cfi_idx_bits];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:770:33, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire             _f4_btb_corrections_io_enq_valid_T = _f4_io_enq_ready & _f3_io_deq_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :871:11, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  `ifndef SYNTHESIS	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:782:11]
    always @(posedge clock) begin	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:782:11]
      if (_f4_btb_corrections_io_enq_valid_T & ~reset & _f3_bpd_resp_io_deq_bits_pc != _f3_io_deq_bits_pc) begin	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:367:34, :528:11, :533:11, :782:{11,39}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:782:11]
          $error("Assertion failed\n    at frontend.scala:782 assert(f3_bpd_resp.io.deq.bits.pc === f3_fetch_bundle.pc)\n");	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:782:11]
        if (`STOP_COND_)	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:782:11]
          $fatal;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:782:11]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire             _f3_predicted_target_T = f3_redirects_0 | f3_redirects_1;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:743:40, :789:57]
  wire             f4_io_enq_bits_cfi_idx_valid = _f3_predicted_target_T | f3_redirects_2 | f3_redirects_3 | f3_redirects_4 | f3_redirects_5 | f3_redirects_6 | f3_redirects_7;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:743:40, :789:57]
  wire [2:0]       _f3_predicted_target_T_9 = {2'h3, ~f3_redirects_6};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:743:40, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign f4_io_enq_bits_cfi_idx_bits = f3_redirects_0 ? 3'h0 : f3_redirects_1 ? 3'h1 : f3_redirects_2 ? 3'h2 : f3_redirects_3 ? 3'h3 : f3_redirects_4 ? 3'h4 : f3_redirects_5 ? 3'h5 : _f3_predicted_target_T_9;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:743:40, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [7:0][39:0] _GEN_114 = {{_f3_redirects_7_T_1 ? _f3_bpd_resp_io_deq_bits_preds_7_predicted_pc_bits : _bpd_decoder_5_io_out_target}, {_f3_redirects_6_T_1 ? _f3_bpd_resp_io_deq_bits_preds_6_predicted_pc_bits : _bpd_decoder_4_io_out_target}, {_f3_redirects_5_T_1 ? _f3_bpd_resp_io_deq_bits_preds_5_predicted_pc_bits : _bpd_decoder_3_io_out_target}, {_f3_redirects_4_T_1 ? _f3_bpd_resp_io_deq_bits_preds_4_predicted_pc_bits : brsigs_4_target}, {_f3_redirects_3_T_1 ? _f3_bpd_resp_io_deq_bits_preds_3_predicted_pc_bits : _bpd_decoder_2_io_out_target}, {_f3_redirects_2_T_1 ? _f3_bpd_resp_io_deq_bits_preds_2_predicted_pc_bits : _bpd_decoder_1_io_out_target}, {_f3_redirects_1_T_1 ? _f3_bpd_resp_io_deq_bits_preds_1_predicted_pc_bits : _bpd_decoder_io_out_target}, {_f3_redirects_0_T_1 ? _f3_bpd_resp_io_deq_bits_preds_0_predicted_pc_bits : brsigs_target}};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11, :641:34, :646:40, :655:38, :667:40, :675:33, :703:{26,43}, :797:8]
  wire [39:0]      f3_predicted_target = _f3_predicted_target_T | f3_redirects_2 | f3_redirects_3 | f3_redirects_4 | f3_redirects_5 | f3_redirects_6 | f3_redirects_7 ? (f4_io_enq_bits_cfi_is_ret ? _ras_io_read_addr : _GEN_114[f3_redirects_0 ? 3'h0 : f3_redirects_1 ? 3'h1 : f3_redirects_2 ? 3'h2 : f3_redirects_3 ? 3'h3 : f3_redirects_4 ? 3'h4 : f3_redirects_5 ? 3'h5 : _f3_predicted_target_T_9]) : _GEN_38 + {35'h0, (&(_f3_io_deq_bits_pc[5:3])) ? 5'h8 : 5'h10};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:152:{28,66}, :170:{23,28}, :324:7, :335:19, :528:11, :631:69, :743:40, :769:33, :789:57, :796:{32,54}, :797:8, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [7:0]       _GEN_115 = {5'h0, f4_io_enq_bits_cfi_idx_bits};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :808:28, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [7:0]       _f3_predicted_ghist_T = f4_io_enq_bits_br_mask >> _GEN_115;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:589:41, :808:28]
  wire [7:0]       f3_predicted_ghist_cfi_idx_oh = 8'h1 << _GEN_115;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:808:28, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [6:0]       _GEN_116 = f3_predicted_ghist_cfi_idx_oh[6:0] | f3_predicted_ghist_cfi_idx_oh[7:1];	// @[generators/boom/src/main/scala/v3/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [5:0]       _GEN_117 = _GEN_116[5:0] | f3_predicted_ghist_cfi_idx_oh[7:2];	// @[generators/boom/src/main/scala/v3/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [4:0]       _GEN_118 = _GEN_117[4:0] | f3_predicted_ghist_cfi_idx_oh[7:3];	// @[generators/boom/src/main/scala/v3/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [3:0]       _GEN_119 = _GEN_118[3:0] | f3_predicted_ghist_cfi_idx_oh[7:4];	// @[generators/boom/src/main/scala/v3/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [2:0]       _GEN_120 = _GEN_119[2:0] | f3_predicted_ghist_cfi_idx_oh[7:5];	// @[generators/boom/src/main/scala/v3/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [1:0]       _GEN_121 = _GEN_120[1:0] | f3_predicted_ghist_cfi_idx_oh[7:6];	// @[generators/boom/src/main/scala/v3/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [7:0]       _f3_predicted_ghist_not_taken_branches_T_20 = f4_io_enq_bits_cfi_idx_valid ? {&f4_io_enq_bits_cfi_idx_bits, _GEN_116[6], _GEN_117[5], _GEN_118[4], _GEN_119[3], _GEN_120[2], _GEN_121[1], _GEN_121[0] | (&f4_io_enq_bits_cfi_idx_bits)} & ~(_f3_predicted_ghist_T[0] & f4_io_enq_bits_cfi_idx_valid ? f3_predicted_ghist_cfi_idx_oh : 8'h0) : 8'hFF;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:89:44, :90:{67,69,73,84}, :789:57, :808:28, generators/boom/src/main/scala/v3/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire             f3_predicted_ghist_cfi_in_bank_0 = f4_io_enq_bits_cfi_idx_valid & ~(f4_io_enq_bits_cfi_idx_bits[2]);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:104:{50,67}, :789:57, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire             f3_predicted_ghist_ignore_second_bank = f3_predicted_ghist_cfi_in_bank_0 | (&(_f3_io_deq_bits_pc[5:3]));	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:104:50, :105:46, :152:{28,66}, :528:11]
  wire             f3_predicted_ghist_first_bank_saw_not_taken = (|({f3_br_mask_3, f3_br_mask_2, f3_br_mask_1, f3_br_mask_0} & _f3_predicted_ghist_not_taken_branches_T_20[3:0])) | _f3_io_deq_bits_ghist_current_saw_branch_not_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:89:{39,44}, :107:{56,72,80}, :528:11, :748:37]
  wire [63:0]      _GEN_122 = {_f3_io_deq_bits_ghist_old_history[62:0], 1'h0};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:67:75, :528:11]
  wire [63:0]      _GEN_123 = {_f3_io_deq_bits_ghist_old_history[62:0], 1'h1};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:67:{75,80}, :528:11]
  wire [62:0]      _GEN_124 = {_f3_io_deq_bits_ghist_old_history[61:0], 1'h0};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:67:75, :528:11]
  wire [62:0]      _GEN_125 = {_f3_io_deq_bits_ghist_old_history[61:0], 1'h1};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:67:{75,80}, :528:11]
  wire [63:0]      f3_predicted_ghist_old_history = f3_predicted_ghist_ignore_second_bank ? (_f3_io_deq_bits_ghist_new_saw_branch_taken ? _GEN_123 : _f3_io_deq_bits_ghist_new_saw_branch_not_taken ? _GEN_122 : _f3_io_deq_bits_ghist_old_history) : _f3_predicted_ghist_T[0] & f3_predicted_ghist_cfi_in_bank_0 ? {_f3_io_deq_bits_ghist_new_saw_branch_taken ? _GEN_125 : _f3_io_deq_bits_ghist_new_saw_branch_not_taken ? _GEN_124 : _f3_io_deq_bits_ghist_old_history[62:0], 1'h1} : f3_predicted_ghist_first_bank_saw_not_taken ? {_f3_io_deq_bits_ghist_new_saw_branch_taken ? _GEN_125 : _f3_io_deq_bits_ghist_new_saw_branch_not_taken ? _GEN_124 : _f3_io_deq_bits_ghist_old_history[62:0], 1'h0} : _f3_io_deq_bits_ghist_new_saw_branch_taken ? _GEN_123 : _f3_io_deq_bits_ghist_new_saw_branch_not_taken ? _GEN_122 : _f3_io_deq_bits_ghist_old_history;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:67:{12,75,80}, :68:12, :104:50, :105:46, :107:80, :109:33, :110:33, :114:{33,39,50,115}, :115:{39,110}, :528:11, :808:28]
  wire             f3_predicted_ghist_new_saw_branch_not_taken = f3_predicted_ghist_ignore_second_bank ? f3_predicted_ghist_first_bank_saw_not_taken : (|({f3_br_mask_7, f3_br_mask_6, f3_br_mask_5, f3_br_mask_4} & _f3_predicted_ghist_not_taken_branches_T_20[7:4]));	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:89:{39,44}, :105:46, :107:80, :109:33, :111:46, :118:{46,67,92}, :748:37]
  wire             f3_predicted_ghist_new_saw_branch_taken = f3_predicted_ghist_ignore_second_bank ? _f3_predicted_ghist_T[0] & f3_predicted_ghist_cfi_in_bank_0 : f4_io_enq_bits_cfi_idx_valid & _f3_predicted_ghist_T[0] & ~f3_predicted_ghist_cfi_in_bank_0;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:104:50, :105:46, :109:33, :112:{46,59}, :119:{46,72,85,88}, :789:57, :808:28]
  wire             _f3_predicted_ghist_new_history_ras_idx_T = f4_io_enq_bits_cfi_idx_valid & f4_io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:123:42, :768:33, :789:57]
  wire [4:0]       _ras_io_write_idx_T = _f3_io_deq_bits_ghist_ras_idx + 5'h1;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :528:11, generators/boom/src/main/scala/v3/util/util.scala:203:14]
  wire [4:0]       f3_predicted_ghist_ras_idx = _f3_predicted_ghist_new_history_ras_idx_T ? _ras_io_write_idx_T : f4_io_enq_bits_cfi_idx_valid & f4_io_enq_bits_cfi_is_ret ? _f3_io_deq_bits_ghist_ras_idx - 5'h1 : _f3_io_deq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:123:{31,42}, :124:{31,42}, :528:11, :769:33, :789:57, generators/boom/src/main/scala/v3/util/util.scala:203:14, :220:14]
  wire             _f3_correct_f1_ghist_T_4 = s1_ghist_old_history == f3_predicted_ghist_old_history & s1_ghist_new_saw_branch_not_taken == f3_predicted_ghist_new_saw_branch_not_taken & s1_ghist_new_saw_branch_taken == f3_predicted_ghist_new_saw_branch_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:75:{19,42}, :76:{32,68}, :77:28, :109:33, :110:33, :111:46, :112:46, :114:33, :118:46, :119:46, :387:29]
  wire             _f3_correct_f2_ghist_T_4 = s2_ghist_old_history == f3_predicted_ghist_old_history & s2_ghist_new_saw_branch_not_taken == f3_predicted_ghist_new_saw_branch_not_taken & s2_ghist_new_saw_branch_taken == f3_predicted_ghist_new_saw_branch_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:75:{19,42}, :76:{32,68}, :77:28, :109:33, :110:33, :111:46, :112:46, :114:33, :118:46, :119:46, :452:21]
  wire             _GEN_126 = _f3_io_deq_valid & _f4_io_enq_ready;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :826:25, :871:11]
  wire             _GEN_127 = s2_valid & s2_vpc == f3_predicted_target & _f3_correct_f2_ghist_T_4;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:75:42, :76:68, :450:25, :451:25, :796:32, :833:{20,30,54}]
  wire             _GEN_128 = _GEN_126 & _GEN_127;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:545:24, :826:{25,38}, :833:{20,54,79}, :834:28]
  assign f3_io_enq_bits_ghist_ras_idx = _GEN_128 ? f3_predicted_ghist_ras_idx : s2_ghist_ras_idx;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:123:31, :452:21, :545:24, :826:38, :833:79, :834:28]
  wire             _GEN_129 = ~s2_valid & s1_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:386:29, :450:25, :835:{18,28}]
  wire             _GEN_130 = _GEN_129 & s1_vpc == f3_predicted_target & _f3_correct_f1_ghist_T_4;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:75:42, :76:68, :385:29, :796:32, :835:{28,40,50,74}]
  wire             _GEN_131 = s2_valid & (s2_vpc != f3_predicted_target | ~_f3_correct_f2_ghist_T_4) | _GEN_129 & (s1_vpc != f3_predicted_target | ~_f3_correct_f1_ghist_T_4) | ~s2_valid & ~s1_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:75:42, :76:68, :80:41, :385:29, :386:29, :450:25, :451:25, :508:84, :796:32, :835:{18,28}, :837:{29,41,65,90}, :838:{35,46,70,95}, :839:22]
  wire             _GEN_132 = _GEN_127 | _GEN_130;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:464:26, :833:{20,54,79}, :835:{40,74,99}, :839:37]
  wire             _GEN_133 = ~_GEN_126 | _GEN_132 | ~_GEN_131;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:464:26, :494:58, :826:{25,38}, :833:79, :835:99, :837:90, :838:95, :839:37]
  wire             f4_delay = (_f4_io_deq_bits_sfbs_0 | _f4_io_deq_bits_sfbs_1 | _f4_io_deq_bits_sfbs_2 | _f4_io_deq_bits_sfbs_3 | _f4_io_deq_bits_sfbs_4 | _f4_io_deq_bits_sfbs_5 | _f4_io_deq_bits_sfbs_6 | _f4_io_deq_bits_sfbs_7) & ~_f4_io_deq_bits_cfi_idx_valid & ~f4_io_enq_valid & ~_f4_io_deq_bits_xcpt_pf_if & ~_f4_io_deq_bits_xcpt_ae_if;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11, :907:{33,38}, :908:{5,35}, :909:{5,22}, :910:{5,32}, :911:5, :920:38]
  assign f4_io_enq_valid = _f3_io_deq_valid & ~f4_clear;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :920:{38,41}, :965:30, :966:17, :977:38]
  assign f4_clear = io_cpu_sfence_valid | io_cpu_redirect_flush;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:965:30, :966:17, :977:38]
  wire             _GEN_134 = io_cpu_sfence_valid | io_cpu_redirect_flush;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:826:38, :965:30, :969:17, :977:38, :981:17]
  assign f2_clear = _GEN_134 | _GEN_126 & ~_GEN_132 & _GEN_131;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:464:26, :826:{25,38}, :833:79, :835:99, :837:90, :838:95, :839:37, :965:30, :969:17, :977:38, :981:17]
  assign f1_clear = _GEN_134 | (~_GEN_126 | _GEN_132 ? _GEN_31 | _GEN_34 : _GEN_131 | _GEN_31 | _GEN_34);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:390:30, :464:26, :493:45, :494:58, :502:14, :503:38, :508:95, :826:{25,38}, :833:79, :835:99, :837:90, :838:95, :839:37, :841:16, :965:30, :969:17, :970:17, :977:38, :981:17, :982:17]
  wire             _GEN_135 = io_cpu_sfence_valid | ~io_cpu_redirect_flush;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:826:38, :965:30, :977:38, :984:21]
  wire             s0_valid = ~io_cpu_sfence_valid & (io_cpu_redirect_flush ? io_cpu_redirect_val : _GEN_133 ? (_GEN_31 ? ~s2_tlb_resp_ae_inst & ~s2_tlb_resp_pf_inst | s2_is_replay | s2_tlb_miss : _GEN_35 ? ~(_f3_io_enq_valid_T_2 & ~s2_is_replay) : _GEN_15 ? ~(s1_tlb_resp_ae_inst | s1_tlb_resp_pf_inst) : _GEN) : ~_s0_valid_T_11);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:367:{31,49}, :403:24, :437:{18,35}, :439:{18,21,43}, :457:28, :458:28, :459:44, :460:{50,77}, :493:45, :494:58, :495:{14,18,39,42,64,80}, :503:38, :508:95, :511:{20,23,70}, :735:75, :826:38, :833:79, :835:99, :839:37, :843:23, :965:30, :972:18, :977:38, :986:18]
  assign s0_vpc = io_cpu_sfence_valid ? {1'h0, io_cpu_sfence_bits_addr} : io_cpu_redirect_flush ? io_cpu_redirect_pc : _GEN_133 ? (_GEN_31 ? s2_vpc : _GEN_35 ? f2_predicted_target : _GEN_15 ? (f1_do_redirect ? _GEN_1[f1_redirect_idx] : {s1_vpc[39:3], 3'h0} + {35'h0, (&(s1_vpc[5:3])) ? 5'h8 : 5'h10}) : {23'h0, _GEN, 16'h0}) : f3_predicted_target;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:152:{28,66}, :170:{23,28}, :324:7, :353:30, :367:{31,49}, :369:16, :385:29, :421:45, :423:32, :437:{18,35}, :441:18, :451:25, :478:32, :493:45, :494:58, :496:14, :503:38, :508:95, :511:20, :512:20, :796:32, :826:38, :833:79, :835:99, :839:37, :965:30, :973:18, :977:38, :987:18, generators/rocket-chip/src/main/scala/util/package.scala:39:{76,86}, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire             s0_ghist_new_saw_branch_not_taken = _GEN_135 ? (_GEN_133 ? (_GEN_31 ? s2_ghist_new_saw_branch_not_taken : _GEN_35 ? f2_predicted_ghist_new_saw_branch_not_taken : _GEN_15 & (f1_predicted_ghist_ignore_second_bank ? f1_predicted_ghist_first_bank_saw_not_taken : (|(_GEN_10[7:4])))) : f3_predicted_ghist_new_saw_branch_not_taken) : io_cpu_redirect_ghist_new_saw_branch_not_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:89:39, :105:46, :107:80, :109:33, :111:46, :118:{46,67,92}, :181:40, :367:49, :428:72, :437:{18,35}, :442:18, :452:21, :493:45, :494:58, :500:14, :503:38, :508:95, :511:20, :514:20, :826:38, :833:79, :835:99, :839:37, :965:30, :977:38]
  wire             s0_ghist_new_saw_branch_taken = _GEN_135 ? (_GEN_133 ? (_GEN_31 ? s2_ghist_new_saw_branch_taken : _GEN_35 ? f2_predicted_ghist_new_saw_branch_taken : _GEN_15 & (f1_predicted_ghist_ignore_second_bank ? _GEN_3[f1_redirect_idx] & f1_predicted_ghist_cfi_in_bank_0 : _f1_predicted_ghist_T_10 & _GEN_3[f1_redirect_idx] & ~f1_predicted_ghist_cfi_in_bank_0)) : f3_predicted_ghist_new_saw_branch_taken) : io_cpu_redirect_ghist_new_saw_branch_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:104:50, :105:46, :109:33, :112:{46,59}, :119:{46,72,85,88}, :367:49, :429:46, :437:{18,35}, :442:18, :452:21, :493:45, :494:58, :500:14, :503:38, :508:95, :511:20, :514:20, :826:38, :833:79, :835:99, :839:37, :965:30, :977:38, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire             _GEN_136 = _f4_btb_corrections_io_enq_valid_T ? f4_io_enq_bits_end_half_valid : f3_prev_is_half;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:601:32, :759:28, :779:25, :780:21, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _GEN_137 = _GEN_31 | ~(_GEN_32 & s1_valid & s1_vpc == f2_predicted_target & _f2_correct_f1_ghist_T_4);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:75:42, :76:68, :385:29, :386:29, :453:12, :478:32, :493:45, :494:58, :503:{25,38}, :504:{20,30,54,79}, :506:16]
  wire             _GEN_138 = ~_GEN_126 | _GEN_127 | ~_GEN_130;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:494:58, :826:{25,38}, :833:{20,54,79}, :835:{40,74,99}]
  always @(posedge clock) begin	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7]
    REG <= reset;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:367:16]
    s1_vpc <= s0_vpc;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:385:29, :965:30, :973:18, :977:38]
    if (_GEN_135) begin	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:826:38, :965:30, :977:38]
      if (_GEN_133) begin	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:494:58, :826:38, :833:79, :835:99, :839:37]
        if (_GEN_31)	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:493:45]
          s1_ghist_old_history <= s2_ghist_old_history;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:387:29, :452:21]
        else if (_GEN_35)	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:437:35, :503:38, :508:95, :511:20]
          s1_ghist_old_history <= f2_predicted_ghist_old_history;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:109:33, :110:33, :114:33, :387:29]
        else if (_GEN_15) begin	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:437:18]
          if (f1_predicted_ghist_ignore_second_bank)	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:105:46]
            s1_ghist_old_history <= _f1_predicted_ghist_new_history_old_history_T_4;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:67:12, :387:29]
          else	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:105:46]
            s1_ghist_old_history <= _f1_predicted_ghist_new_history_old_history_T_25;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:114:39, :387:29]
        end
        else	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:437:18]
          s1_ghist_old_history <= 64'h0;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:387:29]
      end
      else	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:494:58, :826:38, :833:79, :835:99, :839:37]
        s1_ghist_old_history <= f3_predicted_ghist_old_history;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:109:33, :110:33, :114:33, :387:29]
    end
    else	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:826:38, :965:30, :977:38]
      s1_ghist_old_history <= io_cpu_redirect_ghist_old_history;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:387:29]
    s1_ghist_current_saw_branch_not_taken <= _GEN_135 ? _GEN_133 & _GEN_31 & s2_ghist_current_saw_branch_not_taken : io_cpu_redirect_ghist_current_saw_branch_not_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:387:29, :452:21, :493:45, :494:58, :500:14, :503:38, :826:38, :833:79, :835:99, :839:37, :965:30, :977:38]
    s1_ghist_new_saw_branch_not_taken <= s0_ghist_new_saw_branch_not_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:387:29, :826:38, :965:30, :977:38]
    s1_ghist_new_saw_branch_taken <= s0_ghist_new_saw_branch_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:387:29, :826:38, :965:30, :977:38]
    if (_GEN_135) begin	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:826:38, :965:30, :977:38]
      if (_GEN_133) begin	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:494:58, :826:38, :833:79, :835:99, :839:37]
        if (_GEN_31 | _GEN_35)	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:437:35, :493:45, :494:58, :500:14, :503:38, :508:95, :511:20]
          s1_ghist_ras_idx <= s2_ghist_ras_idx;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:387:29, :452:21]
        else if (~_GEN_15)	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:437:18]
          s1_ghist_ras_idx <= 5'h0;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :387:29]
      end
      else	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:494:58, :826:38, :833:79, :835:99, :839:37]
        s1_ghist_ras_idx <= f3_predicted_ghist_ras_idx;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:123:31, :387:29]
    end
    else	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:826:38, :965:30, :977:38]
      s1_ghist_ras_idx <= io_cpu_redirect_ghist_ras_idx;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:387:29]
    s1_is_replay <= ~_GEN_134 & _GEN_133 & _GEN_31 & _s0_is_replay_T;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:388:29, :493:45, :494:{19,58}, :497:18, :503:38, :826:38, :833:79, :835:99, :839:37, :965:30, :969:17, :974:18, :977:38, :981:17, :990:18]
    s1_is_sfence <= io_cpu_sfence_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:389:29]
    s1_tsrc <= _GEN_135 ? (_GEN_133 ? (_GEN_31 ? s2_tsrc : _GEN_35 ? 2'h1 : _GEN_15 ? 2'h0 : {2{_GEN}}) : 2'h2) : 2'h3;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:355:30, :367:{31,49}, :371:16, :391:29, :437:{18,35}, :440:18, :455:24, :493:45, :494:58, :501:14, :503:38, :508:95, :511:20, :516:20, :826:38, :833:79, :835:99, :839:37, :965:30, :977:38]
    tlb_io_sfence_REG_valid <= io_cpu_sfence_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:399:35]
    tlb_io_sfence_REG_bits_rs1 <= io_cpu_sfence_bits_rs1;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:399:35]
    tlb_io_sfence_REG_bits_rs2 <= io_cpu_sfence_bits_rs2;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:399:35]
    tlb_io_sfence_REG_bits_addr <= io_cpu_sfence_bits_addr;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:399:35]
    s1_tlb_resp_REG_pf_inst <= s2_tlb_resp_pf_inst;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:403:46, :457:28]
    s1_tlb_resp_REG_gf_inst <= s2_tlb_resp_gf_inst;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:403:46, :457:28]
    s1_tlb_resp_REG_ae_inst <= s2_tlb_resp_ae_inst;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:403:46, :457:28]
    s1_ppc_REG <= s2_ppc;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:404:42, :454:24]
    s2_vpc <= s1_vpc;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:385:29, :451:25]
    if (_GEN_138) begin	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:494:58, :826:38, :833:79, :835:99]
      if (_GEN_137)	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:453:12, :494:58, :503:38]
        s2_ghist_old_history <= s1_ghist_old_history;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:387:29, :452:21]
      else if (f2_predicted_ghist_ignore_second_bank)	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:105:46]
        s2_ghist_old_history <= _f2_predicted_ghist_new_history_old_history_T_4;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:67:12, :452:21]
      else	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:105:46]
        s2_ghist_old_history <= _f2_predicted_ghist_new_history_old_history_T_25;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:114:39, :452:21]
    end
    else	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:494:58, :826:38, :833:79, :835:99]
      s2_ghist_old_history <= f3_predicted_ghist_old_history;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:109:33, :110:33, :114:33, :452:21]
    s2_ghist_current_saw_branch_not_taken <= _GEN_138 & _GEN_137 & s1_ghist_current_saw_branch_not_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:387:29, :452:21, :453:12, :494:58, :503:38, :826:38, :833:79, :835:99]
    s2_ghist_new_saw_branch_not_taken <= _GEN_138 ? (_GEN_137 ? s1_ghist_new_saw_branch_not_taken : f2_predicted_ghist_new_saw_branch_not_taken) : f3_predicted_ghist_new_saw_branch_not_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:109:33, :111:46, :118:46, :387:29, :452:21, :453:12, :494:58, :503:38, :826:38, :833:79, :835:99]
    s2_ghist_new_saw_branch_taken <= _GEN_138 ? (_GEN_137 ? s1_ghist_new_saw_branch_taken : f2_predicted_ghist_new_saw_branch_taken) : f3_predicted_ghist_new_saw_branch_taken;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:109:33, :112:46, :119:46, :387:29, :452:21, :453:12, :494:58, :503:38, :826:38, :833:79, :835:99]
    if (_GEN_138) begin	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:494:58, :826:38, :833:79, :835:99]
      if (_GEN_137)	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:453:12, :494:58, :503:38]
        s2_ghist_ras_idx <= s1_ghist_ras_idx;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:387:29, :452:21]
    end
    else	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:494:58, :826:38, :833:79, :835:99]
      s2_ghist_ras_idx <= f3_predicted_ghist_ras_idx;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:123:31, :452:21]
    s2_ppc <= s1_ppc;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:404:20, :454:24]
    s2_tsrc <= s1_tsrc;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:391:29, :455:24]
    s2_tlb_resp_pf_inst <= s1_tlb_resp_pf_inst;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:403:24, :457:28]
    s2_tlb_resp_gf_inst <= s1_is_replay & s1_tlb_resp_REG_gf_inst;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:388:29, :403:{24,46}, :457:28]
    s2_tlb_resp_ae_inst <= s1_tlb_resp_ae_inst;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:403:24, :457:28]
    s2_tlb_miss <= s1_tlb_miss;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:402:35, :458:28]
    s2_is_replay_REG <= s1_is_replay;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:388:29, :459:29]
    f3_bpd_resp_io_enq_valid_REG <= _f3_io_enq_ready;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :561:57]
    if (_f4_btb_corrections_io_enq_valid_T)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      f3_prev_half <= f4_io_enq_bits_end_half_bits;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:599:28, :762:28]
    if (reset) begin	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7]
      s1_valid <= 1'h0;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:386:29]
      s2_valid <= 1'h0;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:450:25]
      ras_read_idx <= 5'h0;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :552:29]
      f3_prev_is_half <= 1'h0;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:601:32]
    end
    else begin	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7]
      s1_valid <= s0_valid;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:386:29, :965:30, :972:18, :977:38]
      s2_valid <= s1_valid & ~f1_clear;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:386:29, :392:58, :450:{25,35}, :826:38, :965:30, :970:17, :977:38, :982:17]
      if (_GEN_37)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        ras_read_idx <= f3_io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:545:24, :552:29, :826:38, :833:79, :834:28]
      f3_prev_is_half <= _GEN_135 & (_GEN_126 ? ~(_f3_predicted_target_T | f3_redirects_2 | f3_redirects_3 | f3_redirects_4 | f3_redirects_5 | f3_redirects_6 | f3_redirects_7 | f4_clear) & _GEN_136 : ~f4_clear & _GEN_136);	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:601:32, :743:40, :779:25, :780:21, :785:19, :786:21, :789:57, :826:{25,38}, :830:{32,38}, :831:23, :965:30, :966:17, :977:38]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:17];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7]
    initial begin	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7]
        `INIT_RANDOM_PROLOG_	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7]
        for (logic [4:0] i = 5'h0; i < 5'h12; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7]
        end	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7]
        REG = _RANDOM[5'h0][0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :367:16]
        s1_vpc = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][8:0]};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :367:16, :385:29]
        s1_valid = _RANDOM[5'h1][9];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :385:29, :386:29]
        s1_ghist_old_history = {_RANDOM[5'h1][31:10], _RANDOM[5'h2], _RANDOM[5'h3][9:0]};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :385:29, :387:29]
        s1_ghist_current_saw_branch_not_taken = _RANDOM[5'h3][10];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :387:29]
        s1_ghist_new_saw_branch_not_taken = _RANDOM[5'h3][11];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :387:29]
        s1_ghist_new_saw_branch_taken = _RANDOM[5'h3][12];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :387:29]
        s1_ghist_ras_idx = _RANDOM[5'h3][17:13];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :387:29]
        s1_is_replay = _RANDOM[5'h3][18];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :387:29, :388:29]
        s1_is_sfence = _RANDOM[5'h3][19];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :387:29, :389:29]
        s1_tsrc = _RANDOM[5'h3][21:20];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :387:29, :391:29]
        tlb_io_sfence_REG_valid = _RANDOM[5'h3][22];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :387:29, :399:35]
        tlb_io_sfence_REG_bits_rs1 = _RANDOM[5'h3][23];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :387:29, :399:35]
        tlb_io_sfence_REG_bits_rs2 = _RANDOM[5'h3][24];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :387:29, :399:35]
        tlb_io_sfence_REG_bits_addr = {_RANDOM[5'h3][31:25], _RANDOM[5'h4]};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :387:29, :399:35]
        s1_tlb_resp_REG_pf_inst = _RANDOM[5'h7][15];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :403:46]
        s1_tlb_resp_REG_gf_inst = _RANDOM[5'h7][18];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :403:46]
        s1_tlb_resp_REG_ae_inst = _RANDOM[5'h7][21];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :403:46]
        s1_ppc_REG = {_RANDOM[5'h8][31:4], _RANDOM[5'h9][3:0]};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :404:42]
        s2_valid = _RANDOM[5'h9][4];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :404:42, :450:25]
        s2_vpc = {_RANDOM[5'h9][31:5], _RANDOM[5'hA][12:0]};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :404:42, :451:25]
        s2_ghist_old_history = {_RANDOM[5'hA][31:13], _RANDOM[5'hB], _RANDOM[5'hC][12:0]};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :451:25, :452:21]
        s2_ghist_current_saw_branch_not_taken = _RANDOM[5'hC][13];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :452:21]
        s2_ghist_new_saw_branch_not_taken = _RANDOM[5'hC][14];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :452:21]
        s2_ghist_new_saw_branch_taken = _RANDOM[5'hC][15];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :452:21]
        s2_ghist_ras_idx = _RANDOM[5'hC][20:16];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :452:21]
        s2_ppc = {_RANDOM[5'hC][31:21], _RANDOM[5'hD][20:0]};	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :452:21, :454:24]
        s2_tsrc = _RANDOM[5'hD][22:21];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :454:24, :455:24]
        s2_tlb_resp_pf_inst = _RANDOM[5'h10][3];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :457:28]
        s2_tlb_resp_gf_inst = _RANDOM[5'h10][6];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :457:28]
        s2_tlb_resp_ae_inst = _RANDOM[5'h10][9];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :457:28]
        s2_tlb_miss = _RANDOM[5'h10][24];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :457:28, :458:28]
        s2_is_replay_REG = _RANDOM[5'h10][25];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :457:28, :459:29]
        ras_read_idx = _RANDOM[5'h10][30:26];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :457:28, :552:29]
        f3_bpd_resp_io_enq_valid_REG = _RANDOM[5'h10][31];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :457:28, :561:57]
        f3_prev_half = _RANDOM[5'h11][15:0];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :599:28]
        f3_prev_is_half = _RANDOM[5'h11][16];	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7, :599:28, :601:32]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:324:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ICache icache (	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:301:26]
    .clock                          (clock),
    .reset                          (reset),
    .auto_master_out_a_ready        (auto_icache_master_out_a_ready),
    .auto_master_out_a_valid        (auto_icache_master_out_a_valid),
    .auto_master_out_a_bits_address (auto_icache_master_out_a_bits_address),
    .auto_master_out_d_valid        (auto_icache_master_out_d_valid),
    .auto_master_out_d_bits_opcode  (auto_icache_master_out_d_bits_opcode),
    .auto_master_out_d_bits_size    (auto_icache_master_out_d_bits_size),
    .auto_master_out_d_bits_data    (auto_icache_master_out_d_bits_data),
    .io_req_valid                   (s0_valid),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:965:30, :972:18, :977:38]
    .io_req_bits_addr               (s0_vpc[38:0]),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:375:27, :965:30, :973:18, :977:38]
    .io_s1_paddr                    (s1_ppc),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:404:20]
    .io_s1_kill                     (_tlb_io_resp_miss | f1_clear),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:339:19, :412:42, :826:38, :965:30, :970:17, :977:38, :982:17]
    .io_s2_kill                     (s2_xcpt),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:460:{26,74}]
    .io_resp_valid                  (_icache_io_resp_valid),
    .io_resp_bits_data              (_icache_io_resp_bits_data),
    .io_invalidate                  (io_cpu_flush_icache)
  );	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:301:26]
  BranchPredictor bpd (	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .clock                                         (clock),
    .reset                                         (reset),
    .io_f0_req_valid                               (s0_valid),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:965:30, :972:18, :977:38]
    .io_f0_req_bits_pc                             (s0_vpc),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:965:30, :973:18, :977:38]
    .io_f0_req_bits_ghist_old_history              (_GEN_135 ? (_GEN_133 ? (_GEN_31 ? s2_ghist_old_history : _GEN_35 ? f2_predicted_ghist_old_history : _GEN_15 ? (f1_predicted_ghist_ignore_second_bank ? _f1_predicted_ghist_new_history_old_history_T_4 : _f1_predicted_ghist_new_history_old_history_T_25) : 64'h0) : f3_predicted_ghist_old_history) : io_cpu_redirect_ghist_old_history),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:67:12, :105:46, :109:33, :110:33, :114:{33,39}, :367:49, :437:{18,35}, :442:18, :452:21, :493:45, :494:58, :500:14, :503:38, :508:95, :511:20, :514:20, :826:38, :833:79, :835:99, :839:37, :965:30, :977:38]
    .io_f0_req_bits_ghist_new_saw_branch_not_taken (s0_ghist_new_saw_branch_not_taken),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:826:38, :965:30, :977:38]
    .io_f0_req_bits_ghist_new_saw_branch_taken     (s0_ghist_new_saw_branch_taken),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:826:38, :965:30, :977:38]
    .io_resp_f1_preds_0_taken                      (_bpd_io_resp_f1_preds_0_taken),
    .io_resp_f1_preds_0_is_br                      (_bpd_io_resp_f1_preds_0_is_br),
    .io_resp_f1_preds_0_is_jal                     (_bpd_io_resp_f1_preds_0_is_jal),
    .io_resp_f1_preds_0_predicted_pc_valid         (_bpd_io_resp_f1_preds_0_predicted_pc_valid),
    .io_resp_f1_preds_0_predicted_pc_bits          (_bpd_io_resp_f1_preds_0_predicted_pc_bits),
    .io_resp_f1_preds_1_taken                      (_bpd_io_resp_f1_preds_1_taken),
    .io_resp_f1_preds_1_is_br                      (_bpd_io_resp_f1_preds_1_is_br),
    .io_resp_f1_preds_1_is_jal                     (_bpd_io_resp_f1_preds_1_is_jal),
    .io_resp_f1_preds_1_predicted_pc_valid         (_bpd_io_resp_f1_preds_1_predicted_pc_valid),
    .io_resp_f1_preds_1_predicted_pc_bits          (_bpd_io_resp_f1_preds_1_predicted_pc_bits),
    .io_resp_f1_preds_2_taken                      (_bpd_io_resp_f1_preds_2_taken),
    .io_resp_f1_preds_2_is_br                      (_bpd_io_resp_f1_preds_2_is_br),
    .io_resp_f1_preds_2_is_jal                     (_bpd_io_resp_f1_preds_2_is_jal),
    .io_resp_f1_preds_2_predicted_pc_valid         (_bpd_io_resp_f1_preds_2_predicted_pc_valid),
    .io_resp_f1_preds_2_predicted_pc_bits          (_bpd_io_resp_f1_preds_2_predicted_pc_bits),
    .io_resp_f1_preds_3_taken                      (_bpd_io_resp_f1_preds_3_taken),
    .io_resp_f1_preds_3_is_br                      (_bpd_io_resp_f1_preds_3_is_br),
    .io_resp_f1_preds_3_is_jal                     (_bpd_io_resp_f1_preds_3_is_jal),
    .io_resp_f1_preds_3_predicted_pc_valid         (_bpd_io_resp_f1_preds_3_predicted_pc_valid),
    .io_resp_f1_preds_3_predicted_pc_bits          (_bpd_io_resp_f1_preds_3_predicted_pc_bits),
    .io_resp_f1_preds_4_taken                      (_bpd_io_resp_f1_preds_4_taken),
    .io_resp_f1_preds_4_is_br                      (_bpd_io_resp_f1_preds_4_is_br),
    .io_resp_f1_preds_4_is_jal                     (_bpd_io_resp_f1_preds_4_is_jal),
    .io_resp_f1_preds_4_predicted_pc_valid         (_bpd_io_resp_f1_preds_4_predicted_pc_valid),
    .io_resp_f1_preds_4_predicted_pc_bits          (_bpd_io_resp_f1_preds_4_predicted_pc_bits),
    .io_resp_f1_preds_5_taken                      (_bpd_io_resp_f1_preds_5_taken),
    .io_resp_f1_preds_5_is_br                      (_bpd_io_resp_f1_preds_5_is_br),
    .io_resp_f1_preds_5_is_jal                     (_bpd_io_resp_f1_preds_5_is_jal),
    .io_resp_f1_preds_5_predicted_pc_valid         (_bpd_io_resp_f1_preds_5_predicted_pc_valid),
    .io_resp_f1_preds_5_predicted_pc_bits          (_bpd_io_resp_f1_preds_5_predicted_pc_bits),
    .io_resp_f1_preds_6_taken                      (_bpd_io_resp_f1_preds_6_taken),
    .io_resp_f1_preds_6_is_br                      (_bpd_io_resp_f1_preds_6_is_br),
    .io_resp_f1_preds_6_is_jal                     (_bpd_io_resp_f1_preds_6_is_jal),
    .io_resp_f1_preds_6_predicted_pc_valid         (_bpd_io_resp_f1_preds_6_predicted_pc_valid),
    .io_resp_f1_preds_6_predicted_pc_bits          (_bpd_io_resp_f1_preds_6_predicted_pc_bits),
    .io_resp_f1_preds_7_taken                      (_bpd_io_resp_f1_preds_7_taken),
    .io_resp_f1_preds_7_is_br                      (_bpd_io_resp_f1_preds_7_is_br),
    .io_resp_f1_preds_7_is_jal                     (_bpd_io_resp_f1_preds_7_is_jal),
    .io_resp_f1_preds_7_predicted_pc_valid         (_bpd_io_resp_f1_preds_7_predicted_pc_valid),
    .io_resp_f1_preds_7_predicted_pc_bits          (_bpd_io_resp_f1_preds_7_predicted_pc_bits),
    .io_resp_f2_preds_0_taken                      (_bpd_io_resp_f2_preds_0_taken),
    .io_resp_f2_preds_0_is_br                      (_bpd_io_resp_f2_preds_0_is_br),
    .io_resp_f2_preds_0_is_jal                     (_bpd_io_resp_f2_preds_0_is_jal),
    .io_resp_f2_preds_0_predicted_pc_valid         (_bpd_io_resp_f2_preds_0_predicted_pc_valid),
    .io_resp_f2_preds_0_predicted_pc_bits          (_bpd_io_resp_f2_preds_0_predicted_pc_bits),
    .io_resp_f2_preds_1_taken                      (_bpd_io_resp_f2_preds_1_taken),
    .io_resp_f2_preds_1_is_br                      (_bpd_io_resp_f2_preds_1_is_br),
    .io_resp_f2_preds_1_is_jal                     (_bpd_io_resp_f2_preds_1_is_jal),
    .io_resp_f2_preds_1_predicted_pc_valid         (_bpd_io_resp_f2_preds_1_predicted_pc_valid),
    .io_resp_f2_preds_1_predicted_pc_bits          (_bpd_io_resp_f2_preds_1_predicted_pc_bits),
    .io_resp_f2_preds_2_taken                      (_bpd_io_resp_f2_preds_2_taken),
    .io_resp_f2_preds_2_is_br                      (_bpd_io_resp_f2_preds_2_is_br),
    .io_resp_f2_preds_2_is_jal                     (_bpd_io_resp_f2_preds_2_is_jal),
    .io_resp_f2_preds_2_predicted_pc_valid         (_bpd_io_resp_f2_preds_2_predicted_pc_valid),
    .io_resp_f2_preds_2_predicted_pc_bits          (_bpd_io_resp_f2_preds_2_predicted_pc_bits),
    .io_resp_f2_preds_3_taken                      (_bpd_io_resp_f2_preds_3_taken),
    .io_resp_f2_preds_3_is_br                      (_bpd_io_resp_f2_preds_3_is_br),
    .io_resp_f2_preds_3_is_jal                     (_bpd_io_resp_f2_preds_3_is_jal),
    .io_resp_f2_preds_3_predicted_pc_valid         (_bpd_io_resp_f2_preds_3_predicted_pc_valid),
    .io_resp_f2_preds_3_predicted_pc_bits          (_bpd_io_resp_f2_preds_3_predicted_pc_bits),
    .io_resp_f2_preds_4_taken                      (_bpd_io_resp_f2_preds_4_taken),
    .io_resp_f2_preds_4_is_br                      (_bpd_io_resp_f2_preds_4_is_br),
    .io_resp_f2_preds_4_is_jal                     (_bpd_io_resp_f2_preds_4_is_jal),
    .io_resp_f2_preds_4_predicted_pc_valid         (_bpd_io_resp_f2_preds_4_predicted_pc_valid),
    .io_resp_f2_preds_4_predicted_pc_bits          (_bpd_io_resp_f2_preds_4_predicted_pc_bits),
    .io_resp_f2_preds_5_taken                      (_bpd_io_resp_f2_preds_5_taken),
    .io_resp_f2_preds_5_is_br                      (_bpd_io_resp_f2_preds_5_is_br),
    .io_resp_f2_preds_5_is_jal                     (_bpd_io_resp_f2_preds_5_is_jal),
    .io_resp_f2_preds_5_predicted_pc_valid         (_bpd_io_resp_f2_preds_5_predicted_pc_valid),
    .io_resp_f2_preds_5_predicted_pc_bits          (_bpd_io_resp_f2_preds_5_predicted_pc_bits),
    .io_resp_f2_preds_6_taken                      (_bpd_io_resp_f2_preds_6_taken),
    .io_resp_f2_preds_6_is_br                      (_bpd_io_resp_f2_preds_6_is_br),
    .io_resp_f2_preds_6_is_jal                     (_bpd_io_resp_f2_preds_6_is_jal),
    .io_resp_f2_preds_6_predicted_pc_valid         (_bpd_io_resp_f2_preds_6_predicted_pc_valid),
    .io_resp_f2_preds_6_predicted_pc_bits          (_bpd_io_resp_f2_preds_6_predicted_pc_bits),
    .io_resp_f2_preds_7_taken                      (_bpd_io_resp_f2_preds_7_taken),
    .io_resp_f2_preds_7_is_br                      (_bpd_io_resp_f2_preds_7_is_br),
    .io_resp_f2_preds_7_is_jal                     (_bpd_io_resp_f2_preds_7_is_jal),
    .io_resp_f2_preds_7_predicted_pc_valid         (_bpd_io_resp_f2_preds_7_predicted_pc_valid),
    .io_resp_f2_preds_7_predicted_pc_bits          (_bpd_io_resp_f2_preds_7_predicted_pc_bits),
    .io_resp_f3_pc                                 (_bpd_io_resp_f3_pc),
    .io_resp_f3_preds_0_taken                      (_bpd_io_resp_f3_preds_0_taken),
    .io_resp_f3_preds_0_is_br                      (_bpd_io_resp_f3_preds_0_is_br),
    .io_resp_f3_preds_0_is_jal                     (_bpd_io_resp_f3_preds_0_is_jal),
    .io_resp_f3_preds_0_predicted_pc_valid         (_bpd_io_resp_f3_preds_0_predicted_pc_valid),
    .io_resp_f3_preds_0_predicted_pc_bits          (_bpd_io_resp_f3_preds_0_predicted_pc_bits),
    .io_resp_f3_preds_1_taken                      (_bpd_io_resp_f3_preds_1_taken),
    .io_resp_f3_preds_1_is_br                      (_bpd_io_resp_f3_preds_1_is_br),
    .io_resp_f3_preds_1_is_jal                     (_bpd_io_resp_f3_preds_1_is_jal),
    .io_resp_f3_preds_1_predicted_pc_valid         (_bpd_io_resp_f3_preds_1_predicted_pc_valid),
    .io_resp_f3_preds_1_predicted_pc_bits          (_bpd_io_resp_f3_preds_1_predicted_pc_bits),
    .io_resp_f3_preds_2_taken                      (_bpd_io_resp_f3_preds_2_taken),
    .io_resp_f3_preds_2_is_br                      (_bpd_io_resp_f3_preds_2_is_br),
    .io_resp_f3_preds_2_is_jal                     (_bpd_io_resp_f3_preds_2_is_jal),
    .io_resp_f3_preds_2_predicted_pc_valid         (_bpd_io_resp_f3_preds_2_predicted_pc_valid),
    .io_resp_f3_preds_2_predicted_pc_bits          (_bpd_io_resp_f3_preds_2_predicted_pc_bits),
    .io_resp_f3_preds_3_taken                      (_bpd_io_resp_f3_preds_3_taken),
    .io_resp_f3_preds_3_is_br                      (_bpd_io_resp_f3_preds_3_is_br),
    .io_resp_f3_preds_3_is_jal                     (_bpd_io_resp_f3_preds_3_is_jal),
    .io_resp_f3_preds_3_predicted_pc_valid         (_bpd_io_resp_f3_preds_3_predicted_pc_valid),
    .io_resp_f3_preds_3_predicted_pc_bits          (_bpd_io_resp_f3_preds_3_predicted_pc_bits),
    .io_resp_f3_preds_4_taken                      (_bpd_io_resp_f3_preds_4_taken),
    .io_resp_f3_preds_4_is_br                      (_bpd_io_resp_f3_preds_4_is_br),
    .io_resp_f3_preds_4_is_jal                     (_bpd_io_resp_f3_preds_4_is_jal),
    .io_resp_f3_preds_4_predicted_pc_valid         (_bpd_io_resp_f3_preds_4_predicted_pc_valid),
    .io_resp_f3_preds_4_predicted_pc_bits          (_bpd_io_resp_f3_preds_4_predicted_pc_bits),
    .io_resp_f3_preds_5_taken                      (_bpd_io_resp_f3_preds_5_taken),
    .io_resp_f3_preds_5_is_br                      (_bpd_io_resp_f3_preds_5_is_br),
    .io_resp_f3_preds_5_is_jal                     (_bpd_io_resp_f3_preds_5_is_jal),
    .io_resp_f3_preds_5_predicted_pc_valid         (_bpd_io_resp_f3_preds_5_predicted_pc_valid),
    .io_resp_f3_preds_5_predicted_pc_bits          (_bpd_io_resp_f3_preds_5_predicted_pc_bits),
    .io_resp_f3_preds_6_taken                      (_bpd_io_resp_f3_preds_6_taken),
    .io_resp_f3_preds_6_is_br                      (_bpd_io_resp_f3_preds_6_is_br),
    .io_resp_f3_preds_6_is_jal                     (_bpd_io_resp_f3_preds_6_is_jal),
    .io_resp_f3_preds_6_predicted_pc_valid         (_bpd_io_resp_f3_preds_6_predicted_pc_valid),
    .io_resp_f3_preds_6_predicted_pc_bits          (_bpd_io_resp_f3_preds_6_predicted_pc_bits),
    .io_resp_f3_preds_7_taken                      (_bpd_io_resp_f3_preds_7_taken),
    .io_resp_f3_preds_7_is_br                      (_bpd_io_resp_f3_preds_7_is_br),
    .io_resp_f3_preds_7_is_jal                     (_bpd_io_resp_f3_preds_7_is_jal),
    .io_resp_f3_preds_7_predicted_pc_valid         (_bpd_io_resp_f3_preds_7_predicted_pc_valid),
    .io_resp_f3_preds_7_predicted_pc_bits          (_bpd_io_resp_f3_preds_7_predicted_pc_bits),
    .io_resp_f3_meta_0                             (_bpd_io_resp_f3_meta_0),
    .io_resp_f3_meta_1                             (_bpd_io_resp_f3_meta_1),
    .io_f3_fire                                    (_f3_bpd_resp_io_enq_ready & f3_bpd_resp_io_enq_valid),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11, :561:47, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_update_valid                               (_bpd_update_arbiter_io_out_valid),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
    .io_update_bits_is_mispredict_update           (_bpd_update_arbiter_io_out_bits_is_mispredict_update),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
    .io_update_bits_is_repair_update               (_bpd_update_arbiter_io_out_bits_is_repair_update),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
    .io_update_bits_btb_mispredicts                (_bpd_update_arbiter_io_out_bits_btb_mispredicts),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
    .io_update_bits_pc                             (_bpd_update_arbiter_io_out_bits_pc),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
    .io_update_bits_br_mask                        (_bpd_update_arbiter_io_out_bits_br_mask),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
    .io_update_bits_cfi_idx_valid                  (_bpd_update_arbiter_io_out_bits_cfi_idx_valid),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
    .io_update_bits_cfi_idx_bits                   (_bpd_update_arbiter_io_out_bits_cfi_idx_bits),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
    .io_update_bits_cfi_taken                      (_bpd_update_arbiter_io_out_bits_cfi_taken),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
    .io_update_bits_cfi_mispredicted               (_bpd_update_arbiter_io_out_bits_cfi_mispredicted),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
    .io_update_bits_cfi_is_br                      (_bpd_update_arbiter_io_out_bits_cfi_is_br),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
    .io_update_bits_cfi_is_jal                     (_bpd_update_arbiter_io_out_bits_cfi_is_jal),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
    .io_update_bits_ghist_old_history              (_bpd_update_arbiter_io_out_bits_ghist_old_history),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
    .io_update_bits_ghist_new_saw_branch_not_taken (_bpd_update_arbiter_io_out_bits_ghist_new_saw_branch_not_taken),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
    .io_update_bits_ghist_new_saw_branch_taken     (_bpd_update_arbiter_io_out_bits_ghist_new_saw_branch_taken),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
    .io_update_bits_target                         (_bpd_update_arbiter_io_out_bits_target),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
    .io_update_bits_meta_0                         (_bpd_update_arbiter_io_out_bits_meta_0),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
    .io_update_bits_meta_1                         (_bpd_update_arbiter_io_out_bits_meta_1)	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
  );	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
  BoomRAS ras (	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:335:19]
    .clock          (clock),
    .io_read_idx    (_GEN_37 ? f3_io_enq_bits_ghist_ras_idx : ras_read_idx),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:545:24, :552:29, :554:25, :555:18, :826:38, :833:79, :834:28, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_read_addr   (_ras_io_read_addr),
    .io_write_valid (_ftq_io_ras_update | _GEN_126 & _f3_predicted_ghist_new_history_ras_idx_T),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:123:42, :817:22, :826:{25,38}, :827:73, :874:19, :945:52, :946:24]
    .io_write_idx   (_ftq_io_ras_update ? _ftq_io_ras_update_idx : _ras_io_write_idx_T),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:820:22, :874:19, :945:52, :947:24, generators/boom/src/main/scala/v3/util/util.scala:203:14]
    .io_write_addr  (_ftq_io_ras_update ? _ftq_io_ras_update_pc : _GEN_38 + {36'h0, f4_io_enq_bits_cfi_idx_bits, 1'h0} + {37'h0, f4_io_enq_bits_cfi_npc_plus4 ? 3'h4 : 3'h2})	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:631:69, :770:33, :818:{22,39,77,82}, :874:19, :945:52, :948:24, src/main/scala/chisel3/util/Mux.scala:50:70]
  );	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:335:19]
  ITLB tlb (	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:339:19]
    .clock                         (clock),
    .reset                         (reset),
    .io_req_valid                  (s1_valid & ~s1_is_replay & ~f1_clear | s1_is_sfence),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:386:29, :388:29, :389:29, :392:{38,41,55,58,69}, :826:38, :965:30, :970:17, :977:38, :982:17]
    .io_req_bits_vaddr             (s1_vpc),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:385:29]
    .io_req_bits_prv               (io_ptw_status_prv),
    .io_resp_miss                  (_tlb_io_resp_miss),
    .io_resp_paddr                 (_tlb_io_resp_paddr),
    .io_resp_pf_inst               (_tlb_io_resp_pf_inst),
    .io_resp_ae_inst               (_tlb_io_resp_ae_inst),
    .io_sfence_valid               (tlb_io_sfence_REG_valid),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:399:35]
    .io_sfence_bits_rs1            (tlb_io_sfence_REG_bits_rs1),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:399:35]
    .io_sfence_bits_rs2            (tlb_io_sfence_REG_bits_rs2),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:399:35]
    .io_sfence_bits_addr           (tlb_io_sfence_REG_bits_addr),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:399:35]
    .io_ptw_req_ready              (io_ptw_req_ready),
    .io_ptw_req_valid              (io_ptw_req_valid),
    .io_ptw_req_bits_bits_addr     (io_ptw_req_bits_bits_addr),
    .io_ptw_req_bits_bits_need_gpa (io_ptw_req_bits_bits_need_gpa),
    .io_ptw_resp_valid             (io_ptw_resp_valid),
    .io_ptw_resp_bits_ae_ptw       (io_ptw_resp_bits_ae_ptw),
    .io_ptw_resp_bits_ae_final     (io_ptw_resp_bits_ae_final),
    .io_ptw_resp_bits_pf           (io_ptw_resp_bits_pf),
    .io_ptw_resp_bits_gf           (io_ptw_resp_bits_gf),
    .io_ptw_resp_bits_hr           (io_ptw_resp_bits_hr),
    .io_ptw_resp_bits_hw           (io_ptw_resp_bits_hw),
    .io_ptw_resp_bits_hx           (io_ptw_resp_bits_hx),
    .io_ptw_resp_bits_pte_ppn      (io_ptw_resp_bits_pte_ppn),
    .io_ptw_resp_bits_pte_d        (io_ptw_resp_bits_pte_d),
    .io_ptw_resp_bits_pte_a        (io_ptw_resp_bits_pte_a),
    .io_ptw_resp_bits_pte_g        (io_ptw_resp_bits_pte_g),
    .io_ptw_resp_bits_pte_u        (io_ptw_resp_bits_pte_u),
    .io_ptw_resp_bits_pte_x        (io_ptw_resp_bits_pte_x),
    .io_ptw_resp_bits_pte_w        (io_ptw_resp_bits_pte_w),
    .io_ptw_resp_bits_pte_r        (io_ptw_resp_bits_pte_r),
    .io_ptw_resp_bits_pte_v        (io_ptw_resp_bits_pte_v),
    .io_ptw_resp_bits_level        (io_ptw_resp_bits_level),
    .io_ptw_resp_bits_homogeneous  (io_ptw_resp_bits_homogeneous),
    .io_ptw_ptbr_mode              (io_ptw_ptbr_mode),
    .io_ptw_status_debug           (io_ptw_status_debug),
    .io_ptw_pmp_0_cfg_l            (io_ptw_pmp_0_cfg_l),
    .io_ptw_pmp_0_cfg_a            (io_ptw_pmp_0_cfg_a),
    .io_ptw_pmp_0_cfg_x            (io_ptw_pmp_0_cfg_x),
    .io_ptw_pmp_0_cfg_w            (io_ptw_pmp_0_cfg_w),
    .io_ptw_pmp_0_cfg_r            (io_ptw_pmp_0_cfg_r),
    .io_ptw_pmp_0_addr             (io_ptw_pmp_0_addr),
    .io_ptw_pmp_0_mask             (io_ptw_pmp_0_mask),
    .io_ptw_pmp_1_cfg_l            (io_ptw_pmp_1_cfg_l),
    .io_ptw_pmp_1_cfg_a            (io_ptw_pmp_1_cfg_a),
    .io_ptw_pmp_1_cfg_x            (io_ptw_pmp_1_cfg_x),
    .io_ptw_pmp_1_cfg_w            (io_ptw_pmp_1_cfg_w),
    .io_ptw_pmp_1_cfg_r            (io_ptw_pmp_1_cfg_r),
    .io_ptw_pmp_1_addr             (io_ptw_pmp_1_addr),
    .io_ptw_pmp_1_mask             (io_ptw_pmp_1_mask),
    .io_ptw_pmp_2_cfg_l            (io_ptw_pmp_2_cfg_l),
    .io_ptw_pmp_2_cfg_a            (io_ptw_pmp_2_cfg_a),
    .io_ptw_pmp_2_cfg_x            (io_ptw_pmp_2_cfg_x),
    .io_ptw_pmp_2_cfg_w            (io_ptw_pmp_2_cfg_w),
    .io_ptw_pmp_2_cfg_r            (io_ptw_pmp_2_cfg_r),
    .io_ptw_pmp_2_addr             (io_ptw_pmp_2_addr),
    .io_ptw_pmp_2_mask             (io_ptw_pmp_2_mask),
    .io_ptw_pmp_3_cfg_l            (io_ptw_pmp_3_cfg_l),
    .io_ptw_pmp_3_cfg_a            (io_ptw_pmp_3_cfg_a),
    .io_ptw_pmp_3_cfg_x            (io_ptw_pmp_3_cfg_x),
    .io_ptw_pmp_3_cfg_w            (io_ptw_pmp_3_cfg_w),
    .io_ptw_pmp_3_cfg_r            (io_ptw_pmp_3_cfg_r),
    .io_ptw_pmp_3_addr             (io_ptw_pmp_3_addr),
    .io_ptw_pmp_3_mask             (io_ptw_pmp_3_mask),
    .io_ptw_pmp_4_cfg_l            (io_ptw_pmp_4_cfg_l),
    .io_ptw_pmp_4_cfg_a            (io_ptw_pmp_4_cfg_a),
    .io_ptw_pmp_4_cfg_x            (io_ptw_pmp_4_cfg_x),
    .io_ptw_pmp_4_cfg_w            (io_ptw_pmp_4_cfg_w),
    .io_ptw_pmp_4_cfg_r            (io_ptw_pmp_4_cfg_r),
    .io_ptw_pmp_4_addr             (io_ptw_pmp_4_addr),
    .io_ptw_pmp_4_mask             (io_ptw_pmp_4_mask),
    .io_ptw_pmp_5_cfg_l            (io_ptw_pmp_5_cfg_l),
    .io_ptw_pmp_5_cfg_a            (io_ptw_pmp_5_cfg_a),
    .io_ptw_pmp_5_cfg_x            (io_ptw_pmp_5_cfg_x),
    .io_ptw_pmp_5_cfg_w            (io_ptw_pmp_5_cfg_w),
    .io_ptw_pmp_5_cfg_r            (io_ptw_pmp_5_cfg_r),
    .io_ptw_pmp_5_addr             (io_ptw_pmp_5_addr),
    .io_ptw_pmp_5_mask             (io_ptw_pmp_5_mask),
    .io_ptw_pmp_6_cfg_l            (io_ptw_pmp_6_cfg_l),
    .io_ptw_pmp_6_cfg_a            (io_ptw_pmp_6_cfg_a),
    .io_ptw_pmp_6_cfg_x            (io_ptw_pmp_6_cfg_x),
    .io_ptw_pmp_6_cfg_w            (io_ptw_pmp_6_cfg_w),
    .io_ptw_pmp_6_cfg_r            (io_ptw_pmp_6_cfg_r),
    .io_ptw_pmp_6_addr             (io_ptw_pmp_6_addr),
    .io_ptw_pmp_6_mask             (io_ptw_pmp_6_mask),
    .io_ptw_pmp_7_cfg_l            (io_ptw_pmp_7_cfg_l),
    .io_ptw_pmp_7_cfg_a            (io_ptw_pmp_7_cfg_a),
    .io_ptw_pmp_7_cfg_x            (io_ptw_pmp_7_cfg_x),
    .io_ptw_pmp_7_cfg_w            (io_ptw_pmp_7_cfg_w),
    .io_ptw_pmp_7_cfg_r            (io_ptw_pmp_7_cfg_r),
    .io_ptw_pmp_7_addr             (io_ptw_pmp_7_addr),
    .io_ptw_pmp_7_mask             (io_ptw_pmp_7_mask)
  );	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:339:19]
  Queue1_FrontendResp f3 (	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11]
    .clock                                          (clock),
    .reset                                          (_GEN_36),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:527:35]
    .io_enq_ready                                   (_f3_io_enq_ready),
    .io_enq_valid                                   (f3_io_enq_valid),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:540:{34,47}]
    .io_enq_bits_pc                                 (s2_vpc),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:451:25]
    .io_enq_bits_data                               (s2_xcpt ? 128'h0 : _icache_io_resp_bits_data),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:301:26, :460:{26,74}, :544:30]
    .io_enq_bits_mask                               (_f3_io_enq_bits_mask_T[7:0] & ((&(s2_vpc[5:3])) ? 8'hF : 8'hFF)),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:152:{28,66}, :180:25, :181:{31,40}, :451:25]
    .io_enq_bits_xcpt_pf_inst                       (s2_tlb_resp_pf_inst),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:457:28]
    .io_enq_bits_xcpt_gf_inst                       (s2_tlb_resp_gf_inst),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:457:28]
    .io_enq_bits_xcpt_ae_inst                       (s2_tlb_resp_ae_inst),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:457:28]
    .io_enq_bits_ghist_old_history                  (_GEN_128 ? f3_predicted_ghist_old_history : s2_ghist_old_history),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:109:33, :110:33, :114:33, :452:21, :545:24, :826:38, :833:79, :834:28]
    .io_enq_bits_ghist_current_saw_branch_not_taken (~_GEN_128 & s2_ghist_current_saw_branch_not_taken),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:452:21, :545:24, :826:38, :833:79, :834:28]
    .io_enq_bits_ghist_new_saw_branch_not_taken     (_GEN_128 ? f3_predicted_ghist_new_saw_branch_not_taken : s2_ghist_new_saw_branch_not_taken),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:109:33, :111:46, :118:46, :452:21, :545:24, :826:38, :833:79, :834:28]
    .io_enq_bits_ghist_new_saw_branch_taken         (_GEN_128 ? f3_predicted_ghist_new_saw_branch_taken : s2_ghist_new_saw_branch_taken),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:109:33, :112:46, :119:46, :452:21, :545:24, :826:38, :833:79, :834:28]
    .io_enq_bits_ghist_ras_idx                      (f3_io_enq_bits_ghist_ras_idx),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:545:24, :826:38, :833:79, :834:28]
    .io_enq_bits_fsrc                               (_GEN_31 ? 2'h0 : {1'h0, _GEN_35}),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:437:35, :456:25, :493:45, :494:58, :503:38, :508:95, :511:20, :515:20]
    .io_enq_bits_tsrc                               (s2_tsrc),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:455:24]
    .io_deq_ready                                   (_f4_io_enq_ready),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_deq_valid                                   (_f3_io_deq_valid),
    .io_deq_bits_pc                                 (_f3_io_deq_bits_pc),
    .io_deq_bits_data                               (_f3_io_deq_bits_data),
    .io_deq_bits_mask                               (_f3_io_deq_bits_mask),
    .io_deq_bits_xcpt_pf_inst                       (_f3_io_deq_bits_xcpt_pf_inst),
    .io_deq_bits_xcpt_ae_inst                       (_f3_io_deq_bits_xcpt_ae_inst),
    .io_deq_bits_ghist_old_history                  (_f3_io_deq_bits_ghist_old_history),
    .io_deq_bits_ghist_current_saw_branch_not_taken (_f3_io_deq_bits_ghist_current_saw_branch_not_taken),
    .io_deq_bits_ghist_new_saw_branch_not_taken     (_f3_io_deq_bits_ghist_new_saw_branch_not_taken),
    .io_deq_bits_ghist_new_saw_branch_taken         (_f3_io_deq_bits_ghist_new_saw_branch_taken),
    .io_deq_bits_ghist_ras_idx                      (_f3_io_deq_bits_ghist_ras_idx),
    .io_deq_bits_fsrc                               (_f3_io_deq_bits_fsrc),
    .io_deq_bits_tsrc                               (_f3_io_deq_bits_tsrc)
  );	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11]
  Queue1_BranchPredictionBundle f3_bpd_resp (	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
    .clock                                  (clock),
    .reset                                  (_GEN_36),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:527:35]
    .io_enq_ready                           (_f3_bpd_resp_io_enq_ready),
    .io_enq_valid                           (f3_bpd_resp_io_enq_valid),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:561:47]
    .io_enq_bits_pc                         (_bpd_io_resp_f3_pc),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_0_taken              (_bpd_io_resp_f3_preds_0_taken),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_0_is_br              (_bpd_io_resp_f3_preds_0_is_br),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_0_is_jal             (_bpd_io_resp_f3_preds_0_is_jal),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_0_predicted_pc_valid (_bpd_io_resp_f3_preds_0_predicted_pc_valid),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_0_predicted_pc_bits  (_bpd_io_resp_f3_preds_0_predicted_pc_bits),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_1_taken              (_bpd_io_resp_f3_preds_1_taken),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_1_is_br              (_bpd_io_resp_f3_preds_1_is_br),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_1_is_jal             (_bpd_io_resp_f3_preds_1_is_jal),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_1_predicted_pc_valid (_bpd_io_resp_f3_preds_1_predicted_pc_valid),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_1_predicted_pc_bits  (_bpd_io_resp_f3_preds_1_predicted_pc_bits),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_2_taken              (_bpd_io_resp_f3_preds_2_taken),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_2_is_br              (_bpd_io_resp_f3_preds_2_is_br),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_2_is_jal             (_bpd_io_resp_f3_preds_2_is_jal),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_2_predicted_pc_valid (_bpd_io_resp_f3_preds_2_predicted_pc_valid),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_2_predicted_pc_bits  (_bpd_io_resp_f3_preds_2_predicted_pc_bits),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_3_taken              (_bpd_io_resp_f3_preds_3_taken),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_3_is_br              (_bpd_io_resp_f3_preds_3_is_br),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_3_is_jal             (_bpd_io_resp_f3_preds_3_is_jal),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_3_predicted_pc_valid (_bpd_io_resp_f3_preds_3_predicted_pc_valid),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_3_predicted_pc_bits  (_bpd_io_resp_f3_preds_3_predicted_pc_bits),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_4_taken              (_bpd_io_resp_f3_preds_4_taken),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_4_is_br              (_bpd_io_resp_f3_preds_4_is_br),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_4_is_jal             (_bpd_io_resp_f3_preds_4_is_jal),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_4_predicted_pc_valid (_bpd_io_resp_f3_preds_4_predicted_pc_valid),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_4_predicted_pc_bits  (_bpd_io_resp_f3_preds_4_predicted_pc_bits),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_5_taken              (_bpd_io_resp_f3_preds_5_taken),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_5_is_br              (_bpd_io_resp_f3_preds_5_is_br),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_5_is_jal             (_bpd_io_resp_f3_preds_5_is_jal),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_5_predicted_pc_valid (_bpd_io_resp_f3_preds_5_predicted_pc_valid),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_5_predicted_pc_bits  (_bpd_io_resp_f3_preds_5_predicted_pc_bits),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_6_taken              (_bpd_io_resp_f3_preds_6_taken),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_6_is_br              (_bpd_io_resp_f3_preds_6_is_br),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_6_is_jal             (_bpd_io_resp_f3_preds_6_is_jal),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_6_predicted_pc_valid (_bpd_io_resp_f3_preds_6_predicted_pc_valid),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_6_predicted_pc_bits  (_bpd_io_resp_f3_preds_6_predicted_pc_bits),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_7_taken              (_bpd_io_resp_f3_preds_7_taken),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_7_is_br              (_bpd_io_resp_f3_preds_7_is_br),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_7_is_jal             (_bpd_io_resp_f3_preds_7_is_jal),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_7_predicted_pc_valid (_bpd_io_resp_f3_preds_7_predicted_pc_valid),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_preds_7_predicted_pc_bits  (_bpd_io_resp_f3_preds_7_predicted_pc_bits),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_meta_0                     (_bpd_io_resp_f3_meta_0),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_enq_bits_meta_1                     (_bpd_io_resp_f3_meta_1),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:333:19]
    .io_deq_ready                           (_f4_io_enq_ready),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_deq_bits_pc                         (_f3_bpd_resp_io_deq_bits_pc),
    .io_deq_bits_preds_0_taken              (_f3_bpd_resp_io_deq_bits_preds_0_taken),
    .io_deq_bits_preds_0_predicted_pc_valid (_f3_bpd_resp_io_deq_bits_preds_0_predicted_pc_valid),
    .io_deq_bits_preds_0_predicted_pc_bits  (_f3_bpd_resp_io_deq_bits_preds_0_predicted_pc_bits),
    .io_deq_bits_preds_1_taken              (_f3_bpd_resp_io_deq_bits_preds_1_taken),
    .io_deq_bits_preds_1_predicted_pc_valid (_f3_bpd_resp_io_deq_bits_preds_1_predicted_pc_valid),
    .io_deq_bits_preds_1_predicted_pc_bits  (_f3_bpd_resp_io_deq_bits_preds_1_predicted_pc_bits),
    .io_deq_bits_preds_2_taken              (_f3_bpd_resp_io_deq_bits_preds_2_taken),
    .io_deq_bits_preds_2_predicted_pc_valid (_f3_bpd_resp_io_deq_bits_preds_2_predicted_pc_valid),
    .io_deq_bits_preds_2_predicted_pc_bits  (_f3_bpd_resp_io_deq_bits_preds_2_predicted_pc_bits),
    .io_deq_bits_preds_3_taken              (_f3_bpd_resp_io_deq_bits_preds_3_taken),
    .io_deq_bits_preds_3_predicted_pc_valid (_f3_bpd_resp_io_deq_bits_preds_3_predicted_pc_valid),
    .io_deq_bits_preds_3_predicted_pc_bits  (_f3_bpd_resp_io_deq_bits_preds_3_predicted_pc_bits),
    .io_deq_bits_preds_4_taken              (_f3_bpd_resp_io_deq_bits_preds_4_taken),
    .io_deq_bits_preds_4_predicted_pc_valid (_f3_bpd_resp_io_deq_bits_preds_4_predicted_pc_valid),
    .io_deq_bits_preds_4_predicted_pc_bits  (_f3_bpd_resp_io_deq_bits_preds_4_predicted_pc_bits),
    .io_deq_bits_preds_5_taken              (_f3_bpd_resp_io_deq_bits_preds_5_taken),
    .io_deq_bits_preds_5_predicted_pc_valid (_f3_bpd_resp_io_deq_bits_preds_5_predicted_pc_valid),
    .io_deq_bits_preds_5_predicted_pc_bits  (_f3_bpd_resp_io_deq_bits_preds_5_predicted_pc_bits),
    .io_deq_bits_preds_6_taken              (_f3_bpd_resp_io_deq_bits_preds_6_taken),
    .io_deq_bits_preds_6_predicted_pc_valid (_f3_bpd_resp_io_deq_bits_preds_6_predicted_pc_valid),
    .io_deq_bits_preds_6_predicted_pc_bits  (_f3_bpd_resp_io_deq_bits_preds_6_predicted_pc_bits),
    .io_deq_bits_preds_7_taken              (_f3_bpd_resp_io_deq_bits_preds_7_taken),
    .io_deq_bits_preds_7_predicted_pc_valid (_f3_bpd_resp_io_deq_bits_preds_7_predicted_pc_valid),
    .io_deq_bits_preds_7_predicted_pc_bits  (_f3_bpd_resp_io_deq_bits_preds_7_predicted_pc_bits),
    .io_deq_bits_meta_0                     (_f3_bpd_resp_io_deq_bits_meta_0),
    .io_deq_bits_meta_1                     (_f3_bpd_resp_io_deq_bits_meta_1),
    .io_deq_bits_lhist_0                    (_f3_bpd_resp_io_deq_bits_lhist_0),
    .io_deq_bits_lhist_1                    (_f3_bpd_resp_io_deq_bits_lhist_1)
  );	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
  RVCExpander exp_inst0_rvc_exp (	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
    .io_in       (inst0),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:627:24]
    .io_out_bits (_exp_inst0_rvc_exp_io_out_bits),
    .io_rvc      (_exp_inst0_rvc_exp_io_rvc)
  );	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
  RVCExpander exp_inst1_rvc_exp (	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
    .io_in       (_f3_io_deq_bits_data[31:0]),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :610:29, :628:30]
    .io_out_bits (_exp_inst1_rvc_exp_io_out_bits),
    .io_rvc      (_exp_inst1_rvc_exp_io_rvc)
  );	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
  BranchDecode bpd_decoder0 (	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:634:34]
    .io_inst                 (exp_inst0),	// @[generators/boom/src/main/scala/v3/common/consts.scala:332:8]
    .io_pc                   (_GEN_38 - 40'h2),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:631:69]
    .io_out_is_ret           (_bpd_decoder0_io_out_is_ret),
    .io_out_is_call          (_bpd_decoder0_io_out_is_call),
    .io_out_target           (_bpd_decoder0_io_out_target),
    .io_out_cfi_type         (_bpd_decoder0_io_out_cfi_type),
    .io_out_sfb_offset_valid (_bpd_decoder0_io_out_sfb_offset_valid),
    .io_out_sfb_offset_bits  (_bpd_decoder0_io_out_sfb_offset_bits),
    .io_out_shadowable       (_bpd_decoder0_io_out_shadowable)
  );	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:634:34]
  BranchDecode bpd_decoder1 (	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:637:34]
    .io_inst                 (exp_inst1),	// @[generators/boom/src/main/scala/v3/common/consts.scala:332:8]
    .io_pc                   ({_f3_io_deq_bits_pc[39:3], 3'h0}),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:160:39, :528:11]
    .io_out_is_ret           (_bpd_decoder1_io_out_is_ret),
    .io_out_is_call          (_bpd_decoder1_io_out_is_call),
    .io_out_target           (_bpd_decoder1_io_out_target),
    .io_out_cfi_type         (_bpd_decoder1_io_out_cfi_type),
    .io_out_sfb_offset_valid (_bpd_decoder1_io_out_sfb_offset_valid),
    .io_out_sfb_offset_bits  (_bpd_decoder1_io_out_sfb_offset_bits),
    .io_out_shadowable       (_bpd_decoder1_io_out_shadowable)
  );	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:637:34]
  RVCExpander exp_inst_rvc_exp (	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
    .io_in       (inst),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:610:29, :686:29]
    .io_out_bits (_exp_inst_rvc_exp_io_out_bits),
    .io_rvc      (_exp_inst_rvc_exp_io_rvc)
  );	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
  BranchDecode bpd_decoder (	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
    .io_inst                 (exp_inst),	// @[generators/boom/src/main/scala/v3/common/consts.scala:332:8]
    .io_pc                   (_GEN_38 + 40'h2),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:631:69, :674:32]
    .io_out_is_ret           (_bpd_decoder_io_out_is_ret),
    .io_out_is_call          (_bpd_decoder_io_out_is_call),
    .io_out_target           (_bpd_decoder_io_out_target),
    .io_out_cfi_type         (_bpd_decoder_io_out_cfi_type),
    .io_out_sfb_offset_valid (_bpd_decoder_io_out_sfb_offset_valid),
    .io_out_sfb_offset_bits  (_bpd_decoder_io_out_sfb_offset_bits),
    .io_out_shadowable       (_bpd_decoder_io_out_shadowable)
  );	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  RVCExpander exp_inst_rvc_exp_1 (	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
    .io_in       (inst_1),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:610:29, :693:29]
    .io_out_bits (_exp_inst_rvc_exp_1_io_out_bits),
    .io_rvc      (_exp_inst_rvc_exp_1_io_rvc)
  );	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
  BranchDecode bpd_decoder_1 (	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
    .io_inst                 (exp_inst_1),	// @[generators/boom/src/main/scala/v3/common/consts.scala:332:8]
    .io_pc                   (_GEN_38 + 40'h4),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:631:69, :674:32]
    .io_out_is_ret           (_bpd_decoder_1_io_out_is_ret),
    .io_out_is_call          (_bpd_decoder_1_io_out_is_call),
    .io_out_target           (_bpd_decoder_1_io_out_target),
    .io_out_cfi_type         (_bpd_decoder_1_io_out_cfi_type),
    .io_out_sfb_offset_valid (_bpd_decoder_1_io_out_sfb_offset_valid),
    .io_out_sfb_offset_bits  (_bpd_decoder_1_io_out_sfb_offset_bits),
    .io_out_shadowable       (_bpd_decoder_1_io_out_shadowable)
  );	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  RVCExpander exp_inst_rvc_exp_2 (	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
    .io_in       (inst_2),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:689:23]
    .io_out_bits (_exp_inst_rvc_exp_2_io_out_bits),
    .io_rvc      (_exp_inst_rvc_exp_2_io_rvc)
  );	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
  BranchDecode bpd_decoder_2 (	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
    .io_inst                 (exp_inst_2),	// @[generators/boom/src/main/scala/v3/common/consts.scala:332:8]
    .io_pc                   (_GEN_38 + 40'h6),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:631:69, :674:32]
    .io_out_is_ret           (_bpd_decoder_2_io_out_is_ret),
    .io_out_is_call          (_bpd_decoder_2_io_out_is_call),
    .io_out_target           (_bpd_decoder_2_io_out_target),
    .io_out_cfi_type         (_bpd_decoder_2_io_out_cfi_type),
    .io_out_sfb_offset_valid (_bpd_decoder_2_io_out_sfb_offset_valid),
    .io_out_sfb_offset_bits  (_bpd_decoder_2_io_out_sfb_offset_bits),
    .io_out_shadowable       (_bpd_decoder_2_io_out_shadowable)
  );	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  RVCExpander exp_inst1_rvc_exp_1 (	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
    .io_in       (_f3_io_deq_bits_data[95:64]),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :610:29, :628:30]
    .io_out_bits (_exp_inst1_rvc_exp_1_io_out_bits),
    .io_rvc      (_exp_inst1_rvc_exp_1_io_rvc)
  );	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
  BranchDecode bpd_decoder1_1 (	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:637:34]
    .io_inst                 (exp_inst1_1),	// @[generators/boom/src/main/scala/v3/common/consts.scala:332:8]
    .io_pc                   (_GEN_38 + 40'h8),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:631:{34,69}]
    .io_out_is_ret           (_bpd_decoder1_1_io_out_is_ret),
    .io_out_is_call          (_bpd_decoder1_1_io_out_is_call),
    .io_out_target           (_bpd_decoder1_1_io_out_target),
    .io_out_cfi_type         (_bpd_decoder1_1_io_out_cfi_type),
    .io_out_sfb_offset_valid (_bpd_decoder1_1_io_out_sfb_offset_valid),
    .io_out_sfb_offset_bits  (_bpd_decoder1_1_io_out_sfb_offset_bits),
    .io_out_shadowable       (_bpd_decoder1_1_io_out_shadowable)
  );	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:637:34]
  RVCExpander exp_inst0b_rvc_exp (	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
    .io_in       (_f3_io_deq_bits_data[79:48]),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11, :649:33]
    .io_out_bits (_exp_inst0b_rvc_exp_io_out_bits),
    .io_rvc      (_exp_inst0b_rvc_exp_io_rvc)
  );	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
  BranchDecode bpd_decoder0b (	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:651:39]
    .io_inst                 (exp_inst0b),	// @[generators/boom/src/main/scala/v3/common/consts.scala:332:8]
    .io_pc                   (_GEN_38 + 40'h6),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:631:69]
    .io_out_is_ret           (_bpd_decoder0b_io_out_is_ret),
    .io_out_is_call          (_bpd_decoder0b_io_out_is_call),
    .io_out_target           (_bpd_decoder0b_io_out_target),
    .io_out_cfi_type         (_bpd_decoder0b_io_out_cfi_type),
    .io_out_sfb_offset_valid (_bpd_decoder0b_io_out_sfb_offset_valid),
    .io_out_sfb_offset_bits  (_bpd_decoder0b_io_out_sfb_offset_bits),
    .io_out_shadowable       (_bpd_decoder0b_io_out_shadowable)
  );	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:651:39]
  RVCExpander exp_inst_rvc_exp_3 (	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
    .io_in       (inst_3),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:610:29, :686:29]
    .io_out_bits (_exp_inst_rvc_exp_3_io_out_bits),
    .io_rvc      (_exp_inst_rvc_exp_3_io_rvc)
  );	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
  BranchDecode bpd_decoder_3 (	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
    .io_inst                 (exp_inst_3),	// @[generators/boom/src/main/scala/v3/common/consts.scala:332:8]
    .io_pc                   (_GEN_38 + 40'hA),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:631:69, :674:32]
    .io_out_is_ret           (_bpd_decoder_3_io_out_is_ret),
    .io_out_is_call          (_bpd_decoder_3_io_out_is_call),
    .io_out_target           (_bpd_decoder_3_io_out_target),
    .io_out_cfi_type         (_bpd_decoder_3_io_out_cfi_type),
    .io_out_sfb_offset_valid (_bpd_decoder_3_io_out_sfb_offset_valid),
    .io_out_sfb_offset_bits  (_bpd_decoder_3_io_out_sfb_offset_bits),
    .io_out_shadowable       (_bpd_decoder_3_io_out_shadowable)
  );	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  RVCExpander exp_inst_rvc_exp_4 (	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
    .io_in       (inst_4),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:610:29, :693:29]
    .io_out_bits (_exp_inst_rvc_exp_4_io_out_bits),
    .io_rvc      (_exp_inst_rvc_exp_4_io_rvc)
  );	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
  BranchDecode bpd_decoder_4 (	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
    .io_inst                 (exp_inst_4),	// @[generators/boom/src/main/scala/v3/common/consts.scala:332:8]
    .io_pc                   (_GEN_38 + 40'hC),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:631:69, :674:32]
    .io_out_is_ret           (_bpd_decoder_4_io_out_is_ret),
    .io_out_is_call          (_bpd_decoder_4_io_out_is_call),
    .io_out_target           (_bpd_decoder_4_io_out_target),
    .io_out_cfi_type         (_bpd_decoder_4_io_out_cfi_type),
    .io_out_sfb_offset_valid (_bpd_decoder_4_io_out_sfb_offset_valid),
    .io_out_sfb_offset_bits  (_bpd_decoder_4_io_out_sfb_offset_bits),
    .io_out_shadowable       (_bpd_decoder_4_io_out_shadowable)
  );	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  RVCExpander exp_inst_rvc_exp_5 (	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
    .io_in       (inst_5),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:689:23]
    .io_out_bits (_exp_inst_rvc_exp_5_io_out_bits),
    .io_rvc      (_exp_inst_rvc_exp_5_io_rvc)
  );	// @[generators/boom/src/main/scala/v3/common/consts.scala:330:25]
  BranchDecode bpd_decoder_5 (	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
    .io_inst                 (exp_inst_5),	// @[generators/boom/src/main/scala/v3/common/consts.scala:332:8]
    .io_pc                   (_GEN_38 + 40'hE),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:631:69, :674:32]
    .io_out_is_ret           (_bpd_decoder_5_io_out_is_ret),
    .io_out_is_call          (_bpd_decoder_5_io_out_is_call),
    .io_out_target           (_bpd_decoder_5_io_out_target),
    .io_out_cfi_type         (_bpd_decoder_5_io_out_cfi_type),
    .io_out_sfb_offset_valid (_bpd_decoder_5_io_out_sfb_offset_valid),
    .io_out_sfb_offset_bits  (_bpd_decoder_5_io_out_sfb_offset_bits),
    .io_out_shadowable       (_bpd_decoder_5_io_out_shadowable)
  );	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33]
  Queue2_BranchPredictionUpdate f4_btb_corrections (	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
    .clock                                          (clock),
    .reset                                          (reset),
    .io_enq_valid                                   (_f4_btb_corrections_io_enq_valid_T & (f3_btb_mispredicts_0 | f3_btb_mispredicts_1 | f3_btb_mispredicts_2 | f3_btb_mispredicts_3 | f3_btb_mispredicts_4 | f3_btb_mispredicts_5 | f3_btb_mispredicts_6 | f3_btb_mispredicts_7)),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:708:{61,70}, :709:61, :855:{53,83}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_enq_bits_btb_mispredicts                    ({f3_btb_mispredicts_7, f3_btb_mispredicts_6, f3_btb_mispredicts_5, f3_btb_mispredicts_4, f3_btb_mispredicts_3, f3_btb_mispredicts_2, f3_btb_mispredicts_1, f3_btb_mispredicts_0}),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:708:{61,70}, :709:61, :859:77]
    .io_enq_bits_pc                                 (_f3_io_deq_bits_pc),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11]
    .io_enq_bits_ghist_old_history                  (_f3_io_deq_bits_ghist_old_history),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11]
    .io_enq_bits_ghist_current_saw_branch_not_taken (_f3_io_deq_bits_ghist_current_saw_branch_not_taken),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11]
    .io_enq_bits_ghist_new_saw_branch_not_taken     (_f3_io_deq_bits_ghist_new_saw_branch_not_taken),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11]
    .io_enq_bits_ghist_new_saw_branch_taken         (_f3_io_deq_bits_ghist_new_saw_branch_taken),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11]
    .io_enq_bits_ghist_ras_idx                      (_f3_io_deq_bits_ghist_ras_idx),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11]
    .io_enq_bits_lhist_0                            (_f3_bpd_resp_io_deq_bits_lhist_0),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
    .io_enq_bits_lhist_1                            (_f3_bpd_resp_io_deq_bits_lhist_1),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
    .io_enq_bits_meta_0                             (_f3_bpd_resp_io_deq_bits_meta_0),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
    .io_enq_bits_meta_1                             (_f3_bpd_resp_io_deq_bits_meta_1),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
    .io_deq_ready                                   (_bpd_update_arbiter_io_in_1_ready),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
    .io_deq_valid                                   (_f4_btb_corrections_io_deq_valid),
    .io_deq_bits_is_mispredict_update               (_f4_btb_corrections_io_deq_bits_is_mispredict_update),
    .io_deq_bits_is_repair_update                   (_f4_btb_corrections_io_deq_bits_is_repair_update),
    .io_deq_bits_btb_mispredicts                    (_f4_btb_corrections_io_deq_bits_btb_mispredicts),
    .io_deq_bits_pc                                 (_f4_btb_corrections_io_deq_bits_pc),
    .io_deq_bits_br_mask                            (_f4_btb_corrections_io_deq_bits_br_mask),
    .io_deq_bits_cfi_idx_valid                      (_f4_btb_corrections_io_deq_bits_cfi_idx_valid),
    .io_deq_bits_cfi_idx_bits                       (_f4_btb_corrections_io_deq_bits_cfi_idx_bits),
    .io_deq_bits_cfi_taken                          (_f4_btb_corrections_io_deq_bits_cfi_taken),
    .io_deq_bits_cfi_mispredicted                   (_f4_btb_corrections_io_deq_bits_cfi_mispredicted),
    .io_deq_bits_cfi_is_br                          (_f4_btb_corrections_io_deq_bits_cfi_is_br),
    .io_deq_bits_cfi_is_jal                         (_f4_btb_corrections_io_deq_bits_cfi_is_jal),
    .io_deq_bits_ghist_old_history                  (_f4_btb_corrections_io_deq_bits_ghist_old_history),
    .io_deq_bits_ghist_new_saw_branch_not_taken     (_f4_btb_corrections_io_deq_bits_ghist_new_saw_branch_not_taken),
    .io_deq_bits_ghist_new_saw_branch_taken         (_f4_btb_corrections_io_deq_bits_ghist_new_saw_branch_taken),
    .io_deq_bits_target                             (_f4_btb_corrections_io_deq_bits_target),
    .io_deq_bits_meta_0                             (_f4_btb_corrections_io_deq_bits_meta_0),
    .io_deq_bits_meta_1                             (_f4_btb_corrections_io_deq_bits_meta_1)
  );	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
  Queue1_FetchBundle f4 (	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .clock                                          (clock),
    .reset                                          (_GEN_36),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:527:35]
    .io_enq_ready                                   (_f4_io_enq_ready),
    .io_enq_valid                                   (f4_io_enq_valid),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:920:38]
    .io_enq_bits_pc                                 (_f3_io_deq_bits_pc),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11]
    .io_enq_bits_next_pc                            (f3_predicted_target),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:796:32]
    .io_enq_bits_edge_inst_0                        (f3_prev_is_half),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:601:32]
    .io_enq_bits_edge_inst_1                        (f4_io_enq_bits_edge_inst_1),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:760:69]
    .io_enq_bits_insts_0                            (bank_insts_0),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:641:34, :642:40, :663:40]
    .io_enq_bits_insts_1                            (inst),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:610:29, :686:29]
    .io_enq_bits_insts_2                            (inst_1),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:610:29, :693:29]
    .io_enq_bits_insts_3                            (inst_2),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:689:23]
    .io_enq_bits_insts_4                            (bank_insts_1_0),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:641:34, :655:38, :663:40]
    .io_enq_bits_insts_5                            (inst_3),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:610:29, :686:29]
    .io_enq_bits_insts_6                            (inst_4),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:610:29, :693:29]
    .io_enq_bits_insts_7                            (inst_5),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:689:23]
    .io_enq_bits_exp_insts_0                        (f3_prev_is_half ? exp_inst0 : exp_inst1),	// @[generators/boom/src/main/scala/v3/common/consts.scala:332:8, generators/boom/src/main/scala/v3/ifu/frontend.scala:601:32, :641:34, :644:40, :665:40]
    .io_enq_bits_exp_insts_1                        (exp_inst),	// @[generators/boom/src/main/scala/v3/common/consts.scala:332:8]
    .io_enq_bits_exp_insts_2                        (exp_inst_1),	// @[generators/boom/src/main/scala/v3/common/consts.scala:332:8]
    .io_enq_bits_exp_insts_3                        (exp_inst_2),	// @[generators/boom/src/main/scala/v3/common/consts.scala:332:8]
    .io_enq_bits_exp_insts_4                        (f4_io_enq_bits_edge_inst_1 ? exp_inst0b : exp_inst1_1),	// @[generators/boom/src/main/scala/v3/common/consts.scala:332:8, generators/boom/src/main/scala/v3/ifu/frontend.scala:641:34, :655:38, :665:40, :760:69]
    .io_enq_bits_exp_insts_5                        (exp_inst_3),	// @[generators/boom/src/main/scala/v3/common/consts.scala:332:8]
    .io_enq_bits_exp_insts_6                        (exp_inst_4),	// @[generators/boom/src/main/scala/v3/common/consts.scala:332:8]
    .io_enq_bits_exp_insts_7                        (exp_inst_5),	// @[generators/boom/src/main/scala/v3/common/consts.scala:332:8]
    .io_enq_bits_sfbs_0                             (f3_mask_0 & (f3_prev_is_half ? _bpd_decoder0_io_out_sfb_offset_valid : _bpd_decoder1_io_out_sfb_offset_valid) & _offset_from_aligned_pc_T_4 <= _GEN_40),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:601:32, :634:34, :637:34, :641:34, :646:40, :667:40, :702:39, :721:32, :730:20, :731:33, :732:33]
    .io_enq_bits_sfbs_1                             (f3_mask_1 & _bpd_decoder_io_out_sfb_offset_valid & _offset_from_aligned_pc_T_5 <= _GEN_40),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :702:{39,62,71}, :720:50, :730:20, :731:33, :732:33]
    .io_enq_bits_sfbs_2                             (f3_mask_2 & _bpd_decoder_1_io_out_sfb_offset_valid & _offset_from_aligned_pc_T_10 <= _GEN_40),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :702:{39,62,71}, :720:50, :730:20, :731:33, :732:33]
    .io_enq_bits_sfbs_3                             (f3_mask_3 & _bpd_decoder_2_io_out_sfb_offset_valid & _offset_from_aligned_pc_T_15 <= _GEN_40),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :702:{39,62,71}, :720:50, :730:20, :731:33, :732:33]
    .io_enq_bits_sfbs_4                             (f3_mask_4 & (f4_io_enq_bits_edge_inst_1 ? _bpd_decoder0b_io_out_sfb_offset_valid : _bpd_decoder1_1_io_out_sfb_offset_valid) & _offset_from_aligned_pc_T_24 <= _GEN_40),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:637:34, :641:34, :651:39, :655:38, :667:40, :702:{39,71}, :721:32, :730:20, :731:33, :732:33, :760:69]
    .io_enq_bits_sfbs_5                             (f3_mask_5 & _bpd_decoder_3_io_out_sfb_offset_valid & _offset_from_aligned_pc_T_25 <= _GEN_40),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :702:{39,62,71}, :720:50, :730:20, :731:33, :732:33]
    .io_enq_bits_sfbs_6                             (f3_mask_6 & _bpd_decoder_4_io_out_sfb_offset_valid & _offset_from_aligned_pc_T_30 <= _GEN_40),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :702:{39,62,71}, :720:50, :730:20, :731:33, :732:33]
    .io_enq_bits_sfbs_7                             (f3_mask_7 & _bpd_decoder_5_io_out_sfb_offset_valid & _offset_from_aligned_pc_T_35 <= _GEN_40),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :702:{39,62,71}, :720:50, :730:20, :731:33, :732:33]
    .io_enq_bits_sfb_masks_0                        (~(_upper_mask_T_3[15:0] | {_upper_mask_T_3[0] | _GEN_41[13] | _GEN_45[9] | _GEN_48[1], _GEN_47[8] | _GEN_48[0], _GEN_47[7] | _GEN_46[3] | _GEN_44[1] | _upper_mask_T_3[0], _GEN_47[6] | _GEN_46[2] | _GEN_44[0], _GEN_47[5] | _GEN_46[1] | _upper_mask_T_3[0], _GEN_47[4] | _GEN_46[0], _GEN_47[3] | _GEN_43[1] | _upper_mask_T_3[0], _GEN_47[2] | _GEN_43[0], _GEN_47[1] | _upper_mask_T_3[0], _GEN_47[0], _GEN_41[3] | _GEN_42[1] | _upper_mask_T_3[0], _GEN_41[2] | _GEN_42[0], _GEN_41[1] | _upper_mask_T_3[0], _GEN_41[0], _upper_mask_T_3[0], 1'h0}) & 16'hFFFE),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:{18,80}, :734:{68,70}, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
    .io_enq_bits_sfb_masks_1                        (~(_upper_mask_T_7[15:0] | {_upper_mask_T_7[0] | _GEN_49[13] | _GEN_53[9] | _GEN_56[1], _GEN_55[8] | _GEN_56[0], _GEN_55[7] | _GEN_54[3] | _GEN_52[1] | _upper_mask_T_7[0], _GEN_55[6] | _GEN_54[2] | _GEN_52[0], _GEN_55[5] | _GEN_54[1] | _upper_mask_T_7[0], _GEN_55[4] | _GEN_54[0], _GEN_55[3] | _GEN_51[1] | _upper_mask_T_7[0], _GEN_55[2] | _GEN_51[0], _GEN_55[1] | _upper_mask_T_7[0], _GEN_55[0], _GEN_49[3] | _GEN_50[1] | _upper_mask_T_7[0], _GEN_49[2] | _GEN_50[0], _GEN_49[1] | _upper_mask_T_7[0], _GEN_49[0], _upper_mask_T_7[0], 1'h0}) & 16'hFFFC),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:{18,80}, :734:{68,70}, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
    .io_enq_bits_sfb_masks_2                        (~(_upper_mask_T_11[15:0] | {_upper_mask_T_11[0] | _GEN_58[13] | _GEN_62[9] | _GEN_65[1], _GEN_64[8] | _GEN_65[0], _GEN_64[7] | _GEN_63[3] | _GEN_61[1] | _upper_mask_T_11[0], _GEN_64[6] | _GEN_63[2] | _GEN_61[0], _GEN_64[5] | _GEN_63[1] | _upper_mask_T_11[0], _GEN_64[4] | _GEN_63[0], _GEN_64[3] | _GEN_60[1] | _upper_mask_T_11[0], _GEN_64[2] | _GEN_60[0], _GEN_64[1] | _upper_mask_T_11[0], _GEN_64[0], _GEN_58[3] | _GEN_59[1] | _upper_mask_T_11[0], _GEN_58[2] | _GEN_59[0], _GEN_58[1] | _upper_mask_T_11[0], _GEN_58[0], _upper_mask_T_11[0], 1'h0}) & 16'hFFF8),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:{18,80}, :734:{68,70}, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
    .io_enq_bits_sfb_masks_3                        (~(_upper_mask_T_15[15:0] | {_upper_mask_T_15[0] | _GEN_67[13] | _GEN_71[9] | _GEN_74[1], _GEN_73[8] | _GEN_74[0], _GEN_73[7] | _GEN_72[3] | _GEN_70[1] | _upper_mask_T_15[0], _GEN_73[6] | _GEN_72[2] | _GEN_70[0], _GEN_73[5] | _GEN_72[1] | _upper_mask_T_15[0], _GEN_73[4] | _GEN_72[0], _GEN_73[3] | _GEN_69[1] | _upper_mask_T_15[0], _GEN_73[2] | _GEN_69[0], _GEN_73[1] | _upper_mask_T_15[0], _GEN_73[0], _GEN_67[3] | _GEN_68[1] | _upper_mask_T_15[0], _GEN_67[2] | _GEN_68[0], _GEN_67[1] | _upper_mask_T_15[0], _GEN_67[0], _upper_mask_T_15[0], 1'h0}) & 16'hFFF0),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:{18,80}, :734:{68,70}, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
    .io_enq_bits_sfb_masks_4                        (~(_upper_mask_T_19[15:0] | {_upper_mask_T_19[0] | _GEN_76[13] | _GEN_80[9] | _GEN_83[1], _GEN_82[8] | _GEN_83[0], _GEN_82[7] | _GEN_81[3] | _GEN_79[1] | _upper_mask_T_19[0], _GEN_82[6] | _GEN_81[2] | _GEN_79[0], _GEN_82[5] | _GEN_81[1] | _upper_mask_T_19[0], _GEN_82[4] | _GEN_81[0], _GEN_82[3] | _GEN_78[1] | _upper_mask_T_19[0], _GEN_82[2] | _GEN_78[0], _GEN_82[1] | _upper_mask_T_19[0], _GEN_82[0], _GEN_76[3] | _GEN_77[1] | _upper_mask_T_19[0], _GEN_76[2] | _GEN_77[0], _GEN_76[1] | _upper_mask_T_19[0], _GEN_76[0], _upper_mask_T_19[0], 1'h0}) & 16'hFFE0),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:{18,80}, :734:{68,70}, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
    .io_enq_bits_sfb_masks_5                        (~(_upper_mask_T_23[15:0] | {_upper_mask_T_23[0] | _GEN_85[13] | _GEN_89[9] | _GEN_92[1], _GEN_91[8] | _GEN_92[0], _GEN_91[7] | _GEN_90[3] | _GEN_88[1] | _upper_mask_T_23[0], _GEN_91[6] | _GEN_90[2] | _GEN_88[0], _GEN_91[5] | _GEN_90[1] | _upper_mask_T_23[0], _GEN_91[4] | _GEN_90[0], _GEN_91[3] | _GEN_87[1] | _upper_mask_T_23[0], _GEN_91[2] | _GEN_87[0], _GEN_91[1] | _upper_mask_T_23[0], _GEN_91[0], _GEN_85[3] | _GEN_86[1] | _upper_mask_T_23[0], _GEN_85[2] | _GEN_86[0], _GEN_85[1] | _upper_mask_T_23[0], _GEN_85[0], _upper_mask_T_23[0], 1'h0}) & 16'hFFC0),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:{18,80}, :734:{68,70}, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
    .io_enq_bits_sfb_masks_6                        (~(_upper_mask_T_27[15:0] | {_upper_mask_T_27[0] | _GEN_94[13] | _GEN_98[9] | _GEN_101[1], _GEN_100[8] | _GEN_101[0], _GEN_100[7] | _GEN_99[3] | _GEN_97[1] | _upper_mask_T_27[0], _GEN_100[6] | _GEN_99[2] | _GEN_97[0], _GEN_100[5] | _GEN_99[1] | _upper_mask_T_27[0], _GEN_100[4] | _GEN_99[0], _GEN_100[3] | _GEN_96[1] | _upper_mask_T_27[0], _GEN_100[2] | _GEN_96[0], _GEN_100[1] | _upper_mask_T_27[0], _GEN_100[0], _GEN_94[3] | _GEN_95[1] | _upper_mask_T_27[0], _GEN_94[2] | _GEN_95[0], _GEN_94[1] | _upper_mask_T_27[0], _GEN_94[0], _upper_mask_T_27[0], 1'h0}) & 16'hFF80),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:{18,80}, :734:{68,70}, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
    .io_enq_bits_sfb_masks_7                        (~(_upper_mask_T_31[15:0] | {_upper_mask_T_31[0] | _GEN_102[13] | _GEN_106[9] | _GEN_109[1], _GEN_108[8] | _GEN_109[0], _GEN_108[7] | _GEN_107[3] | _GEN_105[1] | _upper_mask_T_31[0], _GEN_108[6] | _GEN_107[2] | _GEN_105[0], _GEN_108[5] | _GEN_107[1] | _upper_mask_T_31[0], _GEN_108[4] | _GEN_107[0], _GEN_108[3] | _GEN_104[1] | _upper_mask_T_31[0], _GEN_108[2] | _GEN_104[0], _GEN_108[1] | _upper_mask_T_31[0], _GEN_108[0], _GEN_102[3] | _GEN_103[1] | _upper_mask_T_31[0], _GEN_102[2] | _GEN_103[0], _GEN_102[1] | _upper_mask_T_31[0], _GEN_102[0], _upper_mask_T_31[0], 1'h0}) & 16'hFF00),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:727:{18,80}, :734:{68,70}, generators/boom/src/main/scala/v3/util/util.scala:384:{37,54}]
    .io_enq_bits_sfb_dests_0                        (_offset_from_aligned_pc_T_4[4:0]),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:721:32, :738:42]
    .io_enq_bits_sfb_dests_1                        (_offset_from_aligned_pc_T_5[4:0]),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:720:50, :738:42]
    .io_enq_bits_sfb_dests_2                        (_offset_from_aligned_pc_T_10[4:0]),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:720:50, :738:42]
    .io_enq_bits_sfb_dests_3                        (_offset_from_aligned_pc_T_15[4:0]),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:720:50, :738:42]
    .io_enq_bits_sfb_dests_4                        (_offset_from_aligned_pc_T_24[4:0]),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:721:32, :738:42]
    .io_enq_bits_sfb_dests_5                        (_offset_from_aligned_pc_T_25[4:0]),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:720:50, :738:42]
    .io_enq_bits_sfb_dests_6                        (_offset_from_aligned_pc_T_30[4:0]),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:720:50, :738:42]
    .io_enq_bits_sfb_dests_7                        (_offset_from_aligned_pc_T_35[4:0]),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:720:50, :738:42]
    .io_enq_bits_shadowable_mask_0                  (~_s0_valid_T_11 & ((f3_prev_is_half ? _bpd_decoder0_io_out_shadowable : _bpd_decoder1_io_out_shadowable) | ~f3_mask_0)),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:601:32, :634:34, :637:34, :641:34, :646:40, :667:40, :702:39, :735:{46,75}, :736:62, :737:{65,68}]
    .io_enq_bits_shadowable_mask_1                  (~_s0_valid_T_11 & (_bpd_decoder_io_out_shadowable | ~f3_mask_1)),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :702:{39,62,71}, :735:{46,75}, :736:62, :737:{65,68}]
    .io_enq_bits_shadowable_mask_2                  (~_s0_valid_T_11 & (_bpd_decoder_1_io_out_shadowable | ~f3_mask_2)),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :702:{39,62,71}, :735:{46,75}, :736:62, :737:{65,68}]
    .io_enq_bits_shadowable_mask_3                  (~_s0_valid_T_11 & (_bpd_decoder_2_io_out_shadowable | ~f3_mask_3)),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:675:33, :702:{39,62,71}, :735:{46,75}, :736:62, :737:{65,68}]
    .io_enq_bits_shadowable_mask_4                  (~_s0_valid_T_11 & _f3_fetch_bundle_shadowable_mask_7_T_4 & ((f4_io_enq_bits_edge_inst_1 ? _bpd_decoder0b_io_out_shadowable : _bpd_decoder1_1_io_out_shadowable) | ~f3_mask_4)),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:152:66, :637:34, :641:34, :651:39, :655:38, :667:40, :702:{39,71}, :735:{46,75,143}, :736:62, :737:{65,68}, :760:69]
    .io_enq_bits_shadowable_mask_5                  (~_s0_valid_T_11 & _f3_fetch_bundle_shadowable_mask_7_T_4 & (_bpd_decoder_3_io_out_shadowable | ~f3_mask_5)),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:152:66, :675:33, :702:{39,62,71}, :735:{46,75,143}, :736:62, :737:{65,68}]
    .io_enq_bits_shadowable_mask_6                  (~_s0_valid_T_11 & _f3_fetch_bundle_shadowable_mask_7_T_4 & (_bpd_decoder_4_io_out_shadowable | ~f3_mask_6)),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:152:66, :675:33, :702:{39,62,71}, :735:{46,75,143}, :736:62, :737:{65,68}]
    .io_enq_bits_shadowable_mask_7                  (~_s0_valid_T_11 & _f3_fetch_bundle_shadowable_mask_7_T_4 & (_bpd_decoder_5_io_out_shadowable | ~f3_mask_7)),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:152:66, :675:33, :702:{39,62,71}, :735:{46,75,143}, :736:62, :737:{65,68}]
    .io_enq_bits_cfi_idx_valid                      (f4_io_enq_bits_cfi_idx_valid),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:789:57]
    .io_enq_bits_cfi_idx_bits                       (f4_io_enq_bits_cfi_idx_bits),	// @[src/main/scala/chisel3/util/Mux.scala:50:70]
    .io_enq_bits_cfi_type                           (_GEN_110[f4_io_enq_bits_cfi_idx_bits]),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:767:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .io_enq_bits_cfi_is_call                        (f4_io_enq_bits_cfi_is_call),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:768:33]
    .io_enq_bits_cfi_is_ret                         (f4_io_enq_bits_cfi_is_ret),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:769:33]
    .io_enq_bits_cfi_npc_plus4                      (f4_io_enq_bits_cfi_npc_plus4),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:770:33]
    .io_enq_bits_ras_top                            (_ras_io_read_addr),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:335:19]
    .io_enq_bits_mask                               ({f3_mask_7, f3_mask_6, f3_mask_5, f3_mask_4, f3_mask_3, f3_mask_2, f3_mask_1, f3_mask_0}),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:588:35, :702:{39,62,71}]
    .io_enq_bits_br_mask                            (f4_io_enq_bits_br_mask),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:589:41]
    .io_enq_bits_ghist_old_history                  (_f3_io_deq_bits_ghist_old_history),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11]
    .io_enq_bits_ghist_current_saw_branch_not_taken (_f3_io_deq_bits_ghist_current_saw_branch_not_taken),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11]
    .io_enq_bits_ghist_new_saw_branch_not_taken     (_f3_io_deq_bits_ghist_new_saw_branch_not_taken),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11]
    .io_enq_bits_ghist_new_saw_branch_taken         (_f3_io_deq_bits_ghist_new_saw_branch_taken),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11]
    .io_enq_bits_ghist_ras_idx                      (_f3_io_deq_bits_ghist_ras_idx),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11]
    .io_enq_bits_lhist_0                            (_f3_bpd_resp_io_deq_bits_lhist_0),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
    .io_enq_bits_lhist_1                            (_f3_bpd_resp_io_deq_bits_lhist_1),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
    .io_enq_bits_xcpt_pf_if                         (_f3_io_deq_bits_xcpt_pf_inst),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11]
    .io_enq_bits_xcpt_ae_if                         (_f3_io_deq_bits_xcpt_ae_inst),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11]
    .io_enq_bits_end_half_valid                     (f4_io_enq_bits_end_half_valid),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:759:28]
    .io_enq_bits_end_half_bits                      (f4_io_enq_bits_end_half_bits),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:762:28]
    .io_enq_bits_bpd_meta_0                         (_f3_bpd_resp_io_deq_bits_meta_0),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
    .io_enq_bits_bpd_meta_1                         (_f3_bpd_resp_io_deq_bits_meta_1),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:533:11]
    .io_enq_bits_fsrc                               (_GEN_133 ? _f3_io_deq_bits_fsrc : 2'h2),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:494:58, :528:11, :594:24, :826:38, :833:79, :835:99, :839:37]
    .io_enq_bits_tsrc                               (_f3_io_deq_bits_tsrc),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:528:11]
    .io_deq_ready                                   (_fb_io_enq_ready & _ftq_io_enq_ready & ~f4_delay),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:873:19, :874:19, :907:38, :908:35, :909:22, :910:32, :922:{38,58,61}]
    .io_deq_valid                                   (_f4_io_deq_valid),
    .io_deq_bits_pc                                 (_f4_io_deq_bits_pc),
    .io_deq_bits_edge_inst_0                        (_f4_io_deq_bits_edge_inst_0),
    .io_deq_bits_edge_inst_1                        (_f4_io_deq_bits_edge_inst_1),
    .io_deq_bits_insts_0                            (_f4_io_deq_bits_insts_0),
    .io_deq_bits_insts_1                            (_f4_io_deq_bits_insts_1),
    .io_deq_bits_insts_2                            (_f4_io_deq_bits_insts_2),
    .io_deq_bits_insts_3                            (_f4_io_deq_bits_insts_3),
    .io_deq_bits_insts_4                            (_f4_io_deq_bits_insts_4),
    .io_deq_bits_insts_5                            (_f4_io_deq_bits_insts_5),
    .io_deq_bits_insts_6                            (_f4_io_deq_bits_insts_6),
    .io_deq_bits_insts_7                            (_f4_io_deq_bits_insts_7),
    .io_deq_bits_exp_insts_0                        (_f4_io_deq_bits_exp_insts_0),
    .io_deq_bits_exp_insts_1                        (_f4_io_deq_bits_exp_insts_1),
    .io_deq_bits_exp_insts_2                        (_f4_io_deq_bits_exp_insts_2),
    .io_deq_bits_exp_insts_3                        (_f4_io_deq_bits_exp_insts_3),
    .io_deq_bits_exp_insts_4                        (_f4_io_deq_bits_exp_insts_4),
    .io_deq_bits_exp_insts_5                        (_f4_io_deq_bits_exp_insts_5),
    .io_deq_bits_exp_insts_6                        (_f4_io_deq_bits_exp_insts_6),
    .io_deq_bits_exp_insts_7                        (_f4_io_deq_bits_exp_insts_7),
    .io_deq_bits_sfbs_0                             (_f4_io_deq_bits_sfbs_0),
    .io_deq_bits_sfbs_1                             (_f4_io_deq_bits_sfbs_1),
    .io_deq_bits_sfbs_2                             (_f4_io_deq_bits_sfbs_2),
    .io_deq_bits_sfbs_3                             (_f4_io_deq_bits_sfbs_3),
    .io_deq_bits_sfbs_4                             (_f4_io_deq_bits_sfbs_4),
    .io_deq_bits_sfbs_5                             (_f4_io_deq_bits_sfbs_5),
    .io_deq_bits_sfbs_6                             (_f4_io_deq_bits_sfbs_6),
    .io_deq_bits_sfbs_7                             (_f4_io_deq_bits_sfbs_7),
    .io_deq_bits_shadowed_mask_0                    (_f4_io_deq_bits_shadowed_mask_0),
    .io_deq_bits_shadowed_mask_1                    (_f4_io_deq_bits_shadowed_mask_1),
    .io_deq_bits_shadowed_mask_2                    (_f4_io_deq_bits_shadowed_mask_2),
    .io_deq_bits_shadowed_mask_3                    (_f4_io_deq_bits_shadowed_mask_3),
    .io_deq_bits_shadowed_mask_4                    (_f4_io_deq_bits_shadowed_mask_4),
    .io_deq_bits_shadowed_mask_5                    (_f4_io_deq_bits_shadowed_mask_5),
    .io_deq_bits_shadowed_mask_6                    (_f4_io_deq_bits_shadowed_mask_6),
    .io_deq_bits_shadowed_mask_7                    (_f4_io_deq_bits_shadowed_mask_7),
    .io_deq_bits_cfi_idx_valid                      (_f4_io_deq_bits_cfi_idx_valid),
    .io_deq_bits_cfi_idx_bits                       (_f4_io_deq_bits_cfi_idx_bits),
    .io_deq_bits_cfi_type                           (_f4_io_deq_bits_cfi_type),
    .io_deq_bits_cfi_is_call                        (_f4_io_deq_bits_cfi_is_call),
    .io_deq_bits_cfi_is_ret                         (_f4_io_deq_bits_cfi_is_ret),
    .io_deq_bits_ras_top                            (_f4_io_deq_bits_ras_top),
    .io_deq_bits_mask                               (_f4_io_deq_bits_mask),
    .io_deq_bits_br_mask                            (_f4_io_deq_bits_br_mask),
    .io_deq_bits_ghist_old_history                  (_f4_io_deq_bits_ghist_old_history),
    .io_deq_bits_ghist_current_saw_branch_not_taken (_f4_io_deq_bits_ghist_current_saw_branch_not_taken),
    .io_deq_bits_ghist_new_saw_branch_not_taken     (_f4_io_deq_bits_ghist_new_saw_branch_not_taken),
    .io_deq_bits_ghist_new_saw_branch_taken         (_f4_io_deq_bits_ghist_new_saw_branch_taken),
    .io_deq_bits_ghist_ras_idx                      (_f4_io_deq_bits_ghist_ras_idx),
    .io_deq_bits_xcpt_pf_if                         (_f4_io_deq_bits_xcpt_pf_if),
    .io_deq_bits_xcpt_ae_if                         (_f4_io_deq_bits_xcpt_ae_if),
    .io_deq_bits_bp_debug_if_oh_0                   (_f4_io_deq_bits_bp_debug_if_oh_0),
    .io_deq_bits_bp_debug_if_oh_1                   (_f4_io_deq_bits_bp_debug_if_oh_1),
    .io_deq_bits_bp_debug_if_oh_2                   (_f4_io_deq_bits_bp_debug_if_oh_2),
    .io_deq_bits_bp_debug_if_oh_3                   (_f4_io_deq_bits_bp_debug_if_oh_3),
    .io_deq_bits_bp_debug_if_oh_4                   (_f4_io_deq_bits_bp_debug_if_oh_4),
    .io_deq_bits_bp_debug_if_oh_5                   (_f4_io_deq_bits_bp_debug_if_oh_5),
    .io_deq_bits_bp_debug_if_oh_6                   (_f4_io_deq_bits_bp_debug_if_oh_6),
    .io_deq_bits_bp_debug_if_oh_7                   (_f4_io_deq_bits_bp_debug_if_oh_7),
    .io_deq_bits_bp_xcpt_if_oh_0                    (_f4_io_deq_bits_bp_xcpt_if_oh_0),
    .io_deq_bits_bp_xcpt_if_oh_1                    (_f4_io_deq_bits_bp_xcpt_if_oh_1),
    .io_deq_bits_bp_xcpt_if_oh_2                    (_f4_io_deq_bits_bp_xcpt_if_oh_2),
    .io_deq_bits_bp_xcpt_if_oh_3                    (_f4_io_deq_bits_bp_xcpt_if_oh_3),
    .io_deq_bits_bp_xcpt_if_oh_4                    (_f4_io_deq_bits_bp_xcpt_if_oh_4),
    .io_deq_bits_bp_xcpt_if_oh_5                    (_f4_io_deq_bits_bp_xcpt_if_oh_5),
    .io_deq_bits_bp_xcpt_if_oh_6                    (_f4_io_deq_bits_bp_xcpt_if_oh_6),
    .io_deq_bits_bp_xcpt_if_oh_7                    (_f4_io_deq_bits_bp_xcpt_if_oh_7),
    .io_deq_bits_bpd_meta_0                         (_f4_io_deq_bits_bpd_meta_0),
    .io_deq_bits_bpd_meta_1                         (_f4_io_deq_bits_bpd_meta_1),
    .io_deq_bits_fsrc                               (_f4_io_deq_bits_fsrc)
  );	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
  FetchBuffer fb (	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:873:19]
    .clock                               (clock),
    .reset                               (reset),
    .io_enq_ready                        (_fb_io_enq_ready),
    .io_enq_valid                        (_f4_io_deq_valid & _ftq_io_enq_ready & ~f4_delay),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11, :874:19, :907:38, :908:35, :909:22, :910:32, :922:61, :924:{38,58}]
    .io_enq_bits_pc                      (_f4_io_deq_bits_pc),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_edge_inst_0             (_f4_io_deq_bits_edge_inst_0),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_edge_inst_1             (_f4_io_deq_bits_edge_inst_1),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_insts_0                 (_f4_io_deq_bits_insts_0),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_insts_1                 (_f4_io_deq_bits_insts_1),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_insts_2                 (_f4_io_deq_bits_insts_2),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_insts_3                 (_f4_io_deq_bits_insts_3),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_insts_4                 (_f4_io_deq_bits_insts_4),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_insts_5                 (_f4_io_deq_bits_insts_5),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_insts_6                 (_f4_io_deq_bits_insts_6),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_insts_7                 (_f4_io_deq_bits_insts_7),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_exp_insts_0             (_f4_io_deq_bits_exp_insts_0),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_exp_insts_1             (_f4_io_deq_bits_exp_insts_1),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_exp_insts_2             (_f4_io_deq_bits_exp_insts_2),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_exp_insts_3             (_f4_io_deq_bits_exp_insts_3),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_exp_insts_4             (_f4_io_deq_bits_exp_insts_4),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_exp_insts_5             (_f4_io_deq_bits_exp_insts_5),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_exp_insts_6             (_f4_io_deq_bits_exp_insts_6),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_exp_insts_7             (_f4_io_deq_bits_exp_insts_7),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_shadowed_mask_0         (_f4_io_deq_bits_shadowed_mask_0),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_shadowed_mask_1         (_f4_io_deq_bits_shadowed_mask_1),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_shadowed_mask_2         (_f4_io_deq_bits_shadowed_mask_2),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_shadowed_mask_3         (_f4_io_deq_bits_shadowed_mask_3),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_shadowed_mask_4         (_f4_io_deq_bits_shadowed_mask_4),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_shadowed_mask_5         (_f4_io_deq_bits_shadowed_mask_5),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_shadowed_mask_6         (_f4_io_deq_bits_shadowed_mask_6),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_shadowed_mask_7         (_f4_io_deq_bits_shadowed_mask_7),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_cfi_idx_valid           (_f4_io_deq_bits_cfi_idx_valid),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_cfi_idx_bits            (_f4_io_deq_bits_cfi_idx_bits),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_ftq_idx                 (_ftq_io_enq_idx),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
    .io_enq_bits_mask                    (_f4_io_deq_bits_mask),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_xcpt_pf_if              (_f4_io_deq_bits_xcpt_pf_if),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_xcpt_ae_if              (_f4_io_deq_bits_xcpt_ae_if),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_bp_debug_if_oh_0        (_f4_io_deq_bits_bp_debug_if_oh_0),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_bp_debug_if_oh_1        (_f4_io_deq_bits_bp_debug_if_oh_1),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_bp_debug_if_oh_2        (_f4_io_deq_bits_bp_debug_if_oh_2),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_bp_debug_if_oh_3        (_f4_io_deq_bits_bp_debug_if_oh_3),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_bp_debug_if_oh_4        (_f4_io_deq_bits_bp_debug_if_oh_4),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_bp_debug_if_oh_5        (_f4_io_deq_bits_bp_debug_if_oh_5),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_bp_debug_if_oh_6        (_f4_io_deq_bits_bp_debug_if_oh_6),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_bp_debug_if_oh_7        (_f4_io_deq_bits_bp_debug_if_oh_7),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_bp_xcpt_if_oh_0         (_f4_io_deq_bits_bp_xcpt_if_oh_0),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_bp_xcpt_if_oh_1         (_f4_io_deq_bits_bp_xcpt_if_oh_1),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_bp_xcpt_if_oh_2         (_f4_io_deq_bits_bp_xcpt_if_oh_2),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_bp_xcpt_if_oh_3         (_f4_io_deq_bits_bp_xcpt_if_oh_3),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_bp_xcpt_if_oh_4         (_f4_io_deq_bits_bp_xcpt_if_oh_4),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_bp_xcpt_if_oh_5         (_f4_io_deq_bits_bp_xcpt_if_oh_5),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_bp_xcpt_if_oh_6         (_f4_io_deq_bits_bp_xcpt_if_oh_6),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_bp_xcpt_if_oh_7         (_f4_io_deq_bits_bp_xcpt_if_oh_7),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_fsrc                    (_f4_io_deq_bits_fsrc),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_deq_ready                        (io_cpu_fetchpacket_ready),
    .io_deq_valid                        (io_cpu_fetchpacket_valid),
    .io_deq_bits_uops_0_valid            (io_cpu_fetchpacket_bits_uops_0_valid),
    .io_deq_bits_uops_0_bits_inst        (io_cpu_fetchpacket_bits_uops_0_bits_inst),
    .io_deq_bits_uops_0_bits_debug_inst  (io_cpu_fetchpacket_bits_uops_0_bits_debug_inst),
    .io_deq_bits_uops_0_bits_is_rvc      (io_cpu_fetchpacket_bits_uops_0_bits_is_rvc),
    .io_deq_bits_uops_0_bits_debug_pc    (io_cpu_fetchpacket_bits_uops_0_bits_debug_pc),
    .io_deq_bits_uops_0_bits_is_sfb      (io_cpu_fetchpacket_bits_uops_0_bits_is_sfb),
    .io_deq_bits_uops_0_bits_ftq_idx     (io_cpu_fetchpacket_bits_uops_0_bits_ftq_idx),
    .io_deq_bits_uops_0_bits_edge_inst   (io_cpu_fetchpacket_bits_uops_0_bits_edge_inst),
    .io_deq_bits_uops_0_bits_pc_lob      (io_cpu_fetchpacket_bits_uops_0_bits_pc_lob),
    .io_deq_bits_uops_0_bits_taken       (io_cpu_fetchpacket_bits_uops_0_bits_taken),
    .io_deq_bits_uops_0_bits_xcpt_pf_if  (io_cpu_fetchpacket_bits_uops_0_bits_xcpt_pf_if),
    .io_deq_bits_uops_0_bits_xcpt_ae_if  (io_cpu_fetchpacket_bits_uops_0_bits_xcpt_ae_if),
    .io_deq_bits_uops_0_bits_bp_debug_if (io_cpu_fetchpacket_bits_uops_0_bits_bp_debug_if),
    .io_deq_bits_uops_0_bits_bp_xcpt_if  (io_cpu_fetchpacket_bits_uops_0_bits_bp_xcpt_if),
    .io_deq_bits_uops_0_bits_debug_fsrc  (io_cpu_fetchpacket_bits_uops_0_bits_debug_fsrc),
    .io_deq_bits_uops_1_valid            (io_cpu_fetchpacket_bits_uops_1_valid),
    .io_deq_bits_uops_1_bits_inst        (io_cpu_fetchpacket_bits_uops_1_bits_inst),
    .io_deq_bits_uops_1_bits_debug_inst  (io_cpu_fetchpacket_bits_uops_1_bits_debug_inst),
    .io_deq_bits_uops_1_bits_is_rvc      (io_cpu_fetchpacket_bits_uops_1_bits_is_rvc),
    .io_deq_bits_uops_1_bits_debug_pc    (io_cpu_fetchpacket_bits_uops_1_bits_debug_pc),
    .io_deq_bits_uops_1_bits_is_sfb      (io_cpu_fetchpacket_bits_uops_1_bits_is_sfb),
    .io_deq_bits_uops_1_bits_ftq_idx     (io_cpu_fetchpacket_bits_uops_1_bits_ftq_idx),
    .io_deq_bits_uops_1_bits_edge_inst   (io_cpu_fetchpacket_bits_uops_1_bits_edge_inst),
    .io_deq_bits_uops_1_bits_pc_lob      (io_cpu_fetchpacket_bits_uops_1_bits_pc_lob),
    .io_deq_bits_uops_1_bits_taken       (io_cpu_fetchpacket_bits_uops_1_bits_taken),
    .io_deq_bits_uops_1_bits_xcpt_pf_if  (io_cpu_fetchpacket_bits_uops_1_bits_xcpt_pf_if),
    .io_deq_bits_uops_1_bits_xcpt_ae_if  (io_cpu_fetchpacket_bits_uops_1_bits_xcpt_ae_if),
    .io_deq_bits_uops_1_bits_bp_debug_if (io_cpu_fetchpacket_bits_uops_1_bits_bp_debug_if),
    .io_deq_bits_uops_1_bits_bp_xcpt_if  (io_cpu_fetchpacket_bits_uops_1_bits_bp_xcpt_if),
    .io_deq_bits_uops_1_bits_debug_fsrc  (io_cpu_fetchpacket_bits_uops_1_bits_debug_fsrc),
    .io_deq_bits_uops_2_valid            (io_cpu_fetchpacket_bits_uops_2_valid),
    .io_deq_bits_uops_2_bits_inst        (io_cpu_fetchpacket_bits_uops_2_bits_inst),
    .io_deq_bits_uops_2_bits_debug_inst  (io_cpu_fetchpacket_bits_uops_2_bits_debug_inst),
    .io_deq_bits_uops_2_bits_is_rvc      (io_cpu_fetchpacket_bits_uops_2_bits_is_rvc),
    .io_deq_bits_uops_2_bits_debug_pc    (io_cpu_fetchpacket_bits_uops_2_bits_debug_pc),
    .io_deq_bits_uops_2_bits_is_sfb      (io_cpu_fetchpacket_bits_uops_2_bits_is_sfb),
    .io_deq_bits_uops_2_bits_ftq_idx     (io_cpu_fetchpacket_bits_uops_2_bits_ftq_idx),
    .io_deq_bits_uops_2_bits_edge_inst   (io_cpu_fetchpacket_bits_uops_2_bits_edge_inst),
    .io_deq_bits_uops_2_bits_pc_lob      (io_cpu_fetchpacket_bits_uops_2_bits_pc_lob),
    .io_deq_bits_uops_2_bits_taken       (io_cpu_fetchpacket_bits_uops_2_bits_taken),
    .io_deq_bits_uops_2_bits_xcpt_pf_if  (io_cpu_fetchpacket_bits_uops_2_bits_xcpt_pf_if),
    .io_deq_bits_uops_2_bits_xcpt_ae_if  (io_cpu_fetchpacket_bits_uops_2_bits_xcpt_ae_if),
    .io_deq_bits_uops_2_bits_bp_debug_if (io_cpu_fetchpacket_bits_uops_2_bits_bp_debug_if),
    .io_deq_bits_uops_2_bits_bp_xcpt_if  (io_cpu_fetchpacket_bits_uops_2_bits_bp_xcpt_if),
    .io_deq_bits_uops_2_bits_debug_fsrc  (io_cpu_fetchpacket_bits_uops_2_bits_debug_fsrc),
    .io_deq_bits_uops_3_valid            (io_cpu_fetchpacket_bits_uops_3_valid),
    .io_deq_bits_uops_3_bits_inst        (io_cpu_fetchpacket_bits_uops_3_bits_inst),
    .io_deq_bits_uops_3_bits_debug_inst  (io_cpu_fetchpacket_bits_uops_3_bits_debug_inst),
    .io_deq_bits_uops_3_bits_is_rvc      (io_cpu_fetchpacket_bits_uops_3_bits_is_rvc),
    .io_deq_bits_uops_3_bits_debug_pc    (io_cpu_fetchpacket_bits_uops_3_bits_debug_pc),
    .io_deq_bits_uops_3_bits_is_sfb      (io_cpu_fetchpacket_bits_uops_3_bits_is_sfb),
    .io_deq_bits_uops_3_bits_ftq_idx     (io_cpu_fetchpacket_bits_uops_3_bits_ftq_idx),
    .io_deq_bits_uops_3_bits_edge_inst   (io_cpu_fetchpacket_bits_uops_3_bits_edge_inst),
    .io_deq_bits_uops_3_bits_pc_lob      (io_cpu_fetchpacket_bits_uops_3_bits_pc_lob),
    .io_deq_bits_uops_3_bits_taken       (io_cpu_fetchpacket_bits_uops_3_bits_taken),
    .io_deq_bits_uops_3_bits_xcpt_pf_if  (io_cpu_fetchpacket_bits_uops_3_bits_xcpt_pf_if),
    .io_deq_bits_uops_3_bits_xcpt_ae_if  (io_cpu_fetchpacket_bits_uops_3_bits_xcpt_ae_if),
    .io_deq_bits_uops_3_bits_bp_debug_if (io_cpu_fetchpacket_bits_uops_3_bits_bp_debug_if),
    .io_deq_bits_uops_3_bits_bp_xcpt_if  (io_cpu_fetchpacket_bits_uops_3_bits_bp_xcpt_if),
    .io_deq_bits_uops_3_bits_debug_fsrc  (io_cpu_fetchpacket_bits_uops_3_bits_debug_fsrc),
    .io_clear                            (f4_clear)	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:965:30, :966:17, :977:38]
  );	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:873:19]
  FetchTargetQueue ftq (	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
    .clock                                              (clock),
    .reset                                              (reset),
    .io_enq_ready                                       (_ftq_io_enq_ready),
    .io_enq_valid                                       (_f4_io_deq_valid & _fb_io_enq_ready & ~f4_delay),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11, :873:19, :907:38, :908:35, :909:22, :910:32, :922:61, :934:{48,67}]
    .io_enq_bits_pc                                     (_f4_io_deq_bits_pc),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_cfi_idx_valid                          (_f4_io_deq_bits_cfi_idx_valid),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_cfi_idx_bits                           (_f4_io_deq_bits_cfi_idx_bits),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_cfi_type                               (_f4_io_deq_bits_cfi_type),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_cfi_is_call                            (_f4_io_deq_bits_cfi_is_call),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_cfi_is_ret                             (_f4_io_deq_bits_cfi_is_ret),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_ras_top                                (_f4_io_deq_bits_ras_top),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_mask                                   (_f4_io_deq_bits_mask),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_br_mask                                (_f4_io_deq_bits_br_mask),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_ghist_old_history                      (_f4_io_deq_bits_ghist_old_history),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_ghist_current_saw_branch_not_taken     (_f4_io_deq_bits_ghist_current_saw_branch_not_taken),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_ghist_new_saw_branch_not_taken         (_f4_io_deq_bits_ghist_new_saw_branch_not_taken),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_ghist_new_saw_branch_taken             (_f4_io_deq_bits_ghist_new_saw_branch_taken),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_ghist_ras_idx                          (_f4_io_deq_bits_ghist_ras_idx),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_bpd_meta_0                             (_f4_io_deq_bits_bpd_meta_0),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_bits_bpd_meta_1                             (_f4_io_deq_bits_bpd_meta_1),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:871:11]
    .io_enq_idx                                         (_ftq_io_enq_idx),
    .io_deq_valid                                       (io_cpu_commit_valid),
    .io_deq_bits                                        (io_cpu_commit_bits[5:0]),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:958:14]
    .io_get_ftq_pc_0_ftq_idx                            (io_cpu_get_pc_0_ftq_idx),
    .io_get_ftq_pc_0_entry_cfi_idx_valid                (io_cpu_get_pc_0_entry_cfi_idx_valid),
    .io_get_ftq_pc_0_entry_cfi_idx_bits                 (io_cpu_get_pc_0_entry_cfi_idx_bits),
    .io_get_ftq_pc_0_entry_ras_idx                      (io_cpu_get_pc_0_entry_ras_idx),
    .io_get_ftq_pc_0_entry_start_bank                   (io_cpu_get_pc_0_entry_start_bank),
    .io_get_ftq_pc_0_pc                                 (io_cpu_get_pc_0_pc),
    .io_get_ftq_pc_0_com_pc                             (io_cpu_get_pc_0_com_pc),
    .io_get_ftq_pc_0_next_val                           (io_cpu_get_pc_0_next_val),
    .io_get_ftq_pc_0_next_pc                            (io_cpu_get_pc_0_next_pc),
    .io_get_ftq_pc_1_ftq_idx                            (io_cpu_get_pc_1_ftq_idx),
    .io_get_ftq_pc_1_entry_cfi_idx_bits                 (io_cpu_get_pc_1_entry_cfi_idx_bits),
    .io_get_ftq_pc_1_entry_br_mask                      (io_cpu_get_pc_1_entry_br_mask),
    .io_get_ftq_pc_1_entry_cfi_is_call                  (io_cpu_get_pc_1_entry_cfi_is_call),
    .io_get_ftq_pc_1_entry_cfi_is_ret                   (io_cpu_get_pc_1_entry_cfi_is_ret),
    .io_get_ftq_pc_1_entry_start_bank                   (io_cpu_get_pc_1_entry_start_bank),
    .io_get_ftq_pc_1_ghist_old_history                  (io_cpu_get_pc_1_ghist_old_history),
    .io_get_ftq_pc_1_ghist_current_saw_branch_not_taken (io_cpu_get_pc_1_ghist_current_saw_branch_not_taken),
    .io_get_ftq_pc_1_ghist_new_saw_branch_not_taken     (io_cpu_get_pc_1_ghist_new_saw_branch_not_taken),
    .io_get_ftq_pc_1_ghist_new_saw_branch_taken         (io_cpu_get_pc_1_ghist_new_saw_branch_taken),
    .io_get_ftq_pc_1_ghist_ras_idx                      (io_cpu_get_pc_1_ghist_ras_idx),
    .io_get_ftq_pc_1_pc                                 (io_cpu_get_pc_1_pc),
    .io_redirect_valid                                  (io_cpu_redirect_val),
    .io_redirect_bits                                   (io_cpu_redirect_ftq_idx),
    .io_brupdate_b2_uop_ftq_idx                         (io_cpu_brupdate_b2_uop_ftq_idx),
    .io_brupdate_b2_uop_pc_lob                          (io_cpu_brupdate_b2_uop_pc_lob),
    .io_brupdate_b2_mispredict                          (io_cpu_brupdate_b2_mispredict),
    .io_brupdate_b2_taken                               (io_cpu_brupdate_b2_taken),
    .io_bpdupdate_valid                                 (_ftq_io_bpdupdate_valid),
    .io_bpdupdate_bits_is_mispredict_update             (_ftq_io_bpdupdate_bits_is_mispredict_update),
    .io_bpdupdate_bits_is_repair_update                 (_ftq_io_bpdupdate_bits_is_repair_update),
    .io_bpdupdate_bits_pc                               (_ftq_io_bpdupdate_bits_pc),
    .io_bpdupdate_bits_br_mask                          (_ftq_io_bpdupdate_bits_br_mask),
    .io_bpdupdate_bits_cfi_idx_valid                    (_ftq_io_bpdupdate_bits_cfi_idx_valid),
    .io_bpdupdate_bits_cfi_idx_bits                     (_ftq_io_bpdupdate_bits_cfi_idx_bits),
    .io_bpdupdate_bits_cfi_taken                        (_ftq_io_bpdupdate_bits_cfi_taken),
    .io_bpdupdate_bits_cfi_mispredicted                 (_ftq_io_bpdupdate_bits_cfi_mispredicted),
    .io_bpdupdate_bits_cfi_is_br                        (_ftq_io_bpdupdate_bits_cfi_is_br),
    .io_bpdupdate_bits_cfi_is_jal                       (_ftq_io_bpdupdate_bits_cfi_is_jal),
    .io_bpdupdate_bits_ghist_old_history                (_ftq_io_bpdupdate_bits_ghist_old_history),
    .io_bpdupdate_bits_ghist_new_saw_branch_not_taken   (_ftq_io_bpdupdate_bits_ghist_new_saw_branch_not_taken),
    .io_bpdupdate_bits_ghist_new_saw_branch_taken       (_ftq_io_bpdupdate_bits_ghist_new_saw_branch_taken),
    .io_bpdupdate_bits_target                           (_ftq_io_bpdupdate_bits_target),
    .io_bpdupdate_bits_meta_0                           (_ftq_io_bpdupdate_bits_meta_0),
    .io_bpdupdate_bits_meta_1                           (_ftq_io_bpdupdate_bits_meta_1),
    .io_ras_update                                      (_ftq_io_ras_update),
    .io_ras_update_idx                                  (_ftq_io_ras_update_idx),
    .io_ras_update_pc                                   (_ftq_io_ras_update_pc)
  );	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
  Arbiter2_BranchPredictionUpdate bpd_update_arbiter (	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
    .io_in_0_valid                               (_ftq_io_bpdupdate_valid),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
    .io_in_0_bits_is_mispredict_update           (_ftq_io_bpdupdate_bits_is_mispredict_update),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
    .io_in_0_bits_is_repair_update               (_ftq_io_bpdupdate_bits_is_repair_update),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
    .io_in_0_bits_pc                             (_ftq_io_bpdupdate_bits_pc),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
    .io_in_0_bits_br_mask                        (_ftq_io_bpdupdate_bits_br_mask),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
    .io_in_0_bits_cfi_idx_valid                  (_ftq_io_bpdupdate_bits_cfi_idx_valid),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
    .io_in_0_bits_cfi_idx_bits                   (_ftq_io_bpdupdate_bits_cfi_idx_bits),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
    .io_in_0_bits_cfi_taken                      (_ftq_io_bpdupdate_bits_cfi_taken),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
    .io_in_0_bits_cfi_mispredicted               (_ftq_io_bpdupdate_bits_cfi_mispredicted),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
    .io_in_0_bits_cfi_is_br                      (_ftq_io_bpdupdate_bits_cfi_is_br),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
    .io_in_0_bits_cfi_is_jal                     (_ftq_io_bpdupdate_bits_cfi_is_jal),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
    .io_in_0_bits_ghist_old_history              (_ftq_io_bpdupdate_bits_ghist_old_history),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
    .io_in_0_bits_ghist_new_saw_branch_not_taken (_ftq_io_bpdupdate_bits_ghist_new_saw_branch_not_taken),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
    .io_in_0_bits_ghist_new_saw_branch_taken     (_ftq_io_bpdupdate_bits_ghist_new_saw_branch_taken),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
    .io_in_0_bits_target                         (_ftq_io_bpdupdate_bits_target),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
    .io_in_0_bits_meta_0                         (_ftq_io_bpdupdate_bits_meta_0),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
    .io_in_0_bits_meta_1                         (_ftq_io_bpdupdate_bits_meta_1),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:874:19]
    .io_in_1_ready                               (_bpd_update_arbiter_io_in_1_ready),
    .io_in_1_valid                               (_f4_btb_corrections_io_deq_valid),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
    .io_in_1_bits_is_mispredict_update           (_f4_btb_corrections_io_deq_bits_is_mispredict_update),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
    .io_in_1_bits_is_repair_update               (_f4_btb_corrections_io_deq_bits_is_repair_update),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
    .io_in_1_bits_btb_mispredicts                (_f4_btb_corrections_io_deq_bits_btb_mispredicts),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
    .io_in_1_bits_pc                             (_f4_btb_corrections_io_deq_bits_pc),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
    .io_in_1_bits_br_mask                        (_f4_btb_corrections_io_deq_bits_br_mask),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
    .io_in_1_bits_cfi_idx_valid                  (_f4_btb_corrections_io_deq_bits_cfi_idx_valid),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
    .io_in_1_bits_cfi_idx_bits                   (_f4_btb_corrections_io_deq_bits_cfi_idx_bits),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
    .io_in_1_bits_cfi_taken                      (_f4_btb_corrections_io_deq_bits_cfi_taken),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
    .io_in_1_bits_cfi_mispredicted               (_f4_btb_corrections_io_deq_bits_cfi_mispredicted),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
    .io_in_1_bits_cfi_is_br                      (_f4_btb_corrections_io_deq_bits_cfi_is_br),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
    .io_in_1_bits_cfi_is_jal                     (_f4_btb_corrections_io_deq_bits_cfi_is_jal),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
    .io_in_1_bits_ghist_old_history              (_f4_btb_corrections_io_deq_bits_ghist_old_history),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
    .io_in_1_bits_ghist_new_saw_branch_not_taken (_f4_btb_corrections_io_deq_bits_ghist_new_saw_branch_not_taken),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
    .io_in_1_bits_ghist_new_saw_branch_taken     (_f4_btb_corrections_io_deq_bits_ghist_new_saw_branch_taken),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
    .io_in_1_bits_target                         (_f4_btb_corrections_io_deq_bits_target),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
    .io_in_1_bits_meta_0                         (_f4_btb_corrections_io_deq_bits_meta_0),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
    .io_in_1_bits_meta_1                         (_f4_btb_corrections_io_deq_bits_meta_1),	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:854:34]
    .io_out_valid                                (_bpd_update_arbiter_io_out_valid),
    .io_out_bits_is_mispredict_update            (_bpd_update_arbiter_io_out_bits_is_mispredict_update),
    .io_out_bits_is_repair_update                (_bpd_update_arbiter_io_out_bits_is_repair_update),
    .io_out_bits_btb_mispredicts                 (_bpd_update_arbiter_io_out_bits_btb_mispredicts),
    .io_out_bits_pc                              (_bpd_update_arbiter_io_out_bits_pc),
    .io_out_bits_br_mask                         (_bpd_update_arbiter_io_out_bits_br_mask),
    .io_out_bits_cfi_idx_valid                   (_bpd_update_arbiter_io_out_bits_cfi_idx_valid),
    .io_out_bits_cfi_idx_bits                    (_bpd_update_arbiter_io_out_bits_cfi_idx_bits),
    .io_out_bits_cfi_taken                       (_bpd_update_arbiter_io_out_bits_cfi_taken),
    .io_out_bits_cfi_mispredicted                (_bpd_update_arbiter_io_out_bits_cfi_mispredicted),
    .io_out_bits_cfi_is_br                       (_bpd_update_arbiter_io_out_bits_cfi_is_br),
    .io_out_bits_cfi_is_jal                      (_bpd_update_arbiter_io_out_bits_cfi_is_jal),
    .io_out_bits_ghist_old_history               (_bpd_update_arbiter_io_out_bits_ghist_old_history),
    .io_out_bits_ghist_new_saw_branch_not_taken  (_bpd_update_arbiter_io_out_bits_ghist_new_saw_branch_not_taken),
    .io_out_bits_ghist_new_saw_branch_taken      (_bpd_update_arbiter_io_out_bits_ghist_new_saw_branch_taken),
    .io_out_bits_target                          (_bpd_update_arbiter_io_out_bits_target),
    .io_out_bits_meta_0                          (_bpd_update_arbiter_io_out_bits_meta_0),
    .io_out_bits_meta_1                          (_bpd_update_arbiter_io_out_bits_meta_1)
  );	// @[generators/boom/src/main/scala/v3/ifu/frontend.scala:937:34]
endmodule

