Vivado Simulator 2018.2
Time resolution is 1 ps
Note: 00000000
Time: 0 ps  Iteration: 0  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: U
Time: 0 ps  Iteration: 0  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 0 ps  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 0 ps  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 5 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 5 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 10 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 10 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 15 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 15 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 20 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 20 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 25 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 25 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 30 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 30 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 35 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 35 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 40 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 40 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 45 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 45 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 50 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 50 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 55 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 55 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 60 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 60 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 65 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 1
Time: 65 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 70 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 1
Time: 70 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 10000000
Time: 75 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 75 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 10000000
Time: 80 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 80 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 01000000
Time: 85 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 1
Time: 85 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 01000000
Time: 90 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 1
Time: 90 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 10100000
Time: 95 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 95 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 10100000
Time: 100 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 100 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 01010000
Time: 105 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 105 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 01010000
Time: 110 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 110 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00101000
Time: 115 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 1
Time: 115 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00101000
Time: 120 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 1
Time: 120 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 10010100
Time: 125 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 125 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 10010100
Time: 130 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 130 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 01001010
Time: 135 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 1
Time: 135 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 01001010
Time: 140 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 1
Time: 140 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 10100101
Time: 145 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 1
Time: 145 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 10100101
Time: 150 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 1
Time: 150 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 11010010
Time: 155 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 155 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 11010010
Time: 160 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 160 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 01101001
Time: 165 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 165 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 01101001
Time: 170 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 170 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00110100
Time: 175 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 175 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00110100
Time: 180 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 180 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00011010
Time: 185 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 185 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00011010
Time: 190 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 190 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00001101
Time: 195 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 195 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00001101
Time: 200 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 200 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000110
Time: 205 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 205 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000110
Time: 210 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 210 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 215 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 215 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 220 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 220 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 225 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 225 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 230 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 230 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 235 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 235 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 240 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 240 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 245 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 245 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 250 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 250 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 255 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 255 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 260 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 260 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 265 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 265 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 270 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 270 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 275 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 275 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 280 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 280 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 285 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 285 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 290 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 290 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 295 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 295 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 300 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 300 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 305 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 305 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 310 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 310 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 315 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 315 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 320 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 320 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 325 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 325 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 330 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 330 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 335 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 335 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 340 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 340 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 345 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 345 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 350 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 350 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 355 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 355 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 360 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 360 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 365 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 365 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 370 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 370 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 375 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 375 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 380 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 380 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 385 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 385 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 390 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 390 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 395 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 395 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 400 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 400 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 405 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 405 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 410 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 410 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 415 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 415 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 420 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 420 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 425 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 425 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 430 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 430 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 435 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 435 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 440 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 440 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 445 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 445 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 450 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 450 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 455 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 455 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 460 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 460 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 465 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 465 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 470 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 470 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 475 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 475 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 480 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 480 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 485 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 485 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 490 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 490 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 495 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 495 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 500 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 500 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 505 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 505 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 510 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 510 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 515 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 515 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 520 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 520 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 525 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 525 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 530 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 530 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 535 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 535 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 540 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 540 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 545 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 545 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 550 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 550 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 555 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 555 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 560 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 560 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 565 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 565 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 570 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 570 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 575 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 575 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 580 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 580 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 585 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 585 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 590 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 590 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 595 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 595 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 600 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 600 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 605 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 605 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 610 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 610 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 615 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 615 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 620 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 620 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 625 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 625 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 630 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 630 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 635 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 635 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 640 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 640 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 645 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 645 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 650 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 650 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 655 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 655 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 660 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 660 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 665 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 665 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 670 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 670 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 675 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 675 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 680 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 680 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 685 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 685 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 690 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 690 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 695 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 695 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 700 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 700 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 705 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 705 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 710 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 710 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 715 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 715 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 720 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 720 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 725 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 725 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 730 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 730 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 735 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 735 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 740 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 740 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 745 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 745 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 750 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 750 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 755 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 755 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 760 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 760 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 765 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 765 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 770 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 770 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 775 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 775 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 780 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 780 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 785 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 785 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 790 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 790 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 795 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 795 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 800 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 800 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 805 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 805 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 810 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 810 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 815 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 815 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 820 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 820 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 825 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 825 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 830 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 830 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 835 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 835 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 840 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 840 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 845 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 845 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 850 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 850 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 855 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 855 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 860 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 860 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 865 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 865 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 870 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 870 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 875 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 875 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 880 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 880 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 885 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 885 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 890 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 890 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 895 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 895 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 900 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 900 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 905 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 905 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 910 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 910 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 915 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 915 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 920 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 920 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 925 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 925 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 930 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 930 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 935 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 935 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 940 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 940 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 945 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 945 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 950 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 950 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 955 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 955 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 960 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 960 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 965 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 965 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000000
Time: 970 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0
Time: 970 ns  Iteration: 1  Process: /sa_top_tb/uut/result/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
