\section{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\hyperlink{struct__dma__callbacks}{\+\_\+dma\+\_\+callbacks} \\*D\+MA interrupt callbacks }{\pageref{struct__dma__callbacks}}{}
\item\contentsline{section}{\hyperlink{struct__dma__resource}{\+\_\+dma\+\_\+resource} \\*D\+MA resource structure }{\pageref{struct__dma__resource}}{}
\item\contentsline{section}{\hyperlink{struct__i2c__m__async__callback}{\+\_\+i2c\+\_\+m\+\_\+async\+\_\+callback} \\*I2c callback pointers structure }{\pageref{struct__i2c__m__async__callback}}{}
\item\contentsline{section}{\hyperlink{struct__i2c__m__async__device}{\+\_\+i2c\+\_\+m\+\_\+async\+\_\+device} \\*I2c device structure }{\pageref{struct__i2c__m__async__device}}{}
\item\contentsline{section}{\hyperlink{struct__i2c__m__msg}{\+\_\+i2c\+\_\+m\+\_\+msg} \\*I2c master message structure }{\pageref{struct__i2c__m__msg}}{}
\item\contentsline{section}{\hyperlink{struct__i2c__m__service}{\+\_\+i2c\+\_\+m\+\_\+service} \\*I2c master service }{\pageref{struct__i2c__m__service}}{}
\item\contentsline{section}{\hyperlink{struct__i2c__m__sync__device}{\+\_\+i2c\+\_\+m\+\_\+sync\+\_\+device} \\*I2c sync master device structure }{\pageref{struct__i2c__m__sync__device}}{}
\item\contentsline{section}{\hyperlink{struct__i2c__s__async__callback}{\+\_\+i2c\+\_\+s\+\_\+async\+\_\+callback} \\*I2c slave callback pointers structure }{\pageref{struct__i2c__s__async__callback}}{}
\item\contentsline{section}{\hyperlink{struct__i2c__s__async__device}{\+\_\+i2c\+\_\+s\+\_\+async\+\_\+device} \\*I2c slave device structure }{\pageref{struct__i2c__s__async__device}}{}
\item\contentsline{section}{\hyperlink{struct__i2c__s__sync__device}{\+\_\+i2c\+\_\+s\+\_\+sync\+\_\+device} \\*I2c slave device structure }{\pageref{struct__i2c__s__sync__device}}{}
\item\contentsline{section}{\hyperlink{struct__irq__descriptor}{\+\_\+irq\+\_\+descriptor} \\*I\+RQ descriptor }{\pageref{struct__irq__descriptor}}{}
\item\contentsline{section}{\hyperlink{struct__pwm__callback}{\+\_\+pwm\+\_\+callback} \\*P\+WM interrupt callbacks }{\pageref{struct__pwm__callback}}{}
\item\contentsline{section}{\hyperlink{struct__pwm__device}{\+\_\+pwm\+\_\+device} \\*P\+WM descriptor device structure }{\pageref{struct__pwm__device}}{}
\item\contentsline{section}{\hyperlink{struct__pwm__hpl__interface}{\+\_\+pwm\+\_\+hpl\+\_\+interface} \\*P\+WM functions, pointers to low-\/level functions }{\pageref{struct__pwm__hpl__interface}}{}
\item\contentsline{section}{\hyperlink{struct__spi__async__dev}{\+\_\+spi\+\_\+async\+\_\+dev} \\*S\+PI async driver }{\pageref{struct__spi__async__dev}}{}
\item\contentsline{section}{\hyperlink{struct__spi__async__dev__callbacks}{\+\_\+spi\+\_\+async\+\_\+dev\+\_\+callbacks} \\*The callbacks offered by S\+PI driver }{\pageref{struct__spi__async__dev__callbacks}}{}
\item\contentsline{section}{\hyperlink{struct__spi__dma__dev}{\+\_\+spi\+\_\+dma\+\_\+dev} }{\pageref{struct__spi__dma__dev}}{}
\item\contentsline{section}{\hyperlink{struct__spi__dma__dev__callbacks}{\+\_\+spi\+\_\+dma\+\_\+dev\+\_\+callbacks} \\*The callbacks offered by S\+PI driver }{\pageref{struct__spi__dma__dev__callbacks}}{}
\item\contentsline{section}{\hyperlink{struct__spi__sync__dev}{\+\_\+spi\+\_\+sync\+\_\+dev} }{\pageref{struct__spi__sync__dev}}{}
\item\contentsline{section}{\hyperlink{struct__spi__trans__ctrl}{\+\_\+spi\+\_\+trans\+\_\+ctrl} }{\pageref{struct__spi__trans__ctrl}}{}
\item\contentsline{section}{\hyperlink{struct__timer__callbacks}{\+\_\+timer\+\_\+callbacks} \\*Timer interrupt callbacks }{\pageref{struct__timer__callbacks}}{}
\item\contentsline{section}{\hyperlink{struct__timer__device}{\+\_\+timer\+\_\+device} \\*Timer device structure }{\pageref{struct__timer__device}}{}
\item\contentsline{section}{\hyperlink{struct__timer__hpl__interface}{\+\_\+timer\+\_\+hpl\+\_\+interface} \\*Timer functions, pointers to low-\/level functions }{\pageref{struct__timer__hpl__interface}}{}
\item\contentsline{section}{\hyperlink{struct__usart__async__callbacks}{\+\_\+usart\+\_\+async\+\_\+callbacks} \\*U\+S\+A\+RT interrupt callbacks }{\pageref{struct__usart__async__callbacks}}{}
\item\contentsline{section}{\hyperlink{struct__usart__async__device}{\+\_\+usart\+\_\+async\+\_\+device} \\*U\+S\+A\+RT descriptor device structure }{\pageref{struct__usart__async__device}}{}
\item\contentsline{section}{\hyperlink{struct__usart__sync__device}{\+\_\+usart\+\_\+sync\+\_\+device} \\*U\+S\+A\+RT descriptor device structure }{\pageref{struct__usart__sync__device}}{}
\item\contentsline{section}{\hyperlink{struct__usb__d__dev}{\+\_\+usb\+\_\+d\+\_\+dev} }{\pageref{struct__usb__d__dev}}{}
\item\contentsline{section}{\hyperlink{struct__usb__d__dev__callbacks}{\+\_\+usb\+\_\+d\+\_\+dev\+\_\+callbacks} }{\pageref{struct__usb__d__dev__callbacks}}{}
\item\contentsline{section}{\hyperlink{struct__usb__d__dev__ep}{\+\_\+usb\+\_\+d\+\_\+dev\+\_\+ep} }{\pageref{struct__usb__d__dev__ep}}{}
\item\contentsline{section}{\hyperlink{struct__usb__d__dev__ep__callbacks}{\+\_\+usb\+\_\+d\+\_\+dev\+\_\+ep\+\_\+callbacks} }{\pageref{struct__usb__d__dev__ep__callbacks}}{}
\item\contentsline{section}{\hyperlink{struct__usb__d__dev__prvt}{\+\_\+usb\+\_\+d\+\_\+dev\+\_\+prvt} }{\pageref{struct__usb__d__dev__prvt}}{}
\item\contentsline{section}{\hyperlink{struct__usb__ep__cfg__item}{\+\_\+usb\+\_\+ep\+\_\+cfg\+\_\+item} }{\pageref{struct__usb__ep__cfg__item}}{}
\item\contentsline{section}{\hyperlink{structcdcdf__acm__func__data}{cdcdf\+\_\+acm\+\_\+func\+\_\+data} }{\pageref{structcdcdf__acm__func__data}}{}
\item\contentsline{section}{\hyperlink{structevent}{event} \\*Event structure }{\pageref{structevent}}{}
\item\contentsline{section}{\hyperlink{structi2cm__configuration}{i2cm\+\_\+configuration} \\*S\+E\+R\+C\+OM I2\+CM configuration type }{\pageref{structi2cm__configuration}}{}
\item\contentsline{section}{\hyperlink{structi2cs__configuration}{i2cs\+\_\+configuration} \\*S\+E\+R\+C\+OM I2C slave configuration type }{\pageref{structi2cs__configuration}}{}
\item\contentsline{section}{\hyperlink{structio__descriptor}{io\+\_\+descriptor} \\*I/O descriptor }{\pageref{structio__descriptor}}{}
\item\contentsline{section}{\hyperlink{structlist__descriptor}{list\+\_\+descriptor} \\*List head type }{\pageref{structlist__descriptor}}{}
\item\contentsline{section}{\hyperlink{structlist__element}{list\+\_\+element} \\*List element type }{\pageref{structlist__element}}{}
\item\contentsline{section}{\hyperlink{structsercomspi__regs__cfg}{sercomspi\+\_\+regs\+\_\+cfg} }{\pageref{structsercomspi__regs__cfg}}{}
\item\contentsline{section}{\hyperlink{structspi__dev}{spi\+\_\+dev} }{\pageref{structspi__dev}}{}
\item\contentsline{section}{\hyperlink{structspi__m__sync__descriptor}{spi\+\_\+m\+\_\+sync\+\_\+descriptor} \\*S\+PI H\+AL driver struct for polling mode }{\pageref{structspi__m__sync__descriptor}}{}
\item\contentsline{section}{\hyperlink{structspi__msg}{spi\+\_\+msg} \\*S\+PI message to let driver to process }{\pageref{structspi__msg}}{}
\item\contentsline{section}{\hyperlink{structspi__xfer}{spi\+\_\+xfer} \\*Transfer descriptor for S\+PI Transfer descriptor holds TX and RX buffers }{\pageref{structspi__xfer}}{}
\item\contentsline{section}{\hyperlink{structtc__configuration}{tc\+\_\+configuration} \\*TC configuration type }{\pageref{structtc__configuration}}{}
\item\contentsline{section}{\hyperlink{structtimer__descriptor}{timer\+\_\+descriptor} \\*Timer structure }{\pageref{structtimer__descriptor}}{}
\item\contentsline{section}{\hyperlink{structtimer__task}{timer\+\_\+task} \\*Timer task structure }{\pageref{structtimer__task}}{}
\item\contentsline{section}{\hyperlink{structusart__configuration}{usart\+\_\+configuration} \\*S\+E\+R\+C\+OM U\+S\+A\+RT configuration type }{\pageref{structusart__configuration}}{}
\item\contentsline{section}{\hyperlink{unionusart__flow__control__state}{usart\+\_\+flow\+\_\+control\+\_\+state} \\*U\+S\+A\+RT flow control state }{\pageref{unionusart__flow__control__state}}{}
\item\contentsline{section}{\hyperlink{structusart__sync__descriptor}{usart\+\_\+sync\+\_\+descriptor} \\*Synchronous U\+S\+A\+RT descriptor }{\pageref{structusart__sync__descriptor}}{}
\item\contentsline{section}{\hyperlink{structusb__2__0__ext}{usb\+\_\+2\+\_\+0\+\_\+ext} \\*U\+SB 2.\+0 Extension Descriptor structure }{\pageref{structusb__2__0__ext}}{}
\item\contentsline{section}{\hyperlink{structusb__bos__desc}{usb\+\_\+bos\+\_\+desc} \\*Binary device Object Store (B\+OS) descriptor structure }{\pageref{structusb__bos__desc}}{}
\item\contentsline{section}{\hyperlink{structusb__cap__desc}{usb\+\_\+cap\+\_\+desc} \\*Device Capability Descriptor structure }{\pageref{structusb__cap__desc}}{}
\item\contentsline{section}{\hyperlink{structusb__cdc__acm__desc}{usb\+\_\+cdc\+\_\+acm\+\_\+desc} \\*C\+DC A\+CM Functional Descriptor }{\pageref{structusb__cdc__acm__desc}}{}
\item\contentsline{section}{\hyperlink{structusb__cdc__call__mgmt__desc}{usb\+\_\+cdc\+\_\+call\+\_\+mgmt\+\_\+desc} \\*C\+DC Call Management Functional Descriptor }{\pageref{structusb__cdc__call__mgmt__desc}}{}
\item\contentsline{section}{\hyperlink{structusb__cdc__control__signal}{usb\+\_\+cdc\+\_\+control\+\_\+signal} \\*Control signal structure }{\pageref{structusb__cdc__control__signal}}{}
\item\contentsline{section}{\hyperlink{structusb__cdc__hdr__desc}{usb\+\_\+cdc\+\_\+hdr\+\_\+desc} \\*C\+DC Header Functional Descriptor }{\pageref{structusb__cdc__hdr__desc}}{}
\item\contentsline{section}{\hyperlink{structusb__cdc__line__coding}{usb\+\_\+cdc\+\_\+line\+\_\+coding} \\*Line Coding structure }{\pageref{structusb__cdc__line__coding}}{}
\item\contentsline{section}{\hyperlink{structusb__cdc__notify__msg}{usb\+\_\+cdc\+\_\+notify\+\_\+msg} }{\pageref{structusb__cdc__notify__msg}}{}
\item\contentsline{section}{\hyperlink{structusb__cdc__notify__serial__state}{usb\+\_\+cdc\+\_\+notify\+\_\+serial\+\_\+state} \\*Hardware handshake support (cdc spec 1.\+1 chapter 6.\+3.\+5) }{\pageref{structusb__cdc__notify__serial__state}}{}
\item\contentsline{section}{\hyperlink{unionusb__cdc__uart__state}{usb\+\_\+cdc\+\_\+uart\+\_\+state} \\*U\+A\+RT State Bitmap (cdc spec 1.\+1 chapter 6.\+3.\+5) }{\pageref{unionusb__cdc__uart__state}}{}
\item\contentsline{section}{\hyperlink{structusb__cdc__union__desc}{usb\+\_\+cdc\+\_\+union\+\_\+desc} \\*C\+DC Union Functional Descriptor }{\pageref{structusb__cdc__union__desc}}{}
\item\contentsline{section}{\hyperlink{structusb__config__desc}{usb\+\_\+config\+\_\+desc} \\*Standard U\+SB configuration descriptor structure }{\pageref{structusb__config__desc}}{}
\item\contentsline{section}{\hyperlink{structusb__container__id__desc}{usb\+\_\+container\+\_\+id\+\_\+desc} \\*U\+SB Container ID Descriptor structure }{\pageref{structusb__container__id__desc}}{}
\item\contentsline{section}{\hyperlink{structusb__d__callbacks}{usb\+\_\+d\+\_\+callbacks} }{\pageref{structusb__d__callbacks}}{}
\item\contentsline{section}{\hyperlink{structusb__d__descriptor}{usb\+\_\+d\+\_\+descriptor} }{\pageref{structusb__d__descriptor}}{}
\item\contentsline{section}{\hyperlink{structusb__d__ep}{usb\+\_\+d\+\_\+ep} }{\pageref{structusb__d__ep}}{}
\item\contentsline{section}{\hyperlink{structusb__d__ep__callbacks}{usb\+\_\+d\+\_\+ep\+\_\+callbacks} }{\pageref{structusb__d__ep__callbacks}}{}
\item\contentsline{section}{\hyperlink{structusb__d__ep__status}{usb\+\_\+d\+\_\+ep\+\_\+status} }{\pageref{structusb__d__ep__status}}{}
\item\contentsline{section}{\hyperlink{structusb__d__trans__status}{usb\+\_\+d\+\_\+trans\+\_\+status} }{\pageref{structusb__d__trans__status}}{}
\item\contentsline{section}{\hyperlink{structusb__d__transfer}{usb\+\_\+d\+\_\+transfer} }{\pageref{structusb__d__transfer}}{}
\item\contentsline{section}{\hyperlink{structusb__dev__desc}{usb\+\_\+dev\+\_\+desc} \\*Standard U\+SB device descriptor structure }{\pageref{structusb__dev__desc}}{}
\item\contentsline{section}{\hyperlink{structusb__dev__qual__desc}{usb\+\_\+dev\+\_\+qual\+\_\+desc} \\*Standard U\+SB device qualifier descriptor structure }{\pageref{structusb__dev__qual__desc}}{}
\item\contentsline{section}{\hyperlink{structusb__ep__desc}{usb\+\_\+ep\+\_\+desc} \\*Standard U\+SB endpoint descriptor structure }{\pageref{structusb__ep__desc}}{}
\item\contentsline{section}{\hyperlink{structusb__ep__xfer}{usb\+\_\+ep\+\_\+xfer} }{\pageref{structusb__ep__xfer}}{}
\item\contentsline{section}{\hyperlink{structusb__ep__xfer__hdr}{usb\+\_\+ep\+\_\+xfer\+\_\+hdr} }{\pageref{structusb__ep__xfer__hdr}}{}
\item\contentsline{section}{\hyperlink{structusb__h__bulk__int__iso__xfer}{usb\+\_\+h\+\_\+bulk\+\_\+int\+\_\+iso\+\_\+xfer} \\*Transfer descriptor for bulk / interrupt / iso transfer }{\pageref{structusb__h__bulk__int__iso__xfer}}{}
\item\contentsline{section}{\hyperlink{structusb__h__ctrl__xfer}{usb\+\_\+h\+\_\+ctrl\+\_\+xfer} \\*Transfer descriptor for control transfer }{\pageref{structusb__h__ctrl__xfer}}{}
\item\contentsline{section}{\hyperlink{structusb__h__desc}{usb\+\_\+h\+\_\+desc} \\*U\+SB Host Controller device structure }{\pageref{structusb__h__desc}}{}
\item\contentsline{section}{\hyperlink{structusb__h__high__bw__xfer}{usb\+\_\+h\+\_\+high\+\_\+bw\+\_\+xfer} \\*Transfer descriptor for periodic high bandwidth transfer }{\pageref{structusb__h__high__bw__xfer}}{}
\item\contentsline{section}{\hyperlink{structusb__h__pipe}{usb\+\_\+h\+\_\+pipe} \\*U\+SB Host Controller Driver Pipe structure }{\pageref{structusb__h__pipe}}{}
\item\contentsline{section}{\hyperlink{structusb__h__xfer}{usb\+\_\+h\+\_\+xfer} \\*General transfer descriptor }{\pageref{structusb__h__xfer}}{}
\item\contentsline{section}{\hyperlink{structusb__iad__desc}{usb\+\_\+iad\+\_\+desc} \\*Standard U\+SB association descriptor structure }{\pageref{structusb__iad__desc}}{}
\item\contentsline{section}{\hyperlink{structusb__iface__desc}{usb\+\_\+iface\+\_\+desc} \\*Standard U\+SB interface descriptor structure }{\pageref{structusb__iface__desc}}{}
\item\contentsline{section}{\hyperlink{structusb__lpm__attributes}{usb\+\_\+lpm\+\_\+attributes} \\*L\+PM Token bm\+Attributes structure }{\pageref{structusb__lpm__attributes}}{}
\item\contentsline{section}{\hyperlink{structusb__req}{usb\+\_\+req} \\*A U\+SB Device S\+E\+T\+UP request }{\pageref{structusb__req}}{}
\item\contentsline{section}{\hyperlink{structusb__ss__cap__desc}{usb\+\_\+ss\+\_\+cap\+\_\+desc} \\*Super\+Speed U\+SB Device Capability structure }{\pageref{structusb__ss__cap__desc}}{}
\item\contentsline{section}{\hyperlink{structusb__ss__ep__comp__desc}{usb\+\_\+ss\+\_\+ep\+\_\+comp\+\_\+desc} \\*Super\+Speed Endpoint Companion descriptor structure }{\pageref{structusb__ss__ep__comp__desc}}{}
\item\contentsline{section}{\hyperlink{structusb__str__desc}{usb\+\_\+str\+\_\+desc} \\*A standard U\+SB string descriptor structure }{\pageref{structusb__str__desc}}{}
\item\contentsline{section}{\hyperlink{structusb__str__langid__desc}{usb\+\_\+str\+\_\+langid\+\_\+desc} }{\pageref{structusb__str__langid__desc}}{}
\item\contentsline{section}{\hyperlink{structusbd__descriptors}{usbd\+\_\+descriptors} }{\pageref{structusbd__descriptors}}{}
\item\contentsline{section}{\hyperlink{structusbdc__change__handler}{usbdc\+\_\+change\+\_\+handler} \\*U\+SB Device Core Change Handler }{\pageref{structusbdc__change__handler}}{}
\item\contentsline{section}{\hyperlink{structusbdc__descriptors}{usbdc\+\_\+descriptors} }{\pageref{structusbdc__descriptors}}{}
\item\contentsline{section}{\hyperlink{structusbdc__driver}{usbdc\+\_\+driver} \\*U\+SB Device Core Driver Structure }{\pageref{structusbdc__driver}}{}
\item\contentsline{section}{\hyperlink{structusbdc__handler}{usbdc\+\_\+handler} }{\pageref{structusbdc__handler}}{}
\item\contentsline{section}{\hyperlink{structusbdc__handlers}{usbdc\+\_\+handlers} \\*U\+SB Device Core Handler }{\pageref{structusbdc__handlers}}{}
\item\contentsline{section}{\hyperlink{structusbdc__req__handler}{usbdc\+\_\+req\+\_\+handler} \\*U\+SB Device Core Request Handler }{\pageref{structusbdc__req__handler}}{}
\item\contentsline{section}{\hyperlink{structusbdc__sof__handler}{usbdc\+\_\+sof\+\_\+handler} \\*U\+SB Device Core Sof Handler }{\pageref{structusbdc__sof__handler}}{}
\item\contentsline{section}{\hyperlink{structusbdf__driver}{usbdf\+\_\+driver} }{\pageref{structusbdf__driver}}{}
\end{DoxyCompactList}
