--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml loopback.twx loopback.ncd -o loopback.twr loopback.pcf
-ucf exam1.ucf

Design file:              loopback.ncd
Physical constraint file: loopback.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_1 = PERIOD TIMEGRP "clk_in" 16.666 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_1 = PERIOD TIMEGRP "clk_in" 16.666 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 16.666ns
  Low pulse: 8.333ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkControl/dcm_sp_inst/CLKIN
  Logical resource: clkControl/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkControl/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.666ns
  High pulse: 8.333ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkControl/dcm_sp_inst/CLKIN
  Logical resource: clkControl/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkControl/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 13.096ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: clkControl/dcm_sp_inst/CLKIN
  Logical resource: clkControl/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkControl/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_2 = PERIOD TIMEGRP "v_clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_2 = PERIOD TIMEGRP "v_clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y12.CLKB
  Clock network: v_clk
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y14.CLKB
  Clock network: v_clk
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y20.CLKB
  Clock network: v_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkControl_clk0 = PERIOD TIMEGRP "clkControl_clk0" TS_1 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2130 paths analyzed, 1102 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.961ns.
--------------------------------------------------------------------------------

Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y0.WEA2), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd7 (FF)
  Destination:          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      5.906ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.710 - 0.630)
  Source Clock:         d_clk rising at 0.000ns
  Destination Clock:    d_clk rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd7 to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.CQ      Tcko                  0.447   state_FSM_FFd8
                                                       state_FSM_FFd7
    SLICE_X19Y37.B4      net (fanout=5)        1.132   state_FSM_FFd7
    SLICE_X19Y37.B       Tilo                  0.259   mem_set
                                                       mem_set1
    RAMB16_X0Y0.WEA2     net (fanout=133)      3.768   mem_set
    RAMB16_X0Y0.CLKA     Trcck_WEA             0.300   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.906ns (1.006ns logic, 4.900ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd4 (FF)
  Destination:          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      5.815ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.710 - 0.630)
  Source Clock:         d_clk rising at 0.000ns
  Destination Clock:    d_clk rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd4 to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.DQ      Tcko                  0.391   state_FSM_FFd4
                                                       state_FSM_FFd4
    SLICE_X19Y37.B3      net (fanout=4)        1.097   state_FSM_FFd4
    SLICE_X19Y37.B       Tilo                  0.259   mem_set
                                                       mem_set1
    RAMB16_X0Y0.WEA2     net (fanout=133)      3.768   mem_set
    RAMB16_X0Y0.CLKA     Trcck_WEA             0.300   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.815ns (0.950ns logic, 4.865ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd1 (FF)
  Destination:          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      5.642ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.710 - 0.630)
  Source Clock:         d_clk rising at 0.000ns
  Destination Clock:    d_clk rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd1 to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.AQ      Tcko                  0.391   state_FSM_FFd4
                                                       state_FSM_FFd1
    SLICE_X19Y37.B6      net (fanout=5)        0.924   state_FSM_FFd1
    SLICE_X19Y37.B       Tilo                  0.259   mem_set
                                                       mem_set1
    RAMB16_X0Y0.WEA2     net (fanout=133)      3.768   mem_set
    RAMB16_X0Y0.CLKA     Trcck_WEA             0.300   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.642ns (0.950ns logic, 4.692ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y0.WEA3), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd7 (FF)
  Destination:          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      5.739ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.710 - 0.630)
  Source Clock:         d_clk rising at 0.000ns
  Destination Clock:    d_clk rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd7 to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.CQ      Tcko                  0.447   state_FSM_FFd8
                                                       state_FSM_FFd7
    SLICE_X19Y37.B4      net (fanout=5)        1.132   state_FSM_FFd7
    SLICE_X19Y37.B       Tilo                  0.259   mem_set
                                                       mem_set1
    RAMB16_X0Y0.WEA3     net (fanout=133)      3.601   mem_set
    RAMB16_X0Y0.CLKA     Trcck_WEA             0.300   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.739ns (1.006ns logic, 4.733ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd4 (FF)
  Destination:          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      5.648ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.710 - 0.630)
  Source Clock:         d_clk rising at 0.000ns
  Destination Clock:    d_clk rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd4 to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.DQ      Tcko                  0.391   state_FSM_FFd4
                                                       state_FSM_FFd4
    SLICE_X19Y37.B3      net (fanout=4)        1.097   state_FSM_FFd4
    SLICE_X19Y37.B       Tilo                  0.259   mem_set
                                                       mem_set1
    RAMB16_X0Y0.WEA3     net (fanout=133)      3.601   mem_set
    RAMB16_X0Y0.CLKA     Trcck_WEA             0.300   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.648ns (0.950ns logic, 4.698ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd1 (FF)
  Destination:          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      5.475ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.710 - 0.630)
  Source Clock:         d_clk rising at 0.000ns
  Destination Clock:    d_clk rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd1 to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.AQ      Tcko                  0.391   state_FSM_FFd4
                                                       state_FSM_FFd1
    SLICE_X19Y37.B6      net (fanout=5)        0.924   state_FSM_FFd1
    SLICE_X19Y37.B       Tilo                  0.259   mem_set
                                                       mem_set1
    RAMB16_X0Y0.WEA3     net (fanout=133)      3.601   mem_set
    RAMB16_X0Y0.CLKA     Trcck_WEA             0.300   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.475ns (0.950ns logic, 4.525ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y2.WEA2), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd7 (FF)
  Destination:          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      5.710ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.703 - 0.630)
  Source Clock:         d_clk rising at 0.000ns
  Destination Clock:    d_clk rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd7 to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.CQ      Tcko                  0.447   state_FSM_FFd8
                                                       state_FSM_FFd7
    SLICE_X19Y37.B4      net (fanout=5)        1.132   state_FSM_FFd7
    SLICE_X19Y37.B       Tilo                  0.259   mem_set
                                                       mem_set1
    RAMB16_X0Y2.WEA2     net (fanout=133)      3.572   mem_set
    RAMB16_X0Y2.CLKA     Trcck_WEA             0.300   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.710ns (1.006ns logic, 4.704ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd4 (FF)
  Destination:          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      5.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.703 - 0.630)
  Source Clock:         d_clk rising at 0.000ns
  Destination Clock:    d_clk rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd4 to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.DQ      Tcko                  0.391   state_FSM_FFd4
                                                       state_FSM_FFd4
    SLICE_X19Y37.B3      net (fanout=4)        1.097   state_FSM_FFd4
    SLICE_X19Y37.B       Tilo                  0.259   mem_set
                                                       mem_set1
    RAMB16_X0Y2.WEA2     net (fanout=133)      3.572   mem_set
    RAMB16_X0Y2.CLKA     Trcck_WEA             0.300   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.619ns (0.950ns logic, 4.669ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd1 (FF)
  Destination:          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      5.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.703 - 0.630)
  Source Clock:         d_clk rising at 0.000ns
  Destination Clock:    d_clk rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd1 to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.AQ      Tcko                  0.391   state_FSM_FFd4
                                                       state_FSM_FFd1
    SLICE_X19Y37.B6      net (fanout=5)        0.924   state_FSM_FFd1
    SLICE_X19Y37.B       Tilo                  0.259   mem_set
                                                       mem_set1
    RAMB16_X0Y2.WEA2     net (fanout=133)      3.572   mem_set
    RAMB16_X0Y2.CLKA     Trcck_WEA             0.300   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.446ns (0.950ns logic, 4.496ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkControl_clk0 = PERIOD TIMEGRP "clkControl_clk0" TS_1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y24.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d_upper_0 (FF)
  Destination:          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.363 - 0.295)
  Source Clock:         d_clk rising at 16.666ns
  Destination Clock:    d_clk rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d_upper_0 to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y47.AQ      Tcko                  0.234   d_upper<3>
                                                       d_upper_0
    RAMB16_X1Y24.DIA0    net (fanout=34)       0.292   d_upper<0>
    RAMB16_X1Y24.CLKA    Trckd_DIA   (-Th)     0.053   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.181ns logic, 0.292ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y24.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d_upper_1 (FF)
  Destination:          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.363 - 0.295)
  Source Clock:         d_clk rising at 16.666ns
  Destination Clock:    d_clk rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d_upper_1 to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y47.BQ      Tcko                  0.234   d_upper<3>
                                                       d_upper_1
    RAMB16_X1Y24.DIA1    net (fanout=34)       0.296   d_upper<1>
    RAMB16_X1Y24.CLKA    Trckd_DIA   (-Th)     0.053   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.181ns logic, 0.296ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point d_lower_6 (SLICE_X14Y53.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d_lower_6 (FF)
  Destination:          d_lower_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         d_clk rising at 16.666ns
  Destination Clock:    d_clk rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d_lower_6 to d_lower_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y53.DQ      Tcko                  0.200   d_lower<6>
                                                       d_lower_6
    SLICE_X14Y53.D6      net (fanout=3)        0.025   d_lower<6>
    SLICE_X14Y53.CLK     Tah         (-Th)    -0.190   d_lower<6>
                                                       d_lower_6_rstpot
                                                       d_lower_6
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkControl_clk0 = PERIOD TIMEGRP "clkControl_clk0" TS_1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.542ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: d_clk
--------------------------------------------------------------------------------
Slack: 13.542ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: d_clk
--------------------------------------------------------------------------------
Slack: 13.542ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: d_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkControl_clkfx = PERIOD TIMEGRP "clkControl_clkfx" TS_1 
/ 0.416666667         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1827 paths analyzed, 571 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.632ns.
--------------------------------------------------------------------------------

Paths for end point rgb_1 (OLOGIC_X0Y50.D1), 88 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          rgb_1 (FF)
  Requirement:          39.998ns
  Data Path Delay:      10.516ns (Levels of Logic = 3)
  Clock Path Skew:      0.419ns (1.017 - 0.598)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram to rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y30.DOB1    Trcko_DOB             1.850   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X4Y56.B1       net (fanout=1)        1.676   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<1>
    SLICE_X4Y56.B        Tilo                  0.203   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_95
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_95
    SLICE_X4Y28.D6       net (fanout=1)        2.631   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_95
    SLICE_X4Y28.CMUX     Topdc                 0.368   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_71
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_41
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_0
    SLICE_X0Y42.D3       net (fanout=1)        1.685   d_out<1>
    SLICE_X0Y42.D        Tilo                  0.203   rgb_1_glue_rst
                                                       rgb_1_glue_rst
    OLOGIC_X0Y50.D1      net (fanout=1)        1.097   rgb_1_glue_rst
    OLOGIC_X0Y50.CLK0    Todck                 0.803   rgb<1>
                                                       rgb_1
    -------------------------------------------------  ---------------------------
    Total                                     10.516ns (3.427ns logic, 7.089ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (FF)
  Destination:          rgb_1 (FF)
  Requirement:          39.998ns
  Data Path Delay:      10.419ns (Levels of Logic = 3)
  Clock Path Skew:      0.447ns (1.105 - 0.658)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 to rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.BQ       Tcko                  0.391   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    SLICE_X18Y10.D1      net (fanout=72)       3.480   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
    SLICE_X18Y10.D       Tilo                  0.205   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_101
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_101
    SLICE_X4Y28.D2       net (fanout=1)        2.187   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_101
    SLICE_X4Y28.CMUX     Topdc                 0.368   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_71
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_41
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_0
    SLICE_X0Y42.D3       net (fanout=1)        1.685   d_out<1>
    SLICE_X0Y42.D        Tilo                  0.203   rgb_1_glue_rst
                                                       rgb_1_glue_rst
    OLOGIC_X0Y50.D1      net (fanout=1)        1.097   rgb_1_glue_rst
    OLOGIC_X0Y50.CLK0    Todck                 0.803   rgb<1>
                                                       rgb_1
    -------------------------------------------------  ---------------------------
    Total                                     10.419ns (1.970ns logic, 8.449ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          rgb_1 (FF)
  Requirement:          39.998ns
  Data Path Delay:      10.347ns (Levels of Logic = 3)
  Clock Path Skew:      0.428ns (1.017 - 0.589)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram to rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y28.DOB1    Trcko_DOB             1.850   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X4Y56.B4       net (fanout=1)        1.507   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<1>
    SLICE_X4Y56.B        Tilo                  0.203   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_95
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_95
    SLICE_X4Y28.D6       net (fanout=1)        2.631   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_95
    SLICE_X4Y28.CMUX     Topdc                 0.368   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_71
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_41
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_0
    SLICE_X0Y42.D3       net (fanout=1)        1.685   d_out<1>
    SLICE_X0Y42.D        Tilo                  0.203   rgb_1_glue_rst
                                                       rgb_1_glue_rst
    OLOGIC_X0Y50.D1      net (fanout=1)        1.097   rgb_1_glue_rst
    OLOGIC_X0Y50.CLK0    Todck                 0.803   rgb<1>
                                                       rgb_1
    -------------------------------------------------  ---------------------------
    Total                                     10.347ns (3.427ns logic, 6.920ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point rgb_2 (OLOGIC_X0Y61.D1), 88 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (FF)
  Destination:          rgb_2 (FF)
  Requirement:          39.998ns
  Data Path Delay:      10.151ns (Levels of Logic = 3)
  Clock Path Skew:      0.458ns (1.116 - 0.658)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 to rgb_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.BQ       Tcko                  0.391   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    SLICE_X18Y11.D1      net (fanout=72)       3.479   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
    SLICE_X18Y11.D       Tilo                  0.205   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_102
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_102
    SLICE_X4Y32.D6       net (fanout=1)        2.076   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_102
    SLICE_X4Y32.CMUX     Topdc                 0.368   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_72
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_42
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_1
    SLICE_X2Y45.D6       net (fanout=1)        1.260   d_out<2>
    SLICE_X2Y45.D        Tilo                  0.205   rgb_2_glue_rst
                                                       rgb_2_glue_rst
    OLOGIC_X0Y61.D1      net (fanout=1)        1.364   rgb_2_glue_rst
    OLOGIC_X0Y61.CLK0    Todck                 0.803   rgb<2>
                                                       rgb_2
    -------------------------------------------------  ---------------------------
    Total                                     10.151ns (1.972ns logic, 8.179ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          rgb_2 (FF)
  Requirement:          39.998ns
  Data Path Delay:      9.895ns (Levels of Logic = 3)
  Clock Path Skew:      0.383ns (1.116 - 0.733)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram to rgb_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOB2     Trcko_DOB             1.850   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X18Y11.D4      net (fanout=1)        1.764   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<2>
    SLICE_X18Y11.D       Tilo                  0.205   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_102
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_102
    SLICE_X4Y32.D6       net (fanout=1)        2.076   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_102
    SLICE_X4Y32.CMUX     Topdc                 0.368   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_72
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_42
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_1
    SLICE_X2Y45.D6       net (fanout=1)        1.260   d_out<2>
    SLICE_X2Y45.D        Tilo                  0.205   rgb_2_glue_rst
                                                       rgb_2_glue_rst
    OLOGIC_X0Y61.D1      net (fanout=1)        1.364   rgb_2_glue_rst
    OLOGIC_X0Y61.CLK0    Todck                 0.803   rgb<2>
                                                       rgb_2
    -------------------------------------------------  ---------------------------
    Total                                      9.895ns (3.431ns logic, 6.464ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 (FF)
  Destination:          rgb_2 (FF)
  Requirement:          39.998ns
  Data Path Delay:      9.825ns (Levels of Logic = 3)
  Clock Path Skew:      0.458ns (1.116 - 0.658)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 to rgb_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.391   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0
    SLICE_X18Y11.D3      net (fanout=72)       3.153   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
    SLICE_X18Y11.D       Tilo                  0.205   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_102
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_102
    SLICE_X4Y32.D6       net (fanout=1)        2.076   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_102
    SLICE_X4Y32.CMUX     Topdc                 0.368   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_72
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_42
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_1
    SLICE_X2Y45.D6       net (fanout=1)        1.260   d_out<2>
    SLICE_X2Y45.D        Tilo                  0.205   rgb_2_glue_rst
                                                       rgb_2_glue_rst
    OLOGIC_X0Y61.D1      net (fanout=1)        1.364   rgb_2_glue_rst
    OLOGIC_X0Y61.CLK0    Todck                 0.803   rgb<2>
                                                       rgb_2
    -------------------------------------------------  ---------------------------
    Total                                      9.825ns (1.972ns logic, 7.853ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point rgb_8 (OLOGIC_X0Y47.D1), 88 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          rgb_8 (FF)
  Requirement:          39.998ns
  Data Path Delay:      10.112ns (Levels of Logic = 3)
  Clock Path Skew:      0.425ns (1.110 - 0.685)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram to rgb_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y2.DOPB0    Trcko_DOPB            1.850   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X4Y11.B1       net (fanout=1)        2.004   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<8>
    SLICE_X4Y11.B        Tilo                  0.203   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_824
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_824
    SLICE_X8Y28.C3       net (fanout=1)        1.814   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_824
    SLICE_X8Y28.CMUX     Tilo                  0.361   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_78
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_38
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_7
    SLICE_X0Y42.C4       net (fanout=1)        1.746   d_out<8>
    SLICE_X0Y42.C        Tilo                  0.204   rgb_1_glue_rst
                                                       rgb_8_glue_rst
    OLOGIC_X0Y47.D1      net (fanout=1)        1.127   rgb_8_glue_rst
    OLOGIC_X0Y47.CLK0    Todck                 0.803   rgb<8>
                                                       rgb_8
    -------------------------------------------------  ---------------------------
    Total                                     10.112ns (3.421ns logic, 6.691ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          rgb_8 (FF)
  Requirement:          39.998ns
  Data Path Delay:      9.874ns (Levels of Logic = 3)
  Clock Path Skew:      0.387ns (0.685 - 0.298)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram to rgb_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y30.DOPB0   Trcko_DOPB            1.850   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X9Y56.A2       net (fanout=1)        1.499   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<8>
    SLICE_X9Y56.A        Tilo                  0.259   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_926
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_926
    SLICE_X8Y28.D4       net (fanout=1)        2.018   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_926
    SLICE_X8Y28.CMUX     Topdc                 0.368   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_78
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_48
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_7
    SLICE_X0Y42.C4       net (fanout=1)        1.746   d_out<8>
    SLICE_X0Y42.C        Tilo                  0.204   rgb_1_glue_rst
                                                       rgb_8_glue_rst
    OLOGIC_X0Y47.D1      net (fanout=1)        1.127   rgb_8_glue_rst
    OLOGIC_X0Y47.CLK0    Todck                 0.803   rgb<8>
                                                       rgb_8
    -------------------------------------------------  ---------------------------
    Total                                      9.874ns (3.484ns logic, 6.390ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          rgb_8 (FF)
  Requirement:          39.998ns
  Data Path Delay:      9.832ns (Levels of Logic = 3)
  Clock Path Skew:      0.386ns (0.685 - 0.299)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram to rgb_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y24.DOPB0   Trcko_DOPB            1.850   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X18Y34.A3      net (fanout=1)        2.583   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<8>
    SLICE_X18Y34.A       Tilo                  0.205   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_924
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_924
    SLICE_X8Y28.C6       net (fanout=1)        0.953   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_924
    SLICE_X8Y28.CMUX     Tilo                  0.361   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_78
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_38
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_7
    SLICE_X0Y42.C4       net (fanout=1)        1.746   d_out<8>
    SLICE_X0Y42.C        Tilo                  0.204   rgb_1_glue_rst
                                                       rgb_8_glue_rst
    OLOGIC_X0Y47.D1      net (fanout=1)        1.127   rgb_8_glue_rst
    OLOGIC_X0Y47.CLK0    Todck                 0.803   rgb<8>
                                                       rgb_8
    -------------------------------------------------  ---------------------------
    Total                                      9.832ns (3.423ns logic, 6.409ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkControl_clkfx = PERIOD TIMEGRP "clkControl_clkfx" TS_1 / 0.416666667
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y20.ADDRB3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v_addr_counter_0 (FF)
  Destination:          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.334ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.110 - 0.109)
  Source Clock:         v_clk rising at 39.998ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: v_addr_counter_0 to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y42.AQ       Tcko                  0.198   v_addr_counter<2>
                                                       v_addr_counter_0
    RAMB16_X0Y20.ADDRB3  net (fanout=38)       0.202   v_addr_counter<0>
    RAMB16_X0Y20.CLKB    Trckc_ADDRB (-Th)     0.066   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.334ns (0.132ns logic, 0.202ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y20.ADDRB5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v_addr_counter_2 (FF)
  Destination:          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.110 - 0.109)
  Source Clock:         v_clk rising at 39.998ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: v_addr_counter_2 to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y42.CQ       Tcko                  0.198   v_addr_counter<2>
                                                       v_addr_counter_2
    RAMB16_X0Y20.ADDRB5  net (fanout=32)       0.250   v_addr_counter<2>
    RAMB16_X0Y20.CLKB    Trckc_ADDRB (-Th)     0.066   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.132ns logic, 0.250ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y22.ADDRB8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v_addr_counter_5 (FF)
  Destination:          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.118 - 0.112)
  Source Clock:         v_clk rising at 39.998ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: v_addr_counter_5 to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y43.CQ       Tcko                  0.198   v_addr_counter<5>
                                                       v_addr_counter_5
    RAMB16_X0Y22.ADDRB8  net (fanout=32)       0.272   v_addr_counter<5>
    RAMB16_X0Y22.CLKB    Trckc_ADDRB (-Th)     0.066   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.132ns logic, 0.272ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkControl_clkfx = PERIOD TIMEGRP "clkControl_clkfx" TS_1 / 0.416666667
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.874ns (period - min period limit)
  Period: 39.998ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y12.CLKB
  Clock network: v_clk
--------------------------------------------------------------------------------
Slack: 36.874ns (period - min period limit)
  Period: 39.998ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y14.CLKB
  Clock network: v_clk
--------------------------------------------------------------------------------
Slack: 36.874ns (period - min period limit)
  Period: 39.998ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y20.CLKB
  Clock network: v_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 5.667 ns AFTER COMP "clk_in";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 30 paths analyzed, 14 endpoints analyzed, 3 failing endpoints
 3 timing errors detected.
 Minimum allowable offset is   7.204ns.
--------------------------------------------------------------------------------

Paths for end point rd_l (P98.PAD), 6 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -1.537ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               tmp_oe_l_BRB1 (FF)
  Destination:          rd_l (PAD)
  Source Clock:         d_clk rising at 0.000ns
  Requirement:          5.667ns
  Data Path Delay:      6.296ns (Levels of Logic = 3)
  Clock Path Delay:     0.633ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_in to tmp_oe_l_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.790   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp56.IMUX.11
    BUFIO2_X3Y11.I       net (fanout=1)        1.923   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.670   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.731   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.577   clkControl/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clkControl/clkout1_buf
                                                       clkControl/clkout1_buf
    SLICE_X23Y44.CLK     net (fanout=57)       1.084   d_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (-3.621ns logic, 4.254ns route)

  Maximum Data Path at Slow Process Corner: tmp_oe_l_BRB1 to rd_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y44.DQ      Tcko                  0.391   tmp_oe_l_BRB1
                                                       tmp_oe_l_BRB1
    SLICE_X23Y44.A1      net (fanout=3)        0.614   tmp_oe_l_BRB1
    SLICE_X23Y44.A       Tilo                  0.259   tmp_oe_l_BRB1
                                                       state_nxt_rd_l1
    SLICE_X23Y44.B5      net (fanout=1)        0.358   tmp_rd_l
    SLICE_X23Y44.B       Tilo                  0.259   tmp_oe_l_BRB1
                                                       Mmux_rd_l11
    P98.O                net (fanout=1)        2.034   rd_l_OBUF
    P98.PAD              Tioop                 2.381   rd_l
                                                       rd_l_OBUF
                                                       rd_l
    -------------------------------------------------  ---------------------------
    Total                                      6.296ns (3.290ns logic, 3.006ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  -1.536ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               tmp_rd_l_BRB2 (FF)
  Destination:          rd_l (PAD)
  Source Clock:         d_clk rising at 0.000ns
  Requirement:          5.667ns
  Data Path Delay:      6.297ns (Levels of Logic = 3)
  Clock Path Delay:     0.631ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_in to tmp_rd_l_BRB2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.790   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp56.IMUX.11
    BUFIO2_X3Y11.I       net (fanout=1)        1.923   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.670   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.731   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.577   clkControl/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clkControl/clkout1_buf
                                                       clkControl/clkout1_buf
    SLICE_X22Y43.CLK     net (fanout=57)       1.082   d_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (-3.621ns logic, 4.252ns route)

  Maximum Data Path at Slow Process Corner: tmp_rd_l_BRB2 to rd_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y43.AQ      Tcko                  0.408   tmp_rd_l_BRB3
                                                       tmp_rd_l_BRB2
    SLICE_X23Y44.A2      net (fanout=1)        0.598   tmp_rd_l_BRB2
    SLICE_X23Y44.A       Tilo                  0.259   tmp_oe_l_BRB1
                                                       state_nxt_rd_l1
    SLICE_X23Y44.B5      net (fanout=1)        0.358   tmp_rd_l
    SLICE_X23Y44.B       Tilo                  0.259   tmp_oe_l_BRB1
                                                       Mmux_rd_l11
    P98.O                net (fanout=1)        2.034   rd_l_OBUF
    P98.PAD              Tioop                 2.381   rd_l
                                                       rd_l_OBUF
                                                       rd_l
    -------------------------------------------------  ---------------------------
    Total                                      6.297ns (3.307ns logic, 2.990ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  -1.461ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               tmp_rd_l_BRB4 (FF)
  Destination:          rd_l (PAD)
  Source Clock:         d_clk rising at 0.000ns
  Requirement:          5.667ns
  Data Path Delay:      6.228ns (Levels of Logic = 3)
  Clock Path Delay:     0.625ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_in to tmp_rd_l_BRB4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.790   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp56.IMUX.11
    BUFIO2_X3Y11.I       net (fanout=1)        1.923   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.670   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.731   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.577   clkControl/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clkControl/clkout1_buf
                                                       clkControl/clkout1_buf
    SLICE_X23Y41.CLK     net (fanout=57)       1.076   d_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.625ns (-3.621ns logic, 4.246ns route)

  Maximum Data Path at Slow Process Corner: tmp_rd_l_BRB4 to rd_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y41.CQ      Tcko                  0.391   tmp_rd_l_BRB4
                                                       tmp_rd_l_BRB4
    SLICE_X23Y44.A5      net (fanout=4)        0.546   tmp_rd_l_BRB4
    SLICE_X23Y44.A       Tilo                  0.259   tmp_oe_l_BRB1
                                                       state_nxt_rd_l1
    SLICE_X23Y44.B5      net (fanout=1)        0.358   tmp_rd_l
    SLICE_X23Y44.B       Tilo                  0.259   tmp_oe_l_BRB1
                                                       Mmux_rd_l11
    P98.O                net (fanout=1)        2.034   rd_l_OBUF
    P98.PAD              Tioop                 2.381   rd_l
                                                       rd_l_OBUF
                                                       rd_l
    -------------------------------------------------  ---------------------------
    Total                                      6.228ns (3.290ns logic, 2.938ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point wdi (P83.PAD), 11 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -1.490ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               watch_dog_counter_0_BRB1 (FF)
  Destination:          wdi (PAD)
  Source Clock:         d_clk rising at 0.000ns
  Requirement:          5.667ns
  Data Path Delay:      6.259ns (Levels of Logic = 3)
  Clock Path Delay:     0.623ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_in to watch_dog_counter_0_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.790   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp56.IMUX.11
    BUFIO2_X3Y11.I       net (fanout=1)        1.923   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.670   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.731   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.577   clkControl/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clkControl/clkout1_buf
                                                       clkControl/clkout1_buf
    SLICE_X23Y39.CLK     net (fanout=57)       1.074   d_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (-3.621ns logic, 4.244ns route)

  Maximum Data Path at Slow Process Corner: watch_dog_counter_0_BRB1 to wdi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y39.CQ      Tcko                  0.391   watch_dog_counter_0_BRB1
                                                       watch_dog_counter_0_BRB1
    SLICE_X22Y39.C1      net (fanout=3)        0.615   watch_dog_counter_0_BRB1
    SLICE_X22Y39.C       Tilo                  0.205   watch_dog_counter_1_BRB5
                                                       watch_dog_counter_1_rstpot
    SLICE_X22Y39.B6      net (fanout=1)        0.219   watch_dog_counter<1>
    SLICE_X22Y39.B       Tilo                  0.205   watch_dog_counter_1_BRB5
                                                       _n0241<0>1
    P83.O                net (fanout=1)        2.243   wdi_OBUF
    P83.PAD              Tioop                 2.381   wdi
                                                       wdi_OBUF
                                                       wdi
    -------------------------------------------------  ---------------------------
    Total                                      6.259ns (3.182ns logic, 3.077ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  -1.458ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               watch_dog_counter_0_BRB4 (FF)
  Destination:          wdi (PAD)
  Source Clock:         d_clk rising at 0.000ns
  Requirement:          5.667ns
  Data Path Delay:      6.225ns (Levels of Logic = 3)
  Clock Path Delay:     0.625ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_in to watch_dog_counter_0_BRB4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.790   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp56.IMUX.11
    BUFIO2_X3Y11.I       net (fanout=1)        1.923   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.670   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.731   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.577   clkControl/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clkControl/clkout1_buf
                                                       clkControl/clkout1_buf
    SLICE_X23Y38.CLK     net (fanout=57)       1.076   d_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.625ns (-3.621ns logic, 4.246ns route)

  Maximum Data Path at Slow Process Corner: watch_dog_counter_0_BRB4 to wdi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y38.DQ      Tcko                  0.391   watch_dog_counter_0_BRB4
                                                       watch_dog_counter_0_BRB4
    SLICE_X22Y39.C2      net (fanout=3)        0.581   watch_dog_counter_0_BRB4
    SLICE_X22Y39.C       Tilo                  0.205   watch_dog_counter_1_BRB5
                                                       watch_dog_counter_1_rstpot
    SLICE_X22Y39.B6      net (fanout=1)        0.219   watch_dog_counter<1>
    SLICE_X22Y39.B       Tilo                  0.205   watch_dog_counter_1_BRB5
                                                       _n0241<0>1
    P83.O                net (fanout=1)        2.243   wdi_OBUF
    P83.PAD              Tioop                 2.381   wdi
                                                       wdi_OBUF
                                                       wdi
    -------------------------------------------------  ---------------------------
    Total                                      6.225ns (3.182ns logic, 3.043ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  -1.401ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               tmp_oe_l_BRB0 (FF)
  Destination:          wdi (PAD)
  Source Clock:         d_clk rising at 0.000ns
  Requirement:          5.667ns
  Data Path Delay:      6.165ns (Levels of Logic = 3)
  Clock Path Delay:     0.628ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_in to tmp_oe_l_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.790   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp56.IMUX.11
    BUFIO2_X3Y11.I       net (fanout=1)        1.923   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.670   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.731   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.577   clkControl/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clkControl/clkout1_buf
                                                       clkControl/clkout1_buf
    SLICE_X23Y42.CLK     net (fanout=57)       1.079   d_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.628ns (-3.621ns logic, 4.249ns route)

  Maximum Data Path at Slow Process Corner: tmp_oe_l_BRB0 to wdi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.DQ      Tcko                  0.391   tmp_oe_l_BRB0
                                                       tmp_oe_l_BRB0
    SLICE_X22Y39.C6      net (fanout=6)        0.521   tmp_oe_l_BRB0
    SLICE_X22Y39.C       Tilo                  0.205   watch_dog_counter_1_BRB5
                                                       watch_dog_counter_1_rstpot
    SLICE_X22Y39.B6      net (fanout=1)        0.219   watch_dog_counter<1>
    SLICE_X22Y39.B       Tilo                  0.205   watch_dog_counter_1_BRB5
                                                       _n0241<0>1
    P83.O                net (fanout=1)        2.243   wdi_OBUF
    P83.PAD              Tioop                 2.381   wdi
                                                       wdi_OBUF
                                                       wdi
    -------------------------------------------------  ---------------------------
    Total                                      6.165ns (3.182ns logic, 2.983ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point oe_l (P100.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.876ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               tmp_oe_l_BRB0 (FF)
  Destination:          oe_l (PAD)
  Source Clock:         d_clk rising at 0.000ns
  Requirement:          5.667ns
  Data Path Delay:      5.640ns (Levels of Logic = 2)
  Clock Path Delay:     0.628ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_in to tmp_oe_l_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.790   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp56.IMUX.11
    BUFIO2_X3Y11.I       net (fanout=1)        1.923   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.670   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.731   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.577   clkControl/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clkControl/clkout1_buf
                                                       clkControl/clkout1_buf
    SLICE_X23Y42.CLK     net (fanout=57)       1.079   d_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.628ns (-3.621ns logic, 4.249ns route)

  Maximum Data Path at Slow Process Corner: tmp_oe_l_BRB0 to oe_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.DQ      Tcko                  0.391   tmp_oe_l_BRB0
                                                       tmp_oe_l_BRB0
    SLICE_X23Y44.B4      net (fanout=6)        0.532   tmp_oe_l_BRB0
    SLICE_X23Y44.BMUX    Tilo                  0.313   tmp_oe_l_BRB1
                                                       Mmux_oe_l11
    P100.O               net (fanout=1)        2.023   oe_l_OBUF
    P100.PAD             Tioop                 2.381   oe_l
                                                       oe_l_OBUF
                                                       oe_l
    -------------------------------------------------  ---------------------------
    Total                                      5.640ns (3.085ns logic, 2.555ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  -0.660ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               tmp_oe_l_BRB1 (FF)
  Destination:          oe_l (PAD)
  Source Clock:         d_clk rising at 0.000ns
  Requirement:          5.667ns
  Data Path Delay:      5.419ns (Levels of Logic = 2)
  Clock Path Delay:     0.633ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_in to tmp_oe_l_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.790   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp56.IMUX.11
    BUFIO2_X3Y11.I       net (fanout=1)        1.923   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.670   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -4.731   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.577   clkControl/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clkControl/clkout1_buf
                                                       clkControl/clkout1_buf
    SLICE_X23Y44.CLK     net (fanout=57)       1.084   d_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (-3.621ns logic, 4.254ns route)

  Maximum Data Path at Slow Process Corner: tmp_oe_l_BRB1 to oe_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y44.DQ      Tcko                  0.391   tmp_oe_l_BRB1
                                                       tmp_oe_l_BRB1
    SLICE_X23Y44.B3      net (fanout=3)        0.311   tmp_oe_l_BRB1
    SLICE_X23Y44.BMUX    Tilo                  0.313   tmp_oe_l_BRB1
                                                       Mmux_oe_l11
    P100.O               net (fanout=1)        2.023   oe_l_OBUF
    P100.PAD             Tioop                 2.381   oe_l
                                                       oe_l_OBUF
                                                       oe_l
    -------------------------------------------------  ---------------------------
    Total                                      5.419ns (3.085ns logic, 2.334ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 5.667 ns AFTER COMP "clk_in";
--------------------------------------------------------------------------------

Paths for end point b0 (P6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  1.573ns (clock arrival + clock path + data path - uncertainty)
  Source:               rgb_0 (FF)
  Destination:          b0 (PAD)
  Source Clock:         v_clk rising at 0.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Clock Path Delay:     0.325ns (Levels of Logic = 4)
  Clock Uncertainty:    0.675ns

  Clock Uncertainty:          0.675ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_in to rgb_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.321   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp56.IMUX.11
    BUFIO2_X3Y11.I       net (fanout=1)        1.239   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.722   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   clkControl/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clkControl/clkout2_buf
                                                       clkControl/clkout2_buf
    OLOGIC_X0Y51.CLK0    net (fanout=57)       0.709   v_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.325ns (-2.220ns logic, 2.545ns route)

  Minimum Data Path at Fast Process Corner: rgb_0 to b0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y51.OQ      Tockq                 0.336   rgb<0>
                                                       rgb_0
    P6.O                 net (fanout=1)        0.191   rgb<0>
    P6.PAD               Tioop                 1.396   b0
                                                       b0_OBUF
                                                       b0
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

Paths for end point b1 (P5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  1.573ns (clock arrival + clock path + data path - uncertainty)
  Source:               rgb_1 (FF)
  Destination:          b1 (PAD)
  Source Clock:         v_clk rising at 0.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Clock Path Delay:     0.325ns (Levels of Logic = 4)
  Clock Uncertainty:    0.675ns

  Clock Uncertainty:          0.675ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_in to rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.321   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp56.IMUX.11
    BUFIO2_X3Y11.I       net (fanout=1)        1.239   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.722   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   clkControl/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clkControl/clkout2_buf
                                                       clkControl/clkout2_buf
    OLOGIC_X0Y50.CLK0    net (fanout=57)       0.709   v_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.325ns (-2.220ns logic, 2.545ns route)

  Minimum Data Path at Fast Process Corner: rgb_1 to b1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y50.OQ      Tockq                 0.336   rgb<1>
                                                       rgb_1
    P5.O                 net (fanout=1)        0.191   rgb<1>
    P5.PAD               Tioop                 1.396   b1
                                                       b1_OBUF
                                                       b1
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

Paths for end point g1 (P8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  1.575ns (clock arrival + clock path + data path - uncertainty)
  Source:               rgb_4 (FF)
  Destination:          g1 (PAD)
  Source Clock:         v_clk rising at 0.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Clock Path Delay:     0.327ns (Levels of Logic = 4)
  Clock Uncertainty:    0.675ns

  Clock Uncertainty:          0.675ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_in to rgb_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.321   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp56.IMUX.11
    BUFIO2_X3Y11.I       net (fanout=1)        1.239   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.722   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   clkControl/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clkControl/clkout2_buf
                                                       clkControl/clkout2_buf
    OLOGIC_X0Y49.CLK0    net (fanout=57)       0.711   v_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.327ns (-2.220ns logic, 2.547ns route)

  Minimum Data Path at Fast Process Corner: rgb_4 to g1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y49.OQ      Tockq                 0.336   rgb<4>
                                                       rgb_4
    P8.O                 net (fanout=1)        0.191   rgb<4>
    P8.PAD               Tioop                 1.396   g1
                                                       g1_OBUF
                                                       g1
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_in";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 184 paths analyzed, 184 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   8.242ns.
--------------------------------------------------------------------------------

Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y0.WEA2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.758ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               rxf_l (PAD)
  Destination:          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination Clock:    d_clk rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      8.566ns (Levels of Logic = 3)
  Clock Path Delay:     0.599ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: rxf_l to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    P99.I                   Tiopi                 1.310   rxf_l
                                                          rxf_l
                                                          rxf_l_IBUF
                                                          ProtoComp56.IMUX.8
    ILOGIC_X12Y48.D         net (fanout=1)        0.117   rxf_l_IBUF_direct
    ILOGIC_X12Y48.FABRICOUT Tidi                  0.942   rxf_l_IBUF
                                                          ProtoComp69.D2OBYP_SRC.1
    SLICE_X19Y37.B5         net (fanout=14)       1.870   rxf_l_IBUF
    SLICE_X19Y37.B          Tilo                  0.259   mem_set
                                                          mem_set1
    RAMB16_X0Y0.WEA2        net (fanout=133)      3.768   mem_set
    RAMB16_X0Y0.CLKA        Trcck_WEA             0.300   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    ----------------------------------------------------  ---------------------------
    Total                                         8.566ns (2.811ns logic, 5.755ns route)
                                                          (32.8% logic, 67.2% route)

  Minimum Clock Path at Slow Process Corner: clk_in to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.684   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp56.IMUX.11
    BUFIO2_X3Y11.I       net (fanout=1)        1.696   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.586   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.898   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.503   clkControl/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   clkControl/clkout1_buf
                                                       clkControl/clkout1_buf
    RAMB16_X0Y0.CLKA     net (fanout=57)       0.726   d_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (-2.912ns logic, 3.511ns route)

--------------------------------------------------------------------------------

Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y0.WEA3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.925ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               rxf_l (PAD)
  Destination:          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination Clock:    d_clk rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      8.399ns (Levels of Logic = 3)
  Clock Path Delay:     0.599ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: rxf_l to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    P99.I                   Tiopi                 1.310   rxf_l
                                                          rxf_l
                                                          rxf_l_IBUF
                                                          ProtoComp56.IMUX.8
    ILOGIC_X12Y48.D         net (fanout=1)        0.117   rxf_l_IBUF_direct
    ILOGIC_X12Y48.FABRICOUT Tidi                  0.942   rxf_l_IBUF
                                                          ProtoComp69.D2OBYP_SRC.1
    SLICE_X19Y37.B5         net (fanout=14)       1.870   rxf_l_IBUF
    SLICE_X19Y37.B          Tilo                  0.259   mem_set
                                                          mem_set1
    RAMB16_X0Y0.WEA3        net (fanout=133)      3.601   mem_set
    RAMB16_X0Y0.CLKA        Trcck_WEA             0.300   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    ----------------------------------------------------  ---------------------------
    Total                                         8.399ns (2.811ns logic, 5.588ns route)
                                                          (33.5% logic, 66.5% route)

  Minimum Clock Path at Slow Process Corner: clk_in to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.684   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp56.IMUX.11
    BUFIO2_X3Y11.I       net (fanout=1)        1.696   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.586   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.898   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.503   clkControl/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   clkControl/clkout1_buf
                                                       clkControl/clkout1_buf
    RAMB16_X0Y0.CLKA     net (fanout=57)       0.726   d_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (-2.912ns logic, 3.511ns route)

--------------------------------------------------------------------------------

Paths for end point memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y2.WEA2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.947ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               rxf_l (PAD)
  Destination:          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination Clock:    d_clk rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      8.370ns (Levels of Logic = 3)
  Clock Path Delay:     0.592ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: rxf_l to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    P99.I                   Tiopi                 1.310   rxf_l
                                                          rxf_l
                                                          rxf_l_IBUF
                                                          ProtoComp56.IMUX.8
    ILOGIC_X12Y48.D         net (fanout=1)        0.117   rxf_l_IBUF_direct
    ILOGIC_X12Y48.FABRICOUT Tidi                  0.942   rxf_l_IBUF
                                                          ProtoComp69.D2OBYP_SRC.1
    SLICE_X19Y37.B5         net (fanout=14)       1.870   rxf_l_IBUF
    SLICE_X19Y37.B          Tilo                  0.259   mem_set
                                                          mem_set1
    RAMB16_X0Y2.WEA2        net (fanout=133)      3.572   mem_set
    RAMB16_X0Y2.CLKA        Trcck_WEA             0.300   memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                          memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    ----------------------------------------------------  ---------------------------
    Total                                         8.370ns (2.811ns logic, 5.559ns route)
                                                          (33.6% logic, 66.4% route)

  Minimum Clock Path at Slow Process Corner: clk_in to memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.684   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp56.IMUX.11
    BUFIO2_X3Y11.I       net (fanout=1)        1.696   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.586   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.898   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.503   clkControl/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   clkControl/clkout1_buf
                                                       clkControl/clkout1_buf
    RAMB16_X0Y2.CLKA     net (fanout=57)       0.719   d_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (-2.912ns logic, 3.504ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_in";
--------------------------------------------------------------------------------

Paths for end point v_reset_meta_l (ILOGIC_X12Y20.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.129ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               reset_l (PAD)
  Destination:          v_reset_meta_l (FF)
  Destination Clock:    v_clk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.045ns (Levels of Logic = 2)
  Clock Path Delay:     0.741ns (Levels of Logic = 4)
  Clock Uncertainty:    0.675ns

  Clock Uncertainty:          0.675ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: reset_l to v_reset_meta_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P78.I                Tiopi                 0.321   reset_l
                                                       reset_l
                                                       reset_l_IBUF
                                                       ProtoComp56.IMUX.10
    ILOGIC_X12Y20.D      net (fanout=1)        0.094   reset_l_IBUF_direct
    ILOGIC_X12Y20.CLK0   Tiockd      (-Th)    -0.630   reset_l_IBUF
                                                       ProtoComp69.D2OFFBYP_SRC
                                                       v_reset_meta_l
    -------------------------------------------------  ---------------------------
    Total                                      1.045ns (0.951ns logic, 0.094ns route)
                                                       (91.0% logic, 9.0% route)

  Maximum Clock Path at Fast Process Corner: clk_in to v_reset_meta_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.367   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp56.IMUX.11
    BUFIO2_X3Y11.I       net (fanout=1)        1.301   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.745   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.262   clkControl/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   clkControl/clkout2_buf
                                                       clkControl/clkout2_buf
    ILOGIC_X12Y20.CLK0   net (fanout=57)       0.948   v_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.741ns (-2.185ns logic, 2.926ns route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd13_BRB5 (ILOGIC_X12Y48.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.839ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               rxf_l (PAD)
  Destination:          state_FSM_FFd13_BRB5 (FF)
  Destination Clock:    d_clk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.487ns (Levels of Logic = 2)
  Clock Path Delay:     0.873ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: rxf_l to state_FSM_FFd13_BRB5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P99.I                Tiopi                 0.763   rxf_l
                                                       rxf_l
                                                       rxf_l_IBUF
                                                       ProtoComp56.IMUX.8
    ILOGIC_X12Y48.D      net (fanout=1)        0.094   rxf_l_IBUF_direct
    ILOGIC_X12Y48.CLK0   Tiockd      (-Th)    -0.630   rxf_l_IBUF
                                                       ProtoComp69.D2OFFBYP_SRC.1
                                                       state_FSM_FFd13_BRB5
    -------------------------------------------------  ---------------------------
    Total                                      1.487ns (1.393ns logic, 0.094ns route)
                                                       (93.7% logic, 6.3% route)

  Maximum Clock Path at Fast Process Corner: clk_in to state_FSM_FFd13_BRB5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.367   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp56.IMUX.11
    BUFIO2_X3Y11.I       net (fanout=1)        1.301   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.745   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.262   clkControl/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   clkControl/clkout1_buf
                                                       clkControl/clkout1_buf
    ILOGIC_X12Y48.CLK0   net (fanout=57)       1.080   d_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (-2.185ns logic, 3.058ns route)

--------------------------------------------------------------------------------

Paths for end point d_reset_meta_l (SLICE_X22Y30.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.326ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               reset_l (PAD)
  Destination:          d_reset_meta_l (FF)
  Destination Clock:    d_clk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.660ns (Levels of Logic = 2)
  Clock Path Delay:     0.559ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: reset_l to d_reset_meta_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    P78.I                   Tiopi                 0.321   reset_l
                                                          reset_l
                                                          reset_l_IBUF
                                                          ProtoComp56.IMUX.10
    ILOGIC_X12Y20.D         net (fanout=1)        0.094   reset_l_IBUF_direct
    ILOGIC_X12Y20.FABRICOUT Tidi                  0.628   reset_l_IBUF
                                                          ProtoComp69.D2OBYP_SRC
    SLICE_X22Y30.AX         net (fanout=1)        0.569   reset_l_IBUF
    SLICE_X22Y30.CLK        Tckdi       (-Th)    -0.048   d_reset_sync_l
                                                          d_reset_meta_l
    ----------------------------------------------------  ---------------------------
    Total                                         1.660ns (0.997ns logic, 0.663ns route)
                                                          (60.1% logic, 39.9% route)

  Maximum Clock Path at Fast Process Corner: clk_in to d_reset_meta_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.367   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp56.IMUX.11
    BUFIO2_X3Y11.I       net (fanout=1)        1.301   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.745   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.262   clkControl/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   clkControl/clkout1_buf
                                                       clkControl/clkout1_buf
    SLICE_X22Y30.CLK     net (fanout=57)       0.766   d_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.559ns (-2.185ns logic, 2.744ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_1                           |     16.666ns|      8.000ns|      5.961ns|            0|            0|            0|         3957|
| TS_clkControl_clk0            |     16.666ns|      5.961ns|          N/A|            0|            0|         2130|            0|
| TS_clkControl_clkfx           |     39.998ns|     10.632ns|          N/A|            0|            0|         1827|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_in
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
data<0>     |    3.920(R)|      SLOW  |   -1.707(R)|      FAST  |d_clk             |   0.000|
data<1>     |    3.837(R)|      SLOW  |   -1.634(R)|      FAST  |d_clk             |   0.000|
data<2>     |    3.790(R)|      SLOW  |   -1.619(R)|      FAST  |d_clk             |   0.000|
data<3>     |    3.760(R)|      SLOW  |   -1.533(R)|      FAST  |d_clk             |   0.000|
data<4>     |    4.080(R)|      SLOW  |   -1.798(R)|      FAST  |d_clk             |   0.000|
data<5>     |    4.515(R)|      SLOW  |   -2.066(R)|      FAST  |d_clk             |   0.000|
data<6>     |    4.415(R)|      SLOW  |   -2.072(R)|      FAST  |d_clk             |   0.000|
data<7>     |    4.146(R)|      SLOW  |   -1.884(R)|      FAST  |d_clk             |   0.000|
reset_l     |    2.798(R)|      SLOW  |   -0.826(R)|      FAST  |d_clk             |   0.000|
            |    1.859(R)|      SLOW  |    0.371(R)|      FAST  |v_clk             |   0.000|
rxf_l       |    8.242(R)|      SLOW  |   -0.339(R)|      FAST  |d_clk             |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_in to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
b0          |         5.325(R)|      SLOW  |         1.573(R)|      FAST  |v_clk             |   0.000|
b1          |         5.325(R)|      SLOW  |         1.573(R)|      FAST  |v_clk             |   0.000|
b2          |         5.336(R)|      SLOW  |         1.584(R)|      FAST  |v_clk             |   0.000|
g0          |         5.330(R)|      SLOW  |         1.578(R)|      FAST  |v_clk             |   0.000|
g1          |         5.327(R)|      SLOW  |         1.575(R)|      FAST  |v_clk             |   0.000|
g2          |         5.327(R)|      SLOW  |         1.575(R)|      FAST  |v_clk             |   0.000|
h_sync      |         5.334(R)|      SLOW  |         1.582(R)|      FAST  |v_clk             |   0.000|
oe_l        |         6.543(R)|      SLOW  |         3.045(R)|      FAST  |d_clk             |   0.000|
r0          |         5.332(R)|      SLOW  |         1.580(R)|      FAST  |v_clk             |   0.000|
r1          |         5.332(R)|      SLOW  |         1.580(R)|      FAST  |v_clk             |   0.000|
r2          |         5.330(R)|      SLOW  |         1.578(R)|      FAST  |v_clk             |   0.000|
rd_l        |         7.204(R)|      SLOW  |         3.196(R)|      FAST  |d_clk             |   0.000|
v_sync      |         5.335(R)|      SLOW  |         1.583(R)|      FAST  |v_clk             |   0.000|
wdi         |         7.157(R)|      SLOW  |         3.173(R)|      FAST  |d_clk             |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |   10.632|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_in";
Worst Case Data Window 8.613; Ideal Clock Offset To Actual Clock -0.315; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
data<0>           |    3.920(R)|      SLOW  |   -1.707(R)|      FAST  |    5.080|    2.207|        1.437|
data<1>           |    3.837(R)|      SLOW  |   -1.634(R)|      FAST  |    5.163|    2.134|        1.515|
data<2>           |    3.790(R)|      SLOW  |   -1.619(R)|      FAST  |    5.210|    2.119|        1.545|
data<3>           |    3.760(R)|      SLOW  |   -1.533(R)|      FAST  |    5.240|    2.033|        1.604|
data<4>           |    4.080(R)|      SLOW  |   -1.798(R)|      FAST  |    4.920|    2.298|        1.311|
data<5>           |    4.515(R)|      SLOW  |   -2.066(R)|      FAST  |    4.485|    2.566|        0.960|
data<6>           |    4.415(R)|      SLOW  |   -2.072(R)|      FAST  |    4.585|    2.572|        1.007|
data<7>           |    4.146(R)|      SLOW  |   -1.884(R)|      FAST  |    4.854|    2.384|        1.235|
reset_l           |    2.798(R)|      SLOW  |   -0.826(R)|      FAST  |    6.202|    1.326|        2.438|
                  |    1.859(R)|      SLOW  |    0.371(R)|      FAST  |    7.141|    0.129|        3.506|
rxf_l             |    8.242(R)|      SLOW  |   -0.339(R)|      FAST  |    0.758|    0.839|       -0.040|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       8.242|         -  |       0.371|         -  |    0.758|    0.129|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 5.667 ns AFTER COMP "clk_in";
Bus Skew: 1.879 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
b0                                             |        5.325|      SLOW  |        1.573|      FAST  |         0.000|
b1                                             |        5.325|      SLOW  |        1.573|      FAST  |         0.000|
b2                                             |        5.336|      SLOW  |        1.584|      FAST  |         0.011|
g0                                             |        5.330|      SLOW  |        1.578|      FAST  |         0.005|
g1                                             |        5.327|      SLOW  |        1.575|      FAST  |         0.002|
g2                                             |        5.327|      SLOW  |        1.575|      FAST  |         0.002|
h_sync                                         |        5.334|      SLOW  |        1.582|      FAST  |         0.009|
oe_l                                           |        6.543|      SLOW  |        3.045|      FAST  |         1.218|
r0                                             |        5.332|      SLOW  |        1.580|      FAST  |         0.007|
r1                                             |        5.332|      SLOW  |        1.580|      FAST  |         0.007|
r2                                             |        5.330|      SLOW  |        1.578|      FAST  |         0.005|
rd_l                                           |        7.204|      SLOW  |        3.196|      FAST  |         1.879|
v_sync                                         |        5.335|      SLOW  |        1.583|      FAST  |         0.010|
wdi                                            |        7.157|      SLOW  |        3.173|      FAST  |         1.832|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 3  Score: 3903  (Setup/Max: 3903, Hold: 0)

Constraints cover 4171 paths, 0 nets, and 2626 connections

Design statistics:
   Minimum period:  10.632ns{1}   (Maximum frequency:  94.056MHz)
   Minimum input required time before clock:   8.242ns
   Minimum output required time after clock:   7.204ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 19 13:51:05 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 245 MB



