0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/xy424/Documents/VivadoRepository/lab6_1_4/lab6_1_4.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/xy424/Documents/VivadoRepository/lab6_1_4/lab6_1_4.srcs/sim_1/new/Parallel_in_serial_out_load_enable_behavior_tb.v,1593958443,verilog,,,,Parallel_in_serial_out_load_enable_behavior_tb,,,,,,,,
C:/Users/xy424/Documents/VivadoRepository/lab6_1_4/lab6_1_4.srcs/sources_1/new/Parallel_in_serial_out_load_enable_behavior.v,1593958727,verilog,,C:/Users/xy424/Documents/VivadoRepository/lab6_1_4/lab6_1_4.srcs/sim_1/new/Parallel_in_serial_out_load_enable_behavior_tb.v,,Parallel_in_serial_out_load_enable_behavior,,,,,,,,
