{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727487783174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727487783174 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 27 19:43:03 2024 " "Processing started: Fri Sep 27 19:43:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727487783174 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1727487783174 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyecto2Arqui2 -c proyecto2Arqui2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto2Arqui2 -c proyecto2Arqui2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1727487783174 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1727487783554 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1727487783554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executestage/mixcolumns/mix_columns.sv 1 1 " "Found 1 design units, including 1 entities, in source file executestage/mixcolumns/mix_columns.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mix_columns " "Found entity 1: mix_columns" {  } { { "executeStage/mixColumns/mix_columns.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/mixColumns/mix_columns.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writebackstage/writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file writebackstage/writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "processor/top.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor/processor.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "memory/instruction_memory.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/memory/instruction_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "memory/data_memory.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/memory/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchstage/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetchstage/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetchStage/fetch.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/fetchStage/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executestage/sub_bytes.sv 1 1 " "Found 1 design units, including 1 entities, in source file executestage/sub_bytes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_bytes " "Found entity 1: sub_bytes" {  } { { "executeStage/sub_bytes.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/sub_bytes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executestage/shift_rows.sv 1 1 " "Found 1 design units, including 1 entities, in source file executestage/shift_rows.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_rows " "Found entity 1: shift_rows" {  } { { "executeStage/shift_rows.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/shift_rows.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executestage/key_expansion.sv 1 1 " "Found 1 design units, including 1 entities, in source file executestage/key_expansion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 key_expansion " "Found entity 1: key_expansion" {  } { { "executeStage/key_expansion.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/key_expansion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executestage/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file executestage/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "executeStage/execute.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executestage/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file executestage/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "executeStage/alu.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executestage/aes_operations_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file executestage/aes_operations_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aes_operations_unit " "Found entity 1: aes_operations_unit" {  } { { "executeStage/aes_operations_unit.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/aes_operations_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderstage/registerfiles/vector_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoderstage/registerfiles/vector_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vector_reg_file " "Found entity 1: vector_reg_file" {  } { { "decoderStage/registerFiles/vector_reg_file.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/vector_reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderstage/registerfiles/scalar_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoderstage/registerfiles/scalar_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scalar_reg_file " "Found entity 1: scalar_reg_file" {  } { { "decoderStage/registerFiles/scalar_reg_file.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/scalar_reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderstage/registerfiles/reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoderstage/registerfiles/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "decoderStage/registerFiles/reg_file.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderstage/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoderstage/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoderStage/decoder.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/decoderStage/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/vector_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/vector_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vector_extender " "Found entity 1: vector_extender" {  } { { "common/vector_extender.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/common/vector_extender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/register_en.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/register_en.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_en " "Found entity 1: register_en" {  } { { "common/register_en.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/common/register_en.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "common/register.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/common/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/pipe_vect.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/pipe_vect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_vect " "Found entity 1: pipe_vect" {  } { { "common/pipe_vect.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/common/pipe_vect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/pipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/pipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipe " "Found entity 1: pipe" {  } { { "common/pipe.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/common/pipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/logic_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/logic_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic_decoder " "Found entity 1: logic_decoder" {  } { { "common/logic_decoder.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/common/logic_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_sub_bytes.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tb_sub_bytes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sub_bytes " "Found entity 1: tb_sub_bytes" {  } { { "testBenches/tb_sub_bytes.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_sub_bytes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_shift_rows.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tb_shift_rows.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_shift_rows " "Found entity 1: tb_shift_rows" {  } { { "testBenches/tb_shift_rows.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_shift_rows.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_mix_columns.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tb_mix_columns.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_mix_columns " "Found entity 1: tb_mix_columns" {  } { { "testBenches/tb_mix_columns.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_mix_columns.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_key_expansion.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tb_key_expansion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_key_expansion " "Found entity 1: tb_key_expansion" {  } { { "testBenches/tb_key_expansion.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_key_expansion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executestage/sub_word.sv 1 1 " "Found 1 design units, including 1 entities, in source file executestage/sub_word.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_word " "Found entity 1: sub_word" {  } { { "executeStage/sub_word.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/sub_word.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executestage/xor_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file executestage/xor_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32bit " "Found entity 1: xor_32bit" {  } { { "executeStage/xor_32bit.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/xor_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executestage/add_round_key.sv 1 1 " "Found 1 design units, including 1 entities, in source file executestage/add_round_key.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_round_key " "Found entity 1: add_round_key" {  } { { "executeStage/add_round_key.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/add_round_key.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_add_round_key.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tb_add_round_key.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_add_round_key " "Found entity 1: tb_add_round_key" {  } { { "testBenches/tb_add_round_key.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_add_round_key.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/s_box.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/s_box.sv" { { "Info" "ISGN_ENTITY_NAME" "1 s_box " "Found entity 1: s_box" {  } { { "common/s_box.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/common/s_box.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_sub_word.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tb_sub_word.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sub_word " "Found entity 1: tb_sub_word" {  } { { "testBenches/tb_sub_word.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_sub_word.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executestage/mixcolumns/mix_column.sv 1 1 " "Found 1 design units, including 1 entities, in source file executestage/mixcolumns/mix_column.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mix_column " "Found entity 1: mix_column" {  } { { "executeStage/mixColumns/mix_column.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/mixColumns/mix_column.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_aes_operations_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tb_aes_operations_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_aes_operations_unit " "Found entity 1: tb_aes_operations_unit" {  } { { "testBenches/tb_aes_operations_unit.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_aes_operations_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tb_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fetch " "Found entity 1: tb_fetch" {  } { { "testBenches/tb_fetch.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727487792240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727487792240 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst writeback.sv(23) " "Verilog HDL Implicit Net warning at writeback.sv(23): created implicit net for \"rst\"" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1727487792255 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "data_memory data_memory.sv(12) " "Verilog HDL Parameter Declaration warning at data_memory.sv(12): Parameter Declaration in module \"data_memory\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "memory/data_memory.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/memory/data_memory.sv" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1727487792255 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "data_memory data_memory.sv(13) " "Verilog HDL Parameter Declaration warning at data_memory.sv(13): Parameter Declaration in module \"data_memory\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "memory/data_memory.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/memory/data_memory.sv" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1727487792255 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_aes_operations_unit " "Elaborating entity \"tb_aes_operations_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1727487792287 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test Case: KeyExpansion operation tb_aes_operations_unit.sv(40) " "Verilog HDL Display System Task info at tb_aes_operations_unit.sv(40): Test Case: KeyExpansion operation" {  } { { "testBenches/tb_aes_operations_unit.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_aes_operations_unit.sv" 40 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1727487792287 "|tb_aes_operations_unit"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Result = 00000000000000000000000000000000 tb_aes_operations_unit.sv(41) " "Verilog HDL Display System Task info at tb_aes_operations_unit.sv(41): Result = 00000000000000000000000000000000" {  } { { "testBenches/tb_aes_operations_unit.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_aes_operations_unit.sv" 41 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1727487792287 "|tb_aes_operations_unit"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test Case: SubBytes operation tb_aes_operations_unit.sv(60) " "Verilog HDL Display System Task info at tb_aes_operations_unit.sv(60): Test Case: SubBytes operation" {  } { { "testBenches/tb_aes_operations_unit.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_aes_operations_unit.sv" 60 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1727487792287 "|tb_aes_operations_unit"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Result = 00000000000000000000000000000000 tb_aes_operations_unit.sv(61) " "Verilog HDL Display System Task info at tb_aes_operations_unit.sv(61): Result = 00000000000000000000000000000000" {  } { { "testBenches/tb_aes_operations_unit.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_aes_operations_unit.sv" 61 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1727487792287 "|tb_aes_operations_unit"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test Case: ShiftRows operation tb_aes_operations_unit.sv(80) " "Verilog HDL Display System Task info at tb_aes_operations_unit.sv(80): Test Case: ShiftRows operation" {  } { { "testBenches/tb_aes_operations_unit.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_aes_operations_unit.sv" 80 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1727487792287 "|tb_aes_operations_unit"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Result = 00000000000000000000000000000000 tb_aes_operations_unit.sv(81) " "Verilog HDL Display System Task info at tb_aes_operations_unit.sv(81): Result = 00000000000000000000000000000000" {  } { { "testBenches/tb_aes_operations_unit.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_aes_operations_unit.sv" 81 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1727487792287 "|tb_aes_operations_unit"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test Case: MixColumns operation tb_aes_operations_unit.sv(100) " "Verilog HDL Display System Task info at tb_aes_operations_unit.sv(100): Test Case: MixColumns operation" {  } { { "testBenches/tb_aes_operations_unit.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_aes_operations_unit.sv" 100 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1727487792287 "|tb_aes_operations_unit"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Result = 00000000000000000000000000000000 tb_aes_operations_unit.sv(101) " "Verilog HDL Display System Task info at tb_aes_operations_unit.sv(101): Result = 00000000000000000000000000000000" {  } { { "testBenches/tb_aes_operations_unit.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_aes_operations_unit.sv" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1727487792287 "|tb_aes_operations_unit"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test Case: AddRoundKey operation tb_aes_operations_unit.sv(124) " "Verilog HDL Display System Task info at tb_aes_operations_unit.sv(124): Test Case: AddRoundKey operation" {  } { { "testBenches/tb_aes_operations_unit.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_aes_operations_unit.sv" 124 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1727487792287 "|tb_aes_operations_unit"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Result = 00000000000000000000000000000000 tb_aes_operations_unit.sv(125) " "Verilog HDL Display System Task info at tb_aes_operations_unit.sv(125): Result = 00000000000000000000000000000000" {  } { { "testBenches/tb_aes_operations_unit.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_aes_operations_unit.sv" 125 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1727487792287 "|tb_aes_operations_unit"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_aes_operations_unit.sv(133) " "Verilog HDL warning at tb_aes_operations_unit.sv(133): ignoring unsupported system task" {  } { { "testBenches/tb_aes_operations_unit.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_aes_operations_unit.sv" 133 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1727487792287 "|tb_aes_operations_unit"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "operand1 tb_aes_operations_unit.sv(20) " "Verilog HDL warning at tb_aes_operations_unit.sv(20): initial value for variable operand1 should be constant" {  } { { "testBenches/tb_aes_operations_unit.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_aes_operations_unit.sv" 20 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1727487792287 "|tb_aes_operations_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "operand1 0 tb_aes_operations_unit.sv(6) " "Net \"operand1\" at tb_aes_operations_unit.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "testBenches/tb_aes_operations_unit.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_aes_operations_unit.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1727487792287 "|tb_aes_operations_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_operations_unit aes_operations_unit:uut " "Elaborating entity \"aes_operations_unit\" for hierarchy \"aes_operations_unit:uut\"" {  } { { "testBenches/tb_aes_operations_unit.sv" "uut" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/testBenches/tb_aes_operations_unit.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727487792320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_bytes aes_operations_unit:uut\|sub_bytes:sub_bytes_inst " "Elaborating entity \"sub_bytes\" for hierarchy \"aes_operations_unit:uut\|sub_bytes:sub_bytes_inst\"" {  } { { "executeStage/aes_operations_unit.sv" "sub_bytes_inst" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/aes_operations_unit.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727487792320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_word aes_operations_unit:uut\|sub_bytes:sub_bytes_inst\|sub_word:sub_word_loop\[0\].sub_word_inst " "Elaborating entity \"sub_word\" for hierarchy \"aes_operations_unit:uut\|sub_bytes:sub_bytes_inst\|sub_word:sub_word_loop\[0\].sub_word_inst\"" {  } { { "executeStage/sub_bytes.sv" "sub_word_loop\[0\].sub_word_inst" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/sub_bytes.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727487792320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_box aes_operations_unit:uut\|sub_bytes:sub_bytes_inst\|sub_word:sub_word_loop\[0\].sub_word_inst\|s_box:sbox_inst0 " "Elaborating entity \"s_box\" for hierarchy \"aes_operations_unit:uut\|sub_bytes:sub_bytes_inst\|sub_word:sub_word_loop\[0\].sub_word_inst\|s_box:sbox_inst0\"" {  } { { "executeStage/sub_word.sv" "sbox_inst0" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/sub_word.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727487792331 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sbox_data.data_a 0 s_box.sv(6) " "Net \"sbox_data.data_a\" at s_box.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "common/s_box.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/common/s_box.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1727487792331 "|tb_sub_word|sub_word:uut|s_box:sbox_inst0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sbox_data.waddr_a 0 s_box.sv(6) " "Net \"sbox_data.waddr_a\" at s_box.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "common/s_box.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/common/s_box.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1727487792331 "|tb_sub_word|sub_word:uut|s_box:sbox_inst0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sbox_data.we_a 0 s_box.sv(6) " "Net \"sbox_data.we_a\" at s_box.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "common/s_box.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/common/s_box.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1727487792331 "|tb_sub_word|sub_word:uut|s_box:sbox_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_rows aes_operations_unit:uut\|shift_rows:shift_rows_inst " "Elaborating entity \"shift_rows\" for hierarchy \"aes_operations_unit:uut\|shift_rows:shift_rows_inst\"" {  } { { "executeStage/aes_operations_unit.sv" "shift_rows_inst" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/aes_operations_unit.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727487792335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mix_columns aes_operations_unit:uut\|mix_columns:mix_columns_inst " "Elaborating entity \"mix_columns\" for hierarchy \"aes_operations_unit:uut\|mix_columns:mix_columns_inst\"" {  } { { "executeStage/aes_operations_unit.sv" "mix_columns_inst" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/aes_operations_unit.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727487792335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mix_column aes_operations_unit:uut\|mix_columns:mix_columns_inst\|mix_column:mix_column_gen\[0\].mc " "Elaborating entity \"mix_column\" for hierarchy \"aes_operations_unit:uut\|mix_columns:mix_columns_inst\|mix_column:mix_column_gen\[0\].mc\"" {  } { { "executeStage/mixColumns/mix_columns.sv" "mix_column_gen\[0\].mc" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/mixColumns/mix_columns.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727487792343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_round_key aes_operations_unit:uut\|add_round_key:add_round_key_inst " "Elaborating entity \"add_round_key\" for hierarchy \"aes_operations_unit:uut\|add_round_key:add_round_key_inst\"" {  } { { "executeStage/aes_operations_unit.sv" "add_round_key_inst" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/aes_operations_unit.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727487792345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32bit aes_operations_unit:uut\|add_round_key:add_round_key_inst\|xor_32bit:xor_inst\[0\].xor_inst_i " "Elaborating entity \"xor_32bit\" for hierarchy \"aes_operations_unit:uut\|add_round_key:add_round_key_inst\|xor_32bit:xor_inst\[0\].xor_inst_i\"" {  } { { "executeStage/add_round_key.sv" "xor_inst\[0\].xor_inst_i" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/add_round_key.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727487792347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_expansion aes_operations_unit:uut\|key_expansion:key_expansion_inst " "Elaborating entity \"key_expansion\" for hierarchy \"aes_operations_unit:uut\|key_expansion:key_expansion_inst\"" {  } { { "executeStage/aes_operations_unit.sv" "key_expansion_inst" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/aes_operations_unit.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727487792350 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sbox key_expansion.sv(28) " "Verilog HDL or VHDL warning at key_expansion.sv(28): object \"sbox\" assigned a value but never read" {  } { { "executeStage/key_expansion.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/key_expansion.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1727487792351 "|tb_key_expansion|key_expansion:uut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rcon.data_a 0 key_expansion.sv(15) " "Net \"rcon.data_a\" at key_expansion.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "executeStage/key_expansion.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/key_expansion.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1727487792351 "|tb_key_expansion|key_expansion:uut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rcon.waddr_a 0 key_expansion.sv(15) " "Net \"rcon.waddr_a\" at key_expansion.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "executeStage/key_expansion.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/key_expansion.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1727487792351 "|tb_key_expansion|key_expansion:uut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rcon.we_a 0 key_expansion.sv(15) " "Net \"rcon.we_a\" at key_expansion.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "executeStage/key_expansion.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/key_expansion.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1727487792351 "|tb_key_expansion|key_expansion:uut"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727487792551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 27 19:43:12 2024 " "Processing ended: Fri Sep 27 19:43:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727487792551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727487792551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727487792551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1727487792551 ""}
