# Pipelined Mips using verilog

![Pipelined Mips](./MIPS.png)

-Implementation of pipelined 16-bit Harvard-based Microprocessor (MIPS16 pipeline) using Verilog (simulated and synthesized using Vivado)
