<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Intel® P4 Suite for FPGA</title>

    <link rel="stylesheet" href="/css/mv_product/quartus_development_software_tools_intel_P4_suite_for_FPGA.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>

    <!-------------------------------- Revolutionize --------------------------------->
    <section>
        <div class="mv_revolutionaize_main">
            <div class="mv_revolutionaize_con align-content-center">
                <h1>Intel® P4 Suite for FPGA​</h1>
                <p class="mb-0">The Intel® P4 Suite for FPGA automates the generation of packet-processing IP and adapts the P4 Architecture to reflect the flexibility of FPGAs using networking hardware and software.​</p>
            </div>
            <div class="mv_revolutionaize_img align-content-center">
                <img class="w-100" src="/img/mv_image/p4-suite-banner-graphic.jpg.rendition.intel.web.720.405.jpg" alt="">
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------------- nav ------------------------------------>
    <section>
        <div class="VK_client_app_navigation VK_ai_navigation ">
            <div class=" d-flex justify-content-center align-items-center overflow-hidden flex-nowrap w-100">
                <ul class="VK_ai_nav_bar d-flex list-unstyled m-0 overflow-auto">
                    <li>
                        <a href="#ds_overview" class="text-dark text-decoration-none py-4 d-block">
                            Overview
                        </a>
                    </li>
                    <li>
                        <a href="#ds_product"
                            class="text-dark text-decoration-none py-4 d-block VK_ai_nav_link">
                            Key Features
                        </a>
                    </li>
                    <li>
                        <a href="#ds_get_started" class="text-dark text-decoration-none py-4 d-block">
                            Development Tool Flow
                        </a>
                    </li>
                    <li>
                        <a href="#ds_resources" class="text-dark text-decoration-none py-4 d-block">
                            Applications
                        </a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
    
    <!--------------------------------- Overview ----------------------------------->
    <section id="ds_overview">
        <div class="mv_coman_padd">
            <div class="container">
                <h1 style="font-weight: 350;">Overview</h1>
                <p class="mb-2">The Intel® P4 Suite for FPGA is a high-level design tool that:</p>
                <ul class="mb-2">
                    <li>uses <a href="">P4</a>, an open-source, domain-specific language that describes how a&nbsp;networking data plane device processes a packet.</li>
                    <li>automates the generation&nbsp;of packet-processing RTL IP.</li>
                    <li>can be used across a wide range&nbsp;of networking hardware and software.​<br>
                    </li>
                </ul>
                <p class="mb-2">The tool consists of:</p>
                <ul class="mb-0">
                    <li>A compiler that generates RTL from a P4&nbsp;program.<br>
                    </li>
                    <li>An FPGA Software Framework that provides a software Application Programming&nbsp;Interface (API) that controls the P4-generated RTL at&nbsp;runtime​.</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!--------------------------------- Key Features ------------------------------------>
    <section id="ds_product">
        <div style="background-color: #F7F7F7;" class="mv_coman_padd">
            <div class="container">
                <h1 style="font-weight: 350;">Key Features</h1>
                <div class="row">
                    <div style="padding: 16px;" class="col-md-4 col-sm-6">
                        <h4 style="font-weight: 350;">P4 Support​</h4>
                        <p>Design your network applications with minimal hardware knowledge using the industry standard P4 language for benefits in protocol independence, customization, simplified hardware abstraction, improved performance, and cost reduction with Intel FPGAs.</p>
                    </div>
                    <div style="padding: 16px;" class="col-md-4 col-sm-6">
                        <h4 style="font-weight: 350;">Customizable​</h4>
                        <p>It supports fully custom P4 Architectures, providing enhanced flexibility and custom IP interoperability. This allows for optimized performance and cost efficiency, enabling adaptable, efficient performance-optimized network solutions.</p>
                    </div>
                    <div style="padding: 16px;" class="col-md-4 col-sm-6">
                        <h4 style="font-weight: 350;">Adaptable​</h4>
                        <p>P4 software programming support on an FPGA provides a highly adaptable networking solution. Benefits include rapid prototyping and deployment, customizable data plane processing, high performance, efficient resource use, support for existing network standards, and adaptability to evolving standards. This adaptability is crucial for meeting the dynamic demands of modern networks.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!--------------------------------- How does ------------------------------------>
    <section>
        <div style="background-color: #F7F7F7;" class="mv_coman_padd">
            <div class="container">
                <h1 style="font-weight: 350; text-align: center;">How does P4 Suite for FPGA help you with your design and development?s</h1>
                <div class="row justify-content-center">
                    <div style="padding: 16px;" class="col-lg-5 col-md-6">
                        <img class="w-100 mb-2" src="/img/mv_image/adobestock-314883009.jpeg.rendition.intel.web.720.405.jpg" alt="">
                        <h4 style="font-weight: 350;">Software Developer/Designer​</h4>
                        <p>The suite removes the complexity of low-level hardware programming, allowing software developers with no FPGA design expertise to focus on the logic of packet processing and provides benefits such as rapid development, customizable networking functions, protocol independence, and cross-platform portability, implemented with the efficiency of an FPGA.</p>
                    </div>
                    <div style="padding: 16px;" class="col-lg-5 col-md-6">
                        <img class="w-100 mb-2" src="/img/mv_image/gettyimages-1081869160.jpg.rendition.intel.web.720.405.jpg" alt="">
                        <h4 style="font-weight: 350;">Hardware Developer/Designer​</h4>
                        <p>Hardware developers can leverage the suite to generate RTL IP quickly and easily for complex network protocols directly from the intuitive P4 domain-specific programming language for network devices. It supports P4 custom architectures, allowing hardware developers to integrate arbitrary custom functionality into their P4 data plane definition.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------------ Development ----------------------------------->
    <section id="ds_get_started">
        <div class="mv_coman_padd">
            <div class="container">
                <div class="row dk_continued_leading_sub">
                    <div class="col-md-7 align-content-center">
                        <h1 style="font-weight: 350;">Development Tool Flow</h1>
                        <p>The Intel® P4 Suite for FPGA Tool Flow shows the flow diagram depicting how it generate the target system with an FPGA data plane and a control plane software stack running on a connected CPU.​</p>
                        <p>​The suite allows you to create the FPGA data plane and control it through software.</p>
                    </div>
                    <div class="col-md-5">
                        <div class="owl-carousel owl-theme mv_silder_flex" id="test2">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_application_agility_1">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100 mb-2" src="/img/mv_image/p4-suite-tool-flow-diagram.png.rendition.intel.web.720.405.png" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->
    
    <!------------------------------------- Applications ------------------------------->
    <section id="ds_resources">
        <div class="mv_coman_padd">
            <div class="container">
                <h1 style="font-weight: 350; text-align: center;">Applications</h1>
                <div class="row">
                    <div style="padding: 16px;" class="col-xl-3 col-lg-6 col-md-6 col-sm-6">
                        <img class="w-100 mb-2" src="/img/mv_image/gettyimages-548556991.jpg.rendition.intel.web.720.405.jpg" alt="">
                        <h4 style="font-weight: 350;">Edge Gateways​​</h4>
                        <p class="mb-0">Using the suite in edge gateway design enhances adaptability, performance, and functionality. Support for custom protocols, low-latency performance, and advanced security features enable dynamic network functionality and efficient use of resources, making it well-suited to modern digital networking demands and ecosystem standards, particularly in edge computing and IoT ecosystems.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-6 col-md-6 col-sm-6">
                        <img class="w-100 mb-2" src="/img/mv_image/gettyimages-1126629536.jpg.rendition.intel.web.720.405.jpg" alt="">
                        <h4 style="font-weight: 350;">Aggregation Platforms​</h4>
                        <p class="mb-0">Aggregation platforms benefit from being developed with the suite. Confidently implement dynamic traffic management, customizable data processing, and traffic consolidation features with enhanced security features, scalability, and optimized performance within cost-effective and fully reprogrammable FPGAs.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-6 col-md-6 col-sm-6">
                        <img class="w-100 mb-2" src="/img/mv_image/adobestock-329129792.jpeg.rendition.intel.web.720.405.jpg" alt="">
                        <h4 style="font-weight: 350;">UPF Gateway​</h4>
                        <p class="mb-0">It supports high-speed data forwarding, policy applications, and connectivity, making it an ideal fit for UPF Gateways in 5G networks. Using the suite in UPF Gateway design enhances functionality, efficiency, and adaptability. Benefits include a programmable data plane, dynamic policy implementation, efficient traffic handling, enhanced network slicing, improved security, and cost-effectiveness.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-6 col-md-6 col-sm-6">
                        <img class="w-100 mb-2" src="/img/mv_image/adobestock-266486562.jpg.rendition.intel.web.720.405.jpg" alt="">
                        <h4 style="font-weight: 350;">Security​</h4>
                        <p class="mb-0">It offers several advantages in designing network security applications. These include implementing customized security policies, dynamic threat detection and mitigation, improved performance, flexibility, and cost efficiency. By leveraging the suite with reprogrammable FPGAs, security measures can be more adaptable, efficient, and effective, keeping pace with the evolving threat landscape and the growing complexity of digital networks.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- Development -->
    <div class="modal" id="mv_application_agility_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/p4-suite-tool-flow-diagram.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- --------------------------------------------------------------------------- -->

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

</html>