// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xsynth_top.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XSynth_top_CfgInitialize(XSynth_top *InstancePtr, XSynth_top_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Smo_io_BaseAddress = ConfigPtr->Smo_io_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XSynth_top_Start(XSynth_top *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSynth_top_ReadReg(InstancePtr->Smo_io_BaseAddress, XSYNTH_TOP_SMO_IO_ADDR_AP_CTRL) & 0x80;
    XSynth_top_WriteReg(InstancePtr->Smo_io_BaseAddress, XSYNTH_TOP_SMO_IO_ADDR_AP_CTRL, Data | 0x01);
}

u32 XSynth_top_IsDone(XSynth_top *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSynth_top_ReadReg(InstancePtr->Smo_io_BaseAddress, XSYNTH_TOP_SMO_IO_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XSynth_top_IsIdle(XSynth_top *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSynth_top_ReadReg(InstancePtr->Smo_io_BaseAddress, XSYNTH_TOP_SMO_IO_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XSynth_top_IsReady(XSynth_top *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSynth_top_ReadReg(InstancePtr->Smo_io_BaseAddress, XSYNTH_TOP_SMO_IO_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XSynth_top_EnableAutoRestart(XSynth_top *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSynth_top_WriteReg(InstancePtr->Smo_io_BaseAddress, XSYNTH_TOP_SMO_IO_ADDR_AP_CTRL, 0x80);
}

void XSynth_top_DisableAutoRestart(XSynth_top *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSynth_top_WriteReg(InstancePtr->Smo_io_BaseAddress, XSYNTH_TOP_SMO_IO_ADDR_AP_CTRL, 0);
}

u32 XSynth_top_Get_return(XSynth_top *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSynth_top_ReadReg(InstancePtr->Smo_io_BaseAddress, XSYNTH_TOP_SMO_IO_ADDR_AP_RETURN);
    return Data;
}
void XSynth_top_Set_kernelType(XSynth_top *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSynth_top_WriteReg(InstancePtr->Smo_io_BaseAddress, XSYNTH_TOP_SMO_IO_ADDR_KERNELTYPE_DATA, Data);
}

u32 XSynth_top_Get_kernelType(XSynth_top *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSynth_top_ReadReg(InstancePtr->Smo_io_BaseAddress, XSYNTH_TOP_SMO_IO_ADDR_KERNELTYPE_DATA);
    return Data;
}

u32 XSynth_top_Get_example_0_id_BaseAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_ID_BASE);
}

u32 XSynth_top_Get_example_0_id_HighAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_ID_HIGH);
}

u32 XSynth_top_Get_example_0_id_TotalBytes(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_ID_BASE + 1);
}

u32 XSynth_top_Get_example_0_id_BitWidth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_WIDTH_EXAMPLE_0_ID;
}

u32 XSynth_top_Get_example_0_id_Depth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_DEPTH_EXAMPLE_0_ID;
}

u32 XSynth_top_Write_example_0_id_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_ID_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_example_0_id_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_ID_BASE + (offset + i)*4);
    }
    return length;
}

u32 XSynth_top_Write_example_0_id_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_ID_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_example_0_id_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_ID_BASE + offset + i);
    }
    return length;
}

u32 XSynth_top_Get_example_1_id_BaseAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_ID_BASE);
}

u32 XSynth_top_Get_example_1_id_HighAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_ID_HIGH);
}

u32 XSynth_top_Get_example_1_id_TotalBytes(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_ID_BASE + 1);
}

u32 XSynth_top_Get_example_1_id_BitWidth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_WIDTH_EXAMPLE_1_ID;
}

u32 XSynth_top_Get_example_1_id_Depth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_DEPTH_EXAMPLE_1_ID;
}

u32 XSynth_top_Write_example_1_id_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_ID_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_example_1_id_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_ID_BASE + (offset + i)*4);
    }
    return length;
}

u32 XSynth_top_Write_example_1_id_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_ID_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_example_1_id_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_ID_BASE + offset + i);
    }
    return length;
}

u32 XSynth_top_Get_example_2_id_BaseAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_ID_BASE);
}

u32 XSynth_top_Get_example_2_id_HighAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_ID_HIGH);
}

u32 XSynth_top_Get_example_2_id_TotalBytes(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_ID_BASE + 1);
}

u32 XSynth_top_Get_example_2_id_BitWidth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_WIDTH_EXAMPLE_2_ID;
}

u32 XSynth_top_Get_example_2_id_Depth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_DEPTH_EXAMPLE_2_ID;
}

u32 XSynth_top_Write_example_2_id_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_ID_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_example_2_id_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_ID_BASE + (offset + i)*4);
    }
    return length;
}

u32 XSynth_top_Write_example_2_id_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_ID_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_example_2_id_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_ID_BASE + offset + i);
    }
    return length;
}

u32 XSynth_top_Get_example_3_id_BaseAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_ID_BASE);
}

u32 XSynth_top_Get_example_3_id_HighAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_ID_HIGH);
}

u32 XSynth_top_Get_example_3_id_TotalBytes(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_ID_BASE + 1);
}

u32 XSynth_top_Get_example_3_id_BitWidth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_WIDTH_EXAMPLE_3_ID;
}

u32 XSynth_top_Get_example_3_id_Depth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_DEPTH_EXAMPLE_3_ID;
}

u32 XSynth_top_Write_example_3_id_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_ID_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_example_3_id_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_ID_BASE + (offset + i)*4);
    }
    return length;
}

u32 XSynth_top_Write_example_3_id_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_ID_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_example_3_id_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_ID_BASE + offset + i);
    }
    return length;
}

u32 XSynth_top_Get_example_0_value_BaseAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_VALUE_BASE);
}

u32 XSynth_top_Get_example_0_value_HighAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_VALUE_HIGH);
}

u32 XSynth_top_Get_example_0_value_TotalBytes(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_VALUE_BASE + 1);
}

u32 XSynth_top_Get_example_0_value_BitWidth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_WIDTH_EXAMPLE_0_VALUE;
}

u32 XSynth_top_Get_example_0_value_Depth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_DEPTH_EXAMPLE_0_VALUE;
}

u32 XSynth_top_Write_example_0_value_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_VALUE_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_example_0_value_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_VALUE_BASE + (offset + i)*4);
    }
    return length;
}

u32 XSynth_top_Write_example_0_value_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_VALUE_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_example_0_value_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_VALUE_BASE + offset + i);
    }
    return length;
}

u32 XSynth_top_Get_example_1_value_BaseAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_VALUE_BASE);
}

u32 XSynth_top_Get_example_1_value_HighAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_VALUE_HIGH);
}

u32 XSynth_top_Get_example_1_value_TotalBytes(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_VALUE_BASE + 1);
}

u32 XSynth_top_Get_example_1_value_BitWidth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_WIDTH_EXAMPLE_1_VALUE;
}

u32 XSynth_top_Get_example_1_value_Depth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_DEPTH_EXAMPLE_1_VALUE;
}

u32 XSynth_top_Write_example_1_value_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_VALUE_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_example_1_value_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_VALUE_BASE + (offset + i)*4);
    }
    return length;
}

u32 XSynth_top_Write_example_1_value_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_VALUE_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_example_1_value_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_VALUE_BASE + offset + i);
    }
    return length;
}

u32 XSynth_top_Get_example_2_value_BaseAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_VALUE_BASE);
}

u32 XSynth_top_Get_example_2_value_HighAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_VALUE_HIGH);
}

u32 XSynth_top_Get_example_2_value_TotalBytes(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_VALUE_BASE + 1);
}

u32 XSynth_top_Get_example_2_value_BitWidth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_WIDTH_EXAMPLE_2_VALUE;
}

u32 XSynth_top_Get_example_2_value_Depth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_DEPTH_EXAMPLE_2_VALUE;
}

u32 XSynth_top_Write_example_2_value_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_VALUE_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_example_2_value_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_VALUE_BASE + (offset + i)*4);
    }
    return length;
}

u32 XSynth_top_Write_example_2_value_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_VALUE_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_example_2_value_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_VALUE_BASE + offset + i);
    }
    return length;
}

u32 XSynth_top_Get_example_3_value_BaseAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_VALUE_BASE);
}

u32 XSynth_top_Get_example_3_value_HighAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_VALUE_HIGH);
}

u32 XSynth_top_Get_example_3_value_TotalBytes(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_VALUE_BASE + 1);
}

u32 XSynth_top_Get_example_3_value_BitWidth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_WIDTH_EXAMPLE_3_VALUE;
}

u32 XSynth_top_Get_example_3_value_Depth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_DEPTH_EXAMPLE_3_VALUE;
}

u32 XSynth_top_Write_example_3_value_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_VALUE_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_example_3_value_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_VALUE_BASE + (offset + i)*4);
    }
    return length;
}

u32 XSynth_top_Write_example_3_value_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_VALUE_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_example_3_value_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_VALUE_BASE + offset + i);
    }
    return length;
}

u32 XSynth_top_Get_sv_0_id_BaseAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_0_ID_BASE);
}

u32 XSynth_top_Get_sv_0_id_HighAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_0_ID_HIGH);
}

u32 XSynth_top_Get_sv_0_id_TotalBytes(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XSYNTH_TOP_SMO_IO_ADDR_SV_0_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_0_ID_BASE + 1);
}

u32 XSynth_top_Get_sv_0_id_BitWidth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_WIDTH_SV_0_ID;
}

u32 XSynth_top_Get_sv_0_id_Depth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_DEPTH_SV_0_ID;
}

u32 XSynth_top_Write_sv_0_id_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_SV_0_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_0_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_0_ID_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_sv_0_id_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_SV_0_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_0_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_0_ID_BASE + (offset + i)*4);
    }
    return length;
}

u32 XSynth_top_Write_sv_0_id_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_SV_0_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_0_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_0_ID_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_sv_0_id_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_SV_0_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_0_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_0_ID_BASE + offset + i);
    }
    return length;
}

u32 XSynth_top_Get_sv_1_id_BaseAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_1_ID_BASE);
}

u32 XSynth_top_Get_sv_1_id_HighAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_1_ID_HIGH);
}

u32 XSynth_top_Get_sv_1_id_TotalBytes(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XSYNTH_TOP_SMO_IO_ADDR_SV_1_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_1_ID_BASE + 1);
}

u32 XSynth_top_Get_sv_1_id_BitWidth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_WIDTH_SV_1_ID;
}

u32 XSynth_top_Get_sv_1_id_Depth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_DEPTH_SV_1_ID;
}

u32 XSynth_top_Write_sv_1_id_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_SV_1_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_1_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_1_ID_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_sv_1_id_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_SV_1_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_1_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_1_ID_BASE + (offset + i)*4);
    }
    return length;
}

u32 XSynth_top_Write_sv_1_id_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_SV_1_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_1_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_1_ID_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_sv_1_id_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_SV_1_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_1_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_1_ID_BASE + offset + i);
    }
    return length;
}

u32 XSynth_top_Get_sv_2_id_BaseAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_2_ID_BASE);
}

u32 XSynth_top_Get_sv_2_id_HighAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_2_ID_HIGH);
}

u32 XSynth_top_Get_sv_2_id_TotalBytes(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XSYNTH_TOP_SMO_IO_ADDR_SV_2_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_2_ID_BASE + 1);
}

u32 XSynth_top_Get_sv_2_id_BitWidth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_WIDTH_SV_2_ID;
}

u32 XSynth_top_Get_sv_2_id_Depth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_DEPTH_SV_2_ID;
}

u32 XSynth_top_Write_sv_2_id_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_SV_2_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_2_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_2_ID_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_sv_2_id_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_SV_2_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_2_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_2_ID_BASE + (offset + i)*4);
    }
    return length;
}

u32 XSynth_top_Write_sv_2_id_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_SV_2_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_2_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_2_ID_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_sv_2_id_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_SV_2_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_2_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_2_ID_BASE + offset + i);
    }
    return length;
}

u32 XSynth_top_Get_sv_3_id_BaseAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_3_ID_BASE);
}

u32 XSynth_top_Get_sv_3_id_HighAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_3_ID_HIGH);
}

u32 XSynth_top_Get_sv_3_id_TotalBytes(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XSYNTH_TOP_SMO_IO_ADDR_SV_3_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_3_ID_BASE + 1);
}

u32 XSynth_top_Get_sv_3_id_BitWidth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_WIDTH_SV_3_ID;
}

u32 XSynth_top_Get_sv_3_id_Depth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_DEPTH_SV_3_ID;
}

u32 XSynth_top_Write_sv_3_id_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_SV_3_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_3_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_3_ID_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_sv_3_id_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_SV_3_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_3_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_3_ID_BASE + (offset + i)*4);
    }
    return length;
}

u32 XSynth_top_Write_sv_3_id_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_SV_3_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_3_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_3_ID_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_sv_3_id_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_SV_3_ID_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_3_ID_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_3_ID_BASE + offset + i);
    }
    return length;
}

u32 XSynth_top_Get_sv_0_value_BaseAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_0_VALUE_BASE);
}

u32 XSynth_top_Get_sv_0_value_HighAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_0_VALUE_HIGH);
}

u32 XSynth_top_Get_sv_0_value_TotalBytes(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XSYNTH_TOP_SMO_IO_ADDR_SV_0_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_0_VALUE_BASE + 1);
}

u32 XSynth_top_Get_sv_0_value_BitWidth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_WIDTH_SV_0_VALUE;
}

u32 XSynth_top_Get_sv_0_value_Depth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_DEPTH_SV_0_VALUE;
}

u32 XSynth_top_Write_sv_0_value_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_SV_0_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_0_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_0_VALUE_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_sv_0_value_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_SV_0_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_0_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_0_VALUE_BASE + (offset + i)*4);
    }
    return length;
}

u32 XSynth_top_Write_sv_0_value_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_SV_0_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_0_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_0_VALUE_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_sv_0_value_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_SV_0_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_0_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_0_VALUE_BASE + offset + i);
    }
    return length;
}

u32 XSynth_top_Get_sv_1_value_BaseAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_1_VALUE_BASE);
}

u32 XSynth_top_Get_sv_1_value_HighAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_1_VALUE_HIGH);
}

u32 XSynth_top_Get_sv_1_value_TotalBytes(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XSYNTH_TOP_SMO_IO_ADDR_SV_1_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_1_VALUE_BASE + 1);
}

u32 XSynth_top_Get_sv_1_value_BitWidth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_WIDTH_SV_1_VALUE;
}

u32 XSynth_top_Get_sv_1_value_Depth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_DEPTH_SV_1_VALUE;
}

u32 XSynth_top_Write_sv_1_value_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_SV_1_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_1_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_1_VALUE_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_sv_1_value_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_SV_1_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_1_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_1_VALUE_BASE + (offset + i)*4);
    }
    return length;
}

u32 XSynth_top_Write_sv_1_value_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_SV_1_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_1_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_1_VALUE_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_sv_1_value_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_SV_1_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_1_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_1_VALUE_BASE + offset + i);
    }
    return length;
}

u32 XSynth_top_Get_sv_2_value_BaseAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_2_VALUE_BASE);
}

u32 XSynth_top_Get_sv_2_value_HighAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_2_VALUE_HIGH);
}

u32 XSynth_top_Get_sv_2_value_TotalBytes(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XSYNTH_TOP_SMO_IO_ADDR_SV_2_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_2_VALUE_BASE + 1);
}

u32 XSynth_top_Get_sv_2_value_BitWidth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_WIDTH_SV_2_VALUE;
}

u32 XSynth_top_Get_sv_2_value_Depth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_DEPTH_SV_2_VALUE;
}

u32 XSynth_top_Write_sv_2_value_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_SV_2_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_2_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_2_VALUE_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_sv_2_value_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_SV_2_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_2_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_2_VALUE_BASE + (offset + i)*4);
    }
    return length;
}

u32 XSynth_top_Write_sv_2_value_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_SV_2_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_2_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_2_VALUE_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_sv_2_value_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_SV_2_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_2_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_2_VALUE_BASE + offset + i);
    }
    return length;
}

u32 XSynth_top_Get_sv_3_value_BaseAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_3_VALUE_BASE);
}

u32 XSynth_top_Get_sv_3_value_HighAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_3_VALUE_HIGH);
}

u32 XSynth_top_Get_sv_3_value_TotalBytes(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XSYNTH_TOP_SMO_IO_ADDR_SV_3_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_3_VALUE_BASE + 1);
}

u32 XSynth_top_Get_sv_3_value_BitWidth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_WIDTH_SV_3_VALUE;
}

u32 XSynth_top_Get_sv_3_value_Depth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_DEPTH_SV_3_VALUE;
}

u32 XSynth_top_Write_sv_3_value_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_SV_3_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_3_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_3_VALUE_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_sv_3_value_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_SV_3_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_3_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_3_VALUE_BASE + (offset + i)*4);
    }
    return length;
}

u32 XSynth_top_Write_sv_3_value_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_SV_3_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_3_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_3_VALUE_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_sv_3_value_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_SV_3_VALUE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SV_3_VALUE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SV_3_VALUE_BASE + offset + i);
    }
    return length;
}

u32 XSynth_top_Get_lambda_BaseAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_LAMBDA_BASE);
}

u32 XSynth_top_Get_lambda_HighAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_LAMBDA_HIGH);
}

u32 XSynth_top_Get_lambda_TotalBytes(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XSYNTH_TOP_SMO_IO_ADDR_LAMBDA_HIGH - XSYNTH_TOP_SMO_IO_ADDR_LAMBDA_BASE + 1);
}

u32 XSynth_top_Get_lambda_BitWidth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_WIDTH_LAMBDA;
}

u32 XSynth_top_Get_lambda_Depth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_DEPTH_LAMBDA;
}

u32 XSynth_top_Write_lambda_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_LAMBDA_HIGH - XSYNTH_TOP_SMO_IO_ADDR_LAMBDA_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_LAMBDA_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_lambda_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_LAMBDA_HIGH - XSYNTH_TOP_SMO_IO_ADDR_LAMBDA_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_LAMBDA_BASE + (offset + i)*4);
    }
    return length;
}

u32 XSynth_top_Write_lambda_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_LAMBDA_HIGH - XSYNTH_TOP_SMO_IO_ADDR_LAMBDA_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_LAMBDA_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_lambda_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_LAMBDA_HIGH - XSYNTH_TOP_SMO_IO_ADDR_LAMBDA_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_LAMBDA_BASE + offset + i);
    }
    return length;
}

u32 XSynth_top_Get_svNonZeroFeature_BaseAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SVNONZEROFEATURE_BASE);
}

u32 XSynth_top_Get_svNonZeroFeature_HighAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SVNONZEROFEATURE_HIGH);
}

u32 XSynth_top_Get_svNonZeroFeature_TotalBytes(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XSYNTH_TOP_SMO_IO_ADDR_SVNONZEROFEATURE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SVNONZEROFEATURE_BASE + 1);
}

u32 XSynth_top_Get_svNonZeroFeature_BitWidth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_WIDTH_SVNONZEROFEATURE;
}

u32 XSynth_top_Get_svNonZeroFeature_Depth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_DEPTH_SVNONZEROFEATURE;
}

u32 XSynth_top_Write_svNonZeroFeature_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_SVNONZEROFEATURE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SVNONZEROFEATURE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SVNONZEROFEATURE_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_svNonZeroFeature_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_SVNONZEROFEATURE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SVNONZEROFEATURE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SVNONZEROFEATURE_BASE + (offset + i)*4);
    }
    return length;
}

u32 XSynth_top_Write_svNonZeroFeature_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_SVNONZEROFEATURE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SVNONZEROFEATURE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SVNONZEROFEATURE_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_svNonZeroFeature_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_SVNONZEROFEATURE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_SVNONZEROFEATURE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_SVNONZEROFEATURE_BASE + offset + i);
    }
    return length;
}

u32 XSynth_top_Get_nonZeroFeature_BaseAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_NONZEROFEATURE_BASE);
}

u32 XSynth_top_Get_nonZeroFeature_HighAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_NONZEROFEATURE_HIGH);
}

u32 XSynth_top_Get_nonZeroFeature_TotalBytes(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XSYNTH_TOP_SMO_IO_ADDR_NONZEROFEATURE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_NONZEROFEATURE_BASE + 1);
}

u32 XSynth_top_Get_nonZeroFeature_BitWidth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_WIDTH_NONZEROFEATURE;
}

u32 XSynth_top_Get_nonZeroFeature_Depth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_DEPTH_NONZEROFEATURE;
}

u32 XSynth_top_Write_nonZeroFeature_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_NONZEROFEATURE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_NONZEROFEATURE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_NONZEROFEATURE_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_nonZeroFeature_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_NONZEROFEATURE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_NONZEROFEATURE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_NONZEROFEATURE_BASE + (offset + i)*4);
    }
    return length;
}

u32 XSynth_top_Write_nonZeroFeature_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_NONZEROFEATURE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_NONZEROFEATURE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_NONZEROFEATURE_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_nonZeroFeature_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_NONZEROFEATURE_HIGH - XSYNTH_TOP_SMO_IO_ADDR_NONZEROFEATURE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_NONZEROFEATURE_BASE + offset + i);
    }
    return length;
}

u32 XSynth_top_Get_weight_BaseAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_WEIGHT_BASE);
}

u32 XSynth_top_Get_weight_HighAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_WEIGHT_HIGH);
}

u32 XSynth_top_Get_weight_TotalBytes(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XSYNTH_TOP_SMO_IO_ADDR_WEIGHT_HIGH - XSYNTH_TOP_SMO_IO_ADDR_WEIGHT_BASE + 1);
}

u32 XSynth_top_Get_weight_BitWidth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_WIDTH_WEIGHT;
}

u32 XSynth_top_Get_weight_Depth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_DEPTH_WEIGHT;
}

u32 XSynth_top_Write_weight_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_WEIGHT_HIGH - XSYNTH_TOP_SMO_IO_ADDR_WEIGHT_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_WEIGHT_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_weight_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_WEIGHT_HIGH - XSYNTH_TOP_SMO_IO_ADDR_WEIGHT_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_WEIGHT_BASE + (offset + i)*4);
    }
    return length;
}

u32 XSynth_top_Write_weight_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_WEIGHT_HIGH - XSYNTH_TOP_SMO_IO_ADDR_WEIGHT_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_WEIGHT_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_weight_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_WEIGHT_HIGH - XSYNTH_TOP_SMO_IO_ADDR_WEIGHT_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_WEIGHT_BASE + offset + i);
    }
    return length;
}

u32 XSynth_top_Get_output_r_BaseAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_OUTPUT_R_BASE);
}

u32 XSynth_top_Get_output_r_HighAddress(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_OUTPUT_R_HIGH);
}

u32 XSynth_top_Get_output_r_TotalBytes(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XSYNTH_TOP_SMO_IO_ADDR_OUTPUT_R_HIGH - XSYNTH_TOP_SMO_IO_ADDR_OUTPUT_R_BASE + 1);
}

u32 XSynth_top_Get_output_r_BitWidth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_WIDTH_OUTPUT_R;
}

u32 XSynth_top_Get_output_r_Depth(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSYNTH_TOP_SMO_IO_DEPTH_OUTPUT_R;
}

u32 XSynth_top_Write_output_r_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_OUTPUT_R_HIGH - XSYNTH_TOP_SMO_IO_ADDR_OUTPUT_R_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_OUTPUT_R_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_output_r_Words(XSynth_top *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSYNTH_TOP_SMO_IO_ADDR_OUTPUT_R_HIGH - XSYNTH_TOP_SMO_IO_ADDR_OUTPUT_R_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_OUTPUT_R_BASE + (offset + i)*4);
    }
    return length;
}

u32 XSynth_top_Write_output_r_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_OUTPUT_R_HIGH - XSYNTH_TOP_SMO_IO_ADDR_OUTPUT_R_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_OUTPUT_R_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XSynth_top_Read_output_r_Bytes(XSynth_top *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSYNTH_TOP_SMO_IO_ADDR_OUTPUT_R_HIGH - XSYNTH_TOP_SMO_IO_ADDR_OUTPUT_R_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Smo_io_BaseAddress + XSYNTH_TOP_SMO_IO_ADDR_OUTPUT_R_BASE + offset + i);
    }
    return length;
}

void XSynth_top_InterruptGlobalEnable(XSynth_top *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSynth_top_WriteReg(InstancePtr->Smo_io_BaseAddress, XSYNTH_TOP_SMO_IO_ADDR_GIE, 1);
}

void XSynth_top_InterruptGlobalDisable(XSynth_top *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSynth_top_WriteReg(InstancePtr->Smo_io_BaseAddress, XSYNTH_TOP_SMO_IO_ADDR_GIE, 0);
}

void XSynth_top_InterruptEnable(XSynth_top *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XSynth_top_ReadReg(InstancePtr->Smo_io_BaseAddress, XSYNTH_TOP_SMO_IO_ADDR_IER);
    XSynth_top_WriteReg(InstancePtr->Smo_io_BaseAddress, XSYNTH_TOP_SMO_IO_ADDR_IER, Register | Mask);
}

void XSynth_top_InterruptDisable(XSynth_top *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XSynth_top_ReadReg(InstancePtr->Smo_io_BaseAddress, XSYNTH_TOP_SMO_IO_ADDR_IER);
    XSynth_top_WriteReg(InstancePtr->Smo_io_BaseAddress, XSYNTH_TOP_SMO_IO_ADDR_IER, Register & (~Mask));
}

void XSynth_top_InterruptClear(XSynth_top *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSynth_top_WriteReg(InstancePtr->Smo_io_BaseAddress, XSYNTH_TOP_SMO_IO_ADDR_ISR, Mask);
}

u32 XSynth_top_InterruptGetEnabled(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSynth_top_ReadReg(InstancePtr->Smo_io_BaseAddress, XSYNTH_TOP_SMO_IO_ADDR_IER);
}

u32 XSynth_top_InterruptGetStatus(XSynth_top *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSynth_top_ReadReg(InstancePtr->Smo_io_BaseAddress, XSYNTH_TOP_SMO_IO_ADDR_ISR);
}

