/* Copyright (c) 2021 Lantronix. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

&bluetooth {
	status = "disabled";
};

&cam_csiphy0 {
	status = "disabled";
};

&cam_csiphy1 {
	status = "disabled";
};

&cam_csiphy2 {
	status = "disabled";
};

&cam_csiphy2 {
	status = "disabled";
};

&cam_cci0 {
	status = "disabled";
};

&cam_cci1 {
	status = "disabled";
};

&cam_isp_mgr {
	status = "disabled";
};
&cam_fd_mgr {
	status = "disabled";
};
&cam_fd {
	status = "disabled";
};

&cam_lrme_mgr {
	status = "disabled";
};
&cam_lrme {
	status = "disabled";
};
&cam_csid0 {
	status = "disabled";
};

&cam_vfe0 {
	status = "disabled";
};

&cam_csid1 {
	status = "disabled";
};

&cam_vfe1 {
	status = "disabled";
};

&cam_csid_lite0 {
	status = "disabled";
};

&cam_vfe_lite0 {
	status = "disabled";
};

&cam_csid_lite1 {
	status = "disabled";
};

&cam_vfe_lite1 {
	status = "disabled";
};

&cam_smmu {
	status = "disabled";
};

&cam_a5 {
	status = "disabled";
};

&cam_ipe0 {
	status = "disabled";
};

&cam_ipe1 {
	status = "disabled";
};

&cam_bps {
	status = "disabled";
};

&cam_jpeg_mgr {
	status = "disabled";
};

&cam_jpeg_enc {
	status = "disabled";
};

&cam_jpeg_dma {
	status = "disabled";
};

&qupv3_se11_i2c {
	status = "disabled";
};

&gecko_core_platform {
	status = "disabled";
};

&tdm_pri_rx {
	status = "disabled";
};

&tdm_pri_tx {
	status = "disabled";
};

&tdm_sec_rx {
	status = "disabled";
};

&tdm_sec_tx {
	status = "disabled";
};

&tdm_tert_rx {
	status = "disabled";
};

&tdm_tert_tx {
	status = "disabled";
};

&tdm_quat_rx {
	status = "disabled";
};

&tdm_quat_tx {
	status = "disabled";
};

&tdm_quin_rx {
	status = "disabled";
};

&tdm_quin_tx {
	status = "disabled";
};

&fsa4480 {
	status = "disabled";
};

&hsi2s {
	status = "disabled";
};

&soc {
	/delete-node/ cam_isp_mgr;
	/delete-node/ cam_fd_mgr;
	/delete-node/ cam_fd;
	/delete-node/ cam_lrme_mgr;
	/delete-node/ cam_lrme;
	/delete-node/ cam_csid0;
	/delete-node/ cam_vfe0;
	/delete-node/ cam_csid1;
	/delete-node/ cam_vfe1;
	/delete-node/ cam_csid_lite0;
	/delete-node/ cam_vfe_lite0;
	/delete-node/ cam_csid_lite1;
	/delete-node/ cam_vfe_lite1;
	/delete-node/ cam_csiphy0;
	/delete-node/ cam_csiphy1;
	/delete-node/ cam_csiphy2;
	/delete-node/ cam_csiphy3;
	/delete-node/ cam_cci0;
	/delete-node/ cam_cci1;
	/delete-node/ cam_smmu;
	/delete-node/ cam_a5;
	/delete-node/ cam_ipe0;
	/delete-node/ cam_ipe1;
	/delete-node/ cam_bps;
	/delete-node/ cam_jpeg_mgr;
	/delete-node/ cam_jpeg_enc;
	/delete-node/ cam_jpeg_dma;
        /delete-node/ gecko_core_platform;
        /delete-node/ tdm_pri_rx;
        /delete-node/ tdm_pri_tx;
        /delete-node/ tdm_sec_rx;
        /delete-node/ tdm_sec_tx;
        /delete-node/ tdm_tert_rx;
        /delete-node/ tdm_tert_tx;
        /delete-node/ tdm_quat_rx;
        /delete-node/ tdm_quat_tx;
        /delete-node/ tdm_quin_rx;
        /delete-node/ tdm_quin_tx;
	/delete-node/ hsi2s;

	qcom,cam-req-mgr {
		status = "disabled";
	};

	/* PLC */
	qupv3_se16_2uart: qcom,qup_uart@a94000 {
		compatible = "qcom,msm-geni-serial-hs";
		reg = <0xa94000 0x4000>;
		reg-names = "se_phys";
		clock-names = "se-clk", "m-ahb", "s-ahb";
		clocks = <&clock_gcc GCC_QUPV3_WRAP1_S5_CLK>,
		       <&clock_gcc GCC_QUPV3_WRAP_1_M_AHB_CLK>,
		       <&clock_gcc GCC_QUPV3_WRAP_1_S_AHB_CLK>;
		pinctrl-names = "default", "sleep";
		pinctrl-0 = <&qupv3_se16_2uart_active>;
		pinctrl-1 = <&qupv3_se16_2uart_sleep>;
		interrupts = <GIC_SPI 358 0>;
		qcom,wrapper-core = <&qupv3_1>;
		status = "okay";
	};
};

&tlmm {
	lis2dh12_int1_default: lis2dh12_int1_default {
		mux {
			pins = "gpio142";
			function = "gpio";
		};
		config {
			pins = "gpio142";
			drive-strength = <16>;
			bias-pull-down;
		};
	};

	lis2dh12_int2_default: lis2dh12_int2_default {
		mux {
			pins = "gpio153";
			function = "gpio";
		};
		config {
			pins = "gpio153";
			drive-strength = <16>;
			bias-pull-down;
		};
	};

	pcie0_wake_qed_default: pcie0_wake_qed_default {
		mux {
			pins = "gpio37";
			function = "gpio";
		};

		config {
			pins = "gpio37";
			drive-strength = <2>;
			bias-disable;
		};
	};
};

&qupv3_se17_i2c {
	status = "ok";

	lis2dh12_accel@19 {
		status = "okay";
		compatible = "st,lis2dh12-accel";
		reg = <0x19>;
		interrupt-parent = <&tlmm>;
		interrupts = <142 IRQ_TYPE_EDGE_RISING>,
			     <152 IRQ_TYPE_EDGE_RISING>;
	        st,drdy-int-pin = <1>;
		pinctrl-names = "default";
		pinctrl-0 = <&lis2dh12_int1_default
			&lis2dh12_int2_default>;
	};
};

&qupv3_se19_i2c {
	status = "ok";
};

&pcie0 {
	pinctrl-0 = <&pcie0_clkreq_default
		&pcie0_perst_default
		&pcie0_wake_qed_default>;
	qcom,boot-option = <0x0>;
};

&pcie1 {
	qcom,boot-option = <0x0>;
};
