// This file is part of the materials accompanying the book 
// "The Elements of Computing Systems" by Nisan and Schocken, 
// MIT Press. Book site: www.idc.ac.il/tecs
// File name: projects/03/2/RAM4K.hdl

/**
 * Memory of 4K registers, each 16-bit wide.  
 * The chip facilitates read and write operations, as follows:
 *     Read:  out(t) = RAM4K[address(t)](t)
 *     Write: If load(t-1) then RAM4K[address(t-1)](t) = in(t-1)
 * In words: the chip always outputs the value stored at the memory 
 * location specified by address. If load=1, the in value is loaded 
 * into the memory location specified by address.  This value becomes 
 * available through the out output starting from the next time step.
 */

CHIP RAM4K {

    IN  in[16], load, address[12];
    OUT out[16];

    PARTS:
		 DMux8Way16(in=in, sel=address[9..11], a=a, b=b, c=c, d=d, e=e, f=f, g=g, h=h);
		 
		 And(a=load, b=true, out=l);
		 DMux8Way(in=l, sel=address[9..11], a=al, b=bl, c=cl, d=dl, e=el, f=fl, g=gl, h=hl);
		 
		 RAM512(in=a, load=al, address=address[0..8], out=ao);
     RAM512(in=b, load=bl, address=address[0..8], out=bo);
		 RAM512(in=c, load=cl, address=address[0..8], out=co);
		 RAM512(in=d, load=dl, address=address[0..8], out=do);
		 RAM512(in=e, load=el, address=address[0..8], out=eo);
		 RAM512(in=f, load=fl, address=address[0..8], out=fo);
		 RAM512(in=g, load=gl, address=address[0..8], out=go);
		 RAM512(in=h, load=hl, address=address[0..8], out=ho);
		 
		 Mux8Way16(a=ao, b=bo, c=co, d=do, e=eo, f=fo, g=go, h=ho, sel=address[9..11], out=out);

}
