[{"name":"蔡孟伸","email":"mstsai@ntut.edu.tw","latestUpdate":"2011-02-22 10:08:47","objective":"本課程主要在介紹微處理系統的介面設計。其中包括記憶體介面，一般的輸出輸入介面以及CPLD/FPGA介面。由於CPLD與FPGA大量應用在嵌入式系統中，如何利用微處理器的彈性軟體設計，搭配CPLD/FPGA的高速運算能力，將是本課程的重點。","schedule":"Week　　Contents　　Remark\n1　　Course Brief\n2　　FPGA/SOC Introduction\n3　　VHDL -1  VHDL vs. Verilog\n4　　VHDL -2\n5　　Lab 1&amp;2: Quartus and DE2 Tutorial\n6　　VHDL -3\n7　　Memory Access\n8　　Lab 3: Quartus and ModelSim\n9　　Midterm Exam\n10　　Lab 4: NIOS-II and SOPC Builder　　Midterm Project\n11　　Microprocessor Interface,PWM Example\n12　　CPU Design I\n13　　Lab 5: NIOS-II User Logic\n14　　CPU Design II\n15　　Final Project Advanced Presentation, DE2 SDRAM Usage,DE2 uClinux Demonstration\n16　　Term Project Demonstration I\n17　　Term Project Demonstration II\n18　　Term Project Report Due","scorePolicy":"1. HomeWork　　                  20%\n2. Midterm Project　　　　         30%\n3. Final Project/Report　　　　30%\n4. Participation/Quiz　　　　20%","materials":"Computer Organization and Design, D.A. Patterson, J.L. Hennessy, Elsevier Inc., 2005.","foreignLanguageTextbooks":false}]
