-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity relu_array_array_ap_ufixed_16u_relu_config15_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_0_V_empty_n : IN STD_LOGIC;
    data_V_data_0_V_read : OUT STD_LOGIC;
    data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_1_V_empty_n : IN STD_LOGIC;
    data_V_data_1_V_read : OUT STD_LOGIC;
    data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_2_V_empty_n : IN STD_LOGIC;
    data_V_data_2_V_read : OUT STD_LOGIC;
    data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_3_V_empty_n : IN STD_LOGIC;
    data_V_data_3_V_read : OUT STD_LOGIC;
    data_V_data_4_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_4_V_empty_n : IN STD_LOGIC;
    data_V_data_4_V_read : OUT STD_LOGIC;
    data_V_data_5_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_5_V_empty_n : IN STD_LOGIC;
    data_V_data_5_V_read : OUT STD_LOGIC;
    data_V_data_6_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_6_V_empty_n : IN STD_LOGIC;
    data_V_data_6_V_read : OUT STD_LOGIC;
    data_V_data_7_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_7_V_empty_n : IN STD_LOGIC;
    data_V_data_7_V_read : OUT STD_LOGIC;
    data_V_data_8_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_8_V_empty_n : IN STD_LOGIC;
    data_V_data_8_V_read : OUT STD_LOGIC;
    data_V_data_9_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_9_V_empty_n : IN STD_LOGIC;
    data_V_data_9_V_read : OUT STD_LOGIC;
    data_V_data_10_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_10_V_empty_n : IN STD_LOGIC;
    data_V_data_10_V_read : OUT STD_LOGIC;
    data_V_data_11_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_11_V_empty_n : IN STD_LOGIC;
    data_V_data_11_V_read : OUT STD_LOGIC;
    data_V_data_12_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_12_V_empty_n : IN STD_LOGIC;
    data_V_data_12_V_read : OUT STD_LOGIC;
    data_V_data_13_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_13_V_empty_n : IN STD_LOGIC;
    data_V_data_13_V_read : OUT STD_LOGIC;
    data_V_data_14_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_14_V_empty_n : IN STD_LOGIC;
    data_V_data_14_V_read : OUT STD_LOGIC;
    data_V_data_15_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_15_V_empty_n : IN STD_LOGIC;
    data_V_data_15_V_read : OUT STD_LOGIC;
    res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_0_V_full_n : IN STD_LOGIC;
    res_V_data_0_V_write : OUT STD_LOGIC;
    res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_1_V_full_n : IN STD_LOGIC;
    res_V_data_1_V_write : OUT STD_LOGIC;
    res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_2_V_full_n : IN STD_LOGIC;
    res_V_data_2_V_write : OUT STD_LOGIC;
    res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_3_V_full_n : IN STD_LOGIC;
    res_V_data_3_V_write : OUT STD_LOGIC;
    res_V_data_4_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_4_V_full_n : IN STD_LOGIC;
    res_V_data_4_V_write : OUT STD_LOGIC;
    res_V_data_5_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_5_V_full_n : IN STD_LOGIC;
    res_V_data_5_V_write : OUT STD_LOGIC;
    res_V_data_6_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_6_V_full_n : IN STD_LOGIC;
    res_V_data_6_V_write : OUT STD_LOGIC;
    res_V_data_7_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_7_V_full_n : IN STD_LOGIC;
    res_V_data_7_V_write : OUT STD_LOGIC;
    res_V_data_8_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_8_V_full_n : IN STD_LOGIC;
    res_V_data_8_V_write : OUT STD_LOGIC;
    res_V_data_9_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_9_V_full_n : IN STD_LOGIC;
    res_V_data_9_V_write : OUT STD_LOGIC;
    res_V_data_10_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_10_V_full_n : IN STD_LOGIC;
    res_V_data_10_V_write : OUT STD_LOGIC;
    res_V_data_11_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_11_V_full_n : IN STD_LOGIC;
    res_V_data_11_V_write : OUT STD_LOGIC;
    res_V_data_12_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_12_V_full_n : IN STD_LOGIC;
    res_V_data_12_V_write : OUT STD_LOGIC;
    res_V_data_13_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_13_V_full_n : IN STD_LOGIC;
    res_V_data_13_V_write : OUT STD_LOGIC;
    res_V_data_14_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_14_V_full_n : IN STD_LOGIC;
    res_V_data_14_V_write : OUT STD_LOGIC;
    res_V_data_15_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_15_V_full_n : IN STD_LOGIC;
    res_V_data_15_V_write : OUT STD_LOGIC );
end;


architecture behav of relu_array_array_ap_ufixed_16u_relu_config15_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal data_V_data_0_V_blk_n : STD_LOGIC;
    signal data_V_data_1_V_blk_n : STD_LOGIC;
    signal data_V_data_2_V_blk_n : STD_LOGIC;
    signal data_V_data_3_V_blk_n : STD_LOGIC;
    signal data_V_data_4_V_blk_n : STD_LOGIC;
    signal data_V_data_5_V_blk_n : STD_LOGIC;
    signal data_V_data_6_V_blk_n : STD_LOGIC;
    signal data_V_data_7_V_blk_n : STD_LOGIC;
    signal data_V_data_8_V_blk_n : STD_LOGIC;
    signal data_V_data_9_V_blk_n : STD_LOGIC;
    signal data_V_data_10_V_blk_n : STD_LOGIC;
    signal data_V_data_11_V_blk_n : STD_LOGIC;
    signal data_V_data_12_V_blk_n : STD_LOGIC;
    signal data_V_data_13_V_blk_n : STD_LOGIC;
    signal data_V_data_14_V_blk_n : STD_LOGIC;
    signal data_V_data_15_V_blk_n : STD_LOGIC;
    signal res_V_data_0_V_blk_n : STD_LOGIC;
    signal res_V_data_1_V_blk_n : STD_LOGIC;
    signal res_V_data_2_V_blk_n : STD_LOGIC;
    signal res_V_data_3_V_blk_n : STD_LOGIC;
    signal res_V_data_4_V_blk_n : STD_LOGIC;
    signal res_V_data_5_V_blk_n : STD_LOGIC;
    signal res_V_data_6_V_blk_n : STD_LOGIC;
    signal res_V_data_7_V_blk_n : STD_LOGIC;
    signal res_V_data_8_V_blk_n : STD_LOGIC;
    signal res_V_data_9_V_blk_n : STD_LOGIC;
    signal res_V_data_10_V_blk_n : STD_LOGIC;
    signal res_V_data_11_V_blk_n : STD_LOGIC;
    signal res_V_data_12_V_blk_n : STD_LOGIC;
    signal res_V_data_13_V_blk_n : STD_LOGIC;
    signal res_V_data_14_V_blk_n : STD_LOGIC;
    signal res_V_data_15_V_blk_n : STD_LOGIC;
    signal io_acc_block_signal_op37 : STD_LOGIC;
    signal io_acc_block_signal_op102 : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal icmp_ln1494_fu_256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_fu_262_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_1_fu_272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_1_fu_278_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_2_fu_288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_2_fu_294_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_3_fu_304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_3_fu_310_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_4_fu_320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_4_fu_326_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_5_fu_336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_5_fu_342_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_6_fu_352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_6_fu_358_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_7_fu_368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_7_fu_374_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_8_fu_384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_8_fu_390_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_9_fu_400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_9_fu_406_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_10_fu_416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_10_fu_422_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_11_fu_432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_11_fu_438_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_12_fu_448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_12_fu_454_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_13_fu_464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_13_fu_470_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_14_fu_480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_14_fu_486_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1494_15_fu_496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_15_fu_502_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_block_state1_assign_proc : process(real_start, ap_done_reg, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    data_V_data_0_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, data_V_data_0_V_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_0_V_blk_n <= data_V_data_0_V_empty_n;
        else 
            data_V_data_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_0_V_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_0_V_read <= ap_const_logic_1;
        else 
            data_V_data_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_10_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, data_V_data_10_V_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_10_V_blk_n <= data_V_data_10_V_empty_n;
        else 
            data_V_data_10_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_10_V_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_10_V_read <= ap_const_logic_1;
        else 
            data_V_data_10_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_11_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, data_V_data_11_V_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_11_V_blk_n <= data_V_data_11_V_empty_n;
        else 
            data_V_data_11_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_11_V_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_11_V_read <= ap_const_logic_1;
        else 
            data_V_data_11_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_12_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, data_V_data_12_V_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_12_V_blk_n <= data_V_data_12_V_empty_n;
        else 
            data_V_data_12_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_12_V_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_12_V_read <= ap_const_logic_1;
        else 
            data_V_data_12_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_13_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, data_V_data_13_V_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_13_V_blk_n <= data_V_data_13_V_empty_n;
        else 
            data_V_data_13_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_13_V_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_13_V_read <= ap_const_logic_1;
        else 
            data_V_data_13_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_14_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, data_V_data_14_V_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_14_V_blk_n <= data_V_data_14_V_empty_n;
        else 
            data_V_data_14_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_14_V_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_14_V_read <= ap_const_logic_1;
        else 
            data_V_data_14_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_15_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, data_V_data_15_V_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_15_V_blk_n <= data_V_data_15_V_empty_n;
        else 
            data_V_data_15_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_15_V_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_15_V_read <= ap_const_logic_1;
        else 
            data_V_data_15_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_1_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, data_V_data_1_V_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_1_V_blk_n <= data_V_data_1_V_empty_n;
        else 
            data_V_data_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_1_V_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_1_V_read <= ap_const_logic_1;
        else 
            data_V_data_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_2_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, data_V_data_2_V_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_2_V_blk_n <= data_V_data_2_V_empty_n;
        else 
            data_V_data_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_2_V_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_2_V_read <= ap_const_logic_1;
        else 
            data_V_data_2_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_3_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, data_V_data_3_V_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_3_V_blk_n <= data_V_data_3_V_empty_n;
        else 
            data_V_data_3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_3_V_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_3_V_read <= ap_const_logic_1;
        else 
            data_V_data_3_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_4_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, data_V_data_4_V_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_4_V_blk_n <= data_V_data_4_V_empty_n;
        else 
            data_V_data_4_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_4_V_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_4_V_read <= ap_const_logic_1;
        else 
            data_V_data_4_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_5_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, data_V_data_5_V_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_5_V_blk_n <= data_V_data_5_V_empty_n;
        else 
            data_V_data_5_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_5_V_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_5_V_read <= ap_const_logic_1;
        else 
            data_V_data_5_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_6_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, data_V_data_6_V_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_6_V_blk_n <= data_V_data_6_V_empty_n;
        else 
            data_V_data_6_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_6_V_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_6_V_read <= ap_const_logic_1;
        else 
            data_V_data_6_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_7_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, data_V_data_7_V_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_7_V_blk_n <= data_V_data_7_V_empty_n;
        else 
            data_V_data_7_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_7_V_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_7_V_read <= ap_const_logic_1;
        else 
            data_V_data_7_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_8_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, data_V_data_8_V_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_8_V_blk_n <= data_V_data_8_V_empty_n;
        else 
            data_V_data_8_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_8_V_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_8_V_read <= ap_const_logic_1;
        else 
            data_V_data_8_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_9_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, data_V_data_9_V_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_9_V_blk_n <= data_V_data_9_V_empty_n;
        else 
            data_V_data_9_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_9_V_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_V_data_9_V_read <= ap_const_logic_1;
        else 
            data_V_data_9_V_read <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1494_10_fu_416_p2 <= "1" when (signed(data_V_data_10_V_dout) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1494_11_fu_432_p2 <= "1" when (signed(data_V_data_11_V_dout) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1494_12_fu_448_p2 <= "1" when (signed(data_V_data_12_V_dout) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1494_13_fu_464_p2 <= "1" when (signed(data_V_data_13_V_dout) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1494_14_fu_480_p2 <= "1" when (signed(data_V_data_14_V_dout) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1494_15_fu_496_p2 <= "1" when (signed(data_V_data_15_V_dout) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1494_1_fu_272_p2 <= "1" when (signed(data_V_data_1_V_dout) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1494_2_fu_288_p2 <= "1" when (signed(data_V_data_2_V_dout) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1494_3_fu_304_p2 <= "1" when (signed(data_V_data_3_V_dout) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1494_4_fu_320_p2 <= "1" when (signed(data_V_data_4_V_dout) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1494_5_fu_336_p2 <= "1" when (signed(data_V_data_5_V_dout) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1494_6_fu_352_p2 <= "1" when (signed(data_V_data_6_V_dout) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1494_7_fu_368_p2 <= "1" when (signed(data_V_data_7_V_dout) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1494_8_fu_384_p2 <= "1" when (signed(data_V_data_8_V_dout) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1494_9_fu_400_p2 <= "1" when (signed(data_V_data_9_V_dout) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1494_fu_256_p2 <= "1" when (signed(data_V_data_0_V_dout) > signed(ap_const_lv16_0)) else "0";

    internal_ap_ready_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    io_acc_block_signal_op102 <= (res_V_data_9_V_full_n and res_V_data_8_V_full_n and res_V_data_7_V_full_n and res_V_data_6_V_full_n and res_V_data_5_V_full_n and res_V_data_4_V_full_n and res_V_data_3_V_full_n and res_V_data_2_V_full_n and res_V_data_1_V_full_n and res_V_data_15_V_full_n and res_V_data_14_V_full_n and res_V_data_13_V_full_n and res_V_data_12_V_full_n and res_V_data_11_V_full_n and res_V_data_10_V_full_n and res_V_data_0_V_full_n);
    io_acc_block_signal_op37 <= (data_V_data_9_V_empty_n and data_V_data_8_V_empty_n and data_V_data_7_V_empty_n and data_V_data_6_V_empty_n and data_V_data_5_V_empty_n and data_V_data_4_V_empty_n and data_V_data_3_V_empty_n and data_V_data_2_V_empty_n and data_V_data_1_V_empty_n and data_V_data_15_V_empty_n and data_V_data_14_V_empty_n and data_V_data_13_V_empty_n and data_V_data_12_V_empty_n and data_V_data_11_V_empty_n and data_V_data_10_V_empty_n and data_V_data_0_V_empty_n);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;


    res_V_data_0_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, res_V_data_0_V_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_0_V_blk_n <= res_V_data_0_V_full_n;
        else 
            res_V_data_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_0_V_din <= 
        trunc_ln_fu_262_p4 when (icmp_ln1494_fu_256_p2(0) = '1') else 
        ap_const_lv12_0;

    res_V_data_0_V_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_0_V_write <= ap_const_logic_1;
        else 
            res_V_data_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_10_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, res_V_data_10_V_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_10_V_blk_n <= res_V_data_10_V_full_n;
        else 
            res_V_data_10_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_10_V_din <= 
        trunc_ln708_10_fu_422_p4 when (icmp_ln1494_10_fu_416_p2(0) = '1') else 
        ap_const_lv12_0;

    res_V_data_10_V_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_10_V_write <= ap_const_logic_1;
        else 
            res_V_data_10_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_11_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, res_V_data_11_V_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_11_V_blk_n <= res_V_data_11_V_full_n;
        else 
            res_V_data_11_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_11_V_din <= 
        trunc_ln708_11_fu_438_p4 when (icmp_ln1494_11_fu_432_p2(0) = '1') else 
        ap_const_lv12_0;

    res_V_data_11_V_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_11_V_write <= ap_const_logic_1;
        else 
            res_V_data_11_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_12_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, res_V_data_12_V_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_12_V_blk_n <= res_V_data_12_V_full_n;
        else 
            res_V_data_12_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_12_V_din <= 
        trunc_ln708_12_fu_454_p4 when (icmp_ln1494_12_fu_448_p2(0) = '1') else 
        ap_const_lv12_0;

    res_V_data_12_V_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_12_V_write <= ap_const_logic_1;
        else 
            res_V_data_12_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_13_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, res_V_data_13_V_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_13_V_blk_n <= res_V_data_13_V_full_n;
        else 
            res_V_data_13_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_13_V_din <= 
        trunc_ln708_13_fu_470_p4 when (icmp_ln1494_13_fu_464_p2(0) = '1') else 
        ap_const_lv12_0;

    res_V_data_13_V_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_13_V_write <= ap_const_logic_1;
        else 
            res_V_data_13_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_14_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, res_V_data_14_V_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_14_V_blk_n <= res_V_data_14_V_full_n;
        else 
            res_V_data_14_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_14_V_din <= 
        trunc_ln708_14_fu_486_p4 when (icmp_ln1494_14_fu_480_p2(0) = '1') else 
        ap_const_lv12_0;

    res_V_data_14_V_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_14_V_write <= ap_const_logic_1;
        else 
            res_V_data_14_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_15_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, res_V_data_15_V_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_15_V_blk_n <= res_V_data_15_V_full_n;
        else 
            res_V_data_15_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_15_V_din <= 
        trunc_ln708_15_fu_502_p4 when (icmp_ln1494_15_fu_496_p2(0) = '1') else 
        ap_const_lv12_0;

    res_V_data_15_V_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_15_V_write <= ap_const_logic_1;
        else 
            res_V_data_15_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_1_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, res_V_data_1_V_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_1_V_blk_n <= res_V_data_1_V_full_n;
        else 
            res_V_data_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_1_V_din <= 
        trunc_ln708_1_fu_278_p4 when (icmp_ln1494_1_fu_272_p2(0) = '1') else 
        ap_const_lv12_0;

    res_V_data_1_V_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_1_V_write <= ap_const_logic_1;
        else 
            res_V_data_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_2_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, res_V_data_2_V_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_2_V_blk_n <= res_V_data_2_V_full_n;
        else 
            res_V_data_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_2_V_din <= 
        trunc_ln708_2_fu_294_p4 when (icmp_ln1494_2_fu_288_p2(0) = '1') else 
        ap_const_lv12_0;

    res_V_data_2_V_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_2_V_write <= ap_const_logic_1;
        else 
            res_V_data_2_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_3_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, res_V_data_3_V_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_3_V_blk_n <= res_V_data_3_V_full_n;
        else 
            res_V_data_3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_3_V_din <= 
        trunc_ln708_3_fu_310_p4 when (icmp_ln1494_3_fu_304_p2(0) = '1') else 
        ap_const_lv12_0;

    res_V_data_3_V_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_3_V_write <= ap_const_logic_1;
        else 
            res_V_data_3_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_4_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, res_V_data_4_V_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_4_V_blk_n <= res_V_data_4_V_full_n;
        else 
            res_V_data_4_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_4_V_din <= 
        trunc_ln708_4_fu_326_p4 when (icmp_ln1494_4_fu_320_p2(0) = '1') else 
        ap_const_lv12_0;

    res_V_data_4_V_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_4_V_write <= ap_const_logic_1;
        else 
            res_V_data_4_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_5_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, res_V_data_5_V_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_5_V_blk_n <= res_V_data_5_V_full_n;
        else 
            res_V_data_5_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_5_V_din <= 
        trunc_ln708_5_fu_342_p4 when (icmp_ln1494_5_fu_336_p2(0) = '1') else 
        ap_const_lv12_0;

    res_V_data_5_V_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_5_V_write <= ap_const_logic_1;
        else 
            res_V_data_5_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_6_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, res_V_data_6_V_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_6_V_blk_n <= res_V_data_6_V_full_n;
        else 
            res_V_data_6_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_6_V_din <= 
        trunc_ln708_6_fu_358_p4 when (icmp_ln1494_6_fu_352_p2(0) = '1') else 
        ap_const_lv12_0;

    res_V_data_6_V_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_6_V_write <= ap_const_logic_1;
        else 
            res_V_data_6_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_7_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, res_V_data_7_V_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_7_V_blk_n <= res_V_data_7_V_full_n;
        else 
            res_V_data_7_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_7_V_din <= 
        trunc_ln708_7_fu_374_p4 when (icmp_ln1494_7_fu_368_p2(0) = '1') else 
        ap_const_lv12_0;

    res_V_data_7_V_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_7_V_write <= ap_const_logic_1;
        else 
            res_V_data_7_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_8_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, res_V_data_8_V_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_8_V_blk_n <= res_V_data_8_V_full_n;
        else 
            res_V_data_8_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_8_V_din <= 
        trunc_ln708_8_fu_390_p4 when (icmp_ln1494_8_fu_384_p2(0) = '1') else 
        ap_const_lv12_0;

    res_V_data_8_V_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_8_V_write <= ap_const_logic_1;
        else 
            res_V_data_8_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_9_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, res_V_data_9_V_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_9_V_blk_n <= res_V_data_9_V_full_n;
        else 
            res_V_data_9_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_9_V_din <= 
        trunc_ln708_9_fu_406_p4 when (icmp_ln1494_9_fu_400_p2(0) = '1') else 
        ap_const_lv12_0;

    res_V_data_9_V_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, io_acc_block_signal_op37, io_acc_block_signal_op102)
    begin
        if ((not(((real_start = ap_const_logic_0) or (io_acc_block_signal_op102 = ap_const_logic_0) or (io_acc_block_signal_op37 = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            res_V_data_9_V_write <= ap_const_logic_1;
        else 
            res_V_data_9_V_write <= ap_const_logic_0;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln708_10_fu_422_p4 <= data_V_data_10_V_dout(12 downto 1);
    trunc_ln708_11_fu_438_p4 <= data_V_data_11_V_dout(12 downto 1);
    trunc_ln708_12_fu_454_p4 <= data_V_data_12_V_dout(12 downto 1);
    trunc_ln708_13_fu_470_p4 <= data_V_data_13_V_dout(12 downto 1);
    trunc_ln708_14_fu_486_p4 <= data_V_data_14_V_dout(12 downto 1);
    trunc_ln708_15_fu_502_p4 <= data_V_data_15_V_dout(12 downto 1);
    trunc_ln708_1_fu_278_p4 <= data_V_data_1_V_dout(12 downto 1);
    trunc_ln708_2_fu_294_p4 <= data_V_data_2_V_dout(12 downto 1);
    trunc_ln708_3_fu_310_p4 <= data_V_data_3_V_dout(12 downto 1);
    trunc_ln708_4_fu_326_p4 <= data_V_data_4_V_dout(12 downto 1);
    trunc_ln708_5_fu_342_p4 <= data_V_data_5_V_dout(12 downto 1);
    trunc_ln708_6_fu_358_p4 <= data_V_data_6_V_dout(12 downto 1);
    trunc_ln708_7_fu_374_p4 <= data_V_data_7_V_dout(12 downto 1);
    trunc_ln708_8_fu_390_p4 <= data_V_data_8_V_dout(12 downto 1);
    trunc_ln708_9_fu_406_p4 <= data_V_data_9_V_dout(12 downto 1);
    trunc_ln_fu_262_p4 <= data_V_data_0_V_dout(12 downto 1);
end behav;
