Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,660
design__inferred_latch__count,0
design__instance__count,6534
design__instance__area,149124
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,15
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,5
design__max_cap_violation__count__corner:nom_tt_025C_3v30,29
power__internal__total,0.02234824188053608
power__switching__total,0.030274849385023117
power__leakage__total,6.456943992816377E-7
power__total,0.05262373760342598
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.7515154267158969
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.7516950608063616
timing__hold__ws__corner:nom_tt_025C_3v30,1.0180050424110758
timing__setup__ws__corner:nom_tt_025C_3v30,6.294864363494134
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,1.018005
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,6.294864
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,609
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,5
design__max_cap_violation__count__corner:nom_ss_125C_3v00,31
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-1.1874401797939627
clock__skew__worst_setup__corner:nom_ss_125C_3v00,1.187620480018261
timing__hold__ws__corner:nom_ss_125C_3v00,2.3211606627099055
timing__setup__ws__corner:nom_ss_125C_3v00,-8.19387247911365
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-417.93749732852575
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-8.19387247911365
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.321161
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,121
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-8.193872
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,121
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,5
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,29
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.5619725954761297
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.5621527846781225
timing__hold__ws__corner:nom_ff_n40C_3v60,0.4745640681414944
timing__setup__ws__corner:nom_ff_n40C_3v60,9.033508419210012
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.474564
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,25.905504
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,868
design__max_fanout_violation__count,5
design__max_cap_violation__count,52
clock__skew__worst_hold,-0.5495579702413592
clock__skew__worst_setup,0.5497147337368699
timing__hold__ws,0.4711414725043823
timing__setup__ws,-10.150394589927457
timing__hold__tns,0.0
timing__setup__tns,-664.3404236988657
timing__hold__wns,0
timing__setup__wns,-10.150394589927457
timing__hold_vio__count,0
timing__hold_r2r__ws,0.471141
timing__hold_r2r_vio__count,0
timing__setup_vio__count,384
timing__setup_r2r__ws,-10.150394
timing__setup_r2r_vio__count,384
design__die__bbox,0.0 0.0 711.2 325.36
design__core__bbox,3.36 3.92 707.84 321.44
design__io,45
design__die__area,231396
design__core__area,223686
design__instance__count__stdcell,6534
design__instance__area__stdcell,149124
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.666667
design__instance__utilization__stdcell,0.666667
design__instance__count__class:buffer,8
design__instance__count__class:inverter,193
design__instance__count__class:sequential_cell,380
design__instance__count__class:multi_input_combinational_cell,3609
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,162
design__instance__count__class:tap_cell,1454
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,298229
design__violations,0
design__instance__count__class:timing_repair_buffer,601
design__instance__count__class:clock_buffer,79
design__instance__count__class:clock_inverter,48
design__instance__count__setup_buffer,93
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,4879
route__net__special,2
route__drc_errors__iter:1,5171
route__wirelength__iter:1,396797
route__drc_errors__iter:2,1824
route__wirelength__iter:2,386886
route__drc_errors__iter:3,1643
route__wirelength__iter:3,382089
route__drc_errors__iter:4,855
route__wirelength__iter:4,382017
route__drc_errors__iter:5,549
route__wirelength__iter:5,382046
route__drc_errors__iter:6,477
route__wirelength__iter:6,381981
route__drc_errors__iter:7,367
route__wirelength__iter:7,381772
route__drc_errors__iter:8,288
route__wirelength__iter:8,381671
route__drc_errors__iter:9,234
route__wirelength__iter:9,381620
route__drc_errors__iter:10,211
route__wirelength__iter:10,381588
route__drc_errors__iter:11,94
route__wirelength__iter:11,381660
route__drc_errors__iter:12,93
route__wirelength__iter:12,381660
route__drc_errors__iter:13,62
route__wirelength__iter:13,381556
route__drc_errors__iter:14,62
route__wirelength__iter:14,381556
route__drc_errors__iter:15,61
route__wirelength__iter:15,381559
route__drc_errors__iter:16,61
route__wirelength__iter:16,381559
route__drc_errors__iter:17,58
route__wirelength__iter:17,381510
route__drc_errors__iter:18,243
route__wirelength__iter:18,381184
route__drc_errors__iter:19,18
route__wirelength__iter:19,381392
route__drc_errors__iter:20,1
route__wirelength__iter:20,381459
route__drc_errors__iter:21,0
route__wirelength__iter:21,381454
route__drc_errors,0
route__wirelength,381454
route__vias,44404
route__vias__singlecut,44404
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,1413.08
design__instance__count__class:fill_cell,5577
timing__unannotated_net__count__corner:nom_tt_025C_3v30,58
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,58
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,58
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,4
design__max_fanout_violation__count__corner:min_tt_025C_3v30,5
design__max_cap_violation__count__corner:min_tt_025C_3v30,13
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.7340420701263511
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.7341983895326394
timing__hold__ws__corner:min_tt_025C_3v30,1.0122765134866012
timing__setup__ws__corner:min_tt_025C_3v30,6.9284997478128325
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,1.012277
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,6.928500
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,58
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,457
design__max_fanout_violation__count__corner:min_ss_125C_3v00,5
design__max_cap_violation__count__corner:min_ss_125C_3v00,13
clock__skew__worst_hold__corner:min_ss_125C_3v00,-1.159454343131533
clock__skew__worst_setup__corner:min_ss_125C_3v00,1.1596113286716547
timing__hold__ws__corner:min_ss_125C_3v00,2.310196099808609
timing__setup__ws__corner:min_ss_125C_3v00,-6.558405559819429
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-264.99868294238865
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-6.558405559819429
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.310196
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,100
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-6.558405
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,100
timing__unannotated_net__count__corner:min_ss_125C_3v00,58
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,5
design__max_cap_violation__count__corner:min_ff_n40C_3v60,13
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.5495579702413592
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.5497147337368699
timing__hold__ws__corner:min_ff_n40C_3v60,0.4711414725043823
timing__setup__ws__corner:min_ff_n40C_3v60,9.106516687374176
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.471141
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,26.431694
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,58
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,42
design__max_fanout_violation__count__corner:max_tt_025C_3v30,5
design__max_cap_violation__count__corner:max_tt_025C_3v30,50
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.7718774726749126
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.7720844182525556
timing__hold__ws__corner:max_tt_025C_3v30,1.0250791616794521
timing__setup__ws__corner:max_tt_025C_3v30,5.529667547036543
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,1.025079
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,5.529667
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,58
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,868
design__max_fanout_violation__count__corner:max_ss_125C_3v00,5
design__max_cap_violation__count__corner:max_ss_125C_3v00,52
clock__skew__worst_hold__corner:max_ss_125C_3v00,-1.2223917779545006
clock__skew__worst_setup__corner:max_ss_125C_3v00,1.2225996117105884
timing__hold__ws__corner:max_ss_125C_3v00,2.3346933935843985
timing__setup__ws__corner:max_ss_125C_3v00,-10.150394589927457
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-664.3404236988657
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-10.150394589927457
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.334693
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,163
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-10.150394
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,163
timing__unannotated_net__count__corner:max_ss_125C_3v00,58
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,5
design__max_cap_violation__count__corner:max_ff_n40C_3v60,50
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.5761109530276838
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.5763185647391603
timing__hold__ws__corner:max_ff_n40C_3v60,0.47879179753883533
timing__setup__ws__corner:max_ff_n40C_3v60,8.94395161026197
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.478792
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,25.276735
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,58
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,58
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29972
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29992
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.0002847
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.000233132
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000750489
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.000233132
design_powergrid__voltage__worst,0.000233132
design_powergrid__voltage__worst__net:VPWR,3.29972
design_powergrid__drop__worst,0.0002847
design_powergrid__drop__worst__net:VPWR,0.0002847
design_powergrid__voltage__worst__net:VGND,0.000233132
design_powergrid__drop__worst__net:VGND,0.000233132
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.000075400000000000003152512972892651532674790360033512115478515625
ir__drop__worst,0.000284999999999999988585519528072609318769536912441253662109375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
