#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun May 03 11:07:14 2020
# Process ID: 12364
# Current directory: C:/ECE_440/project11/project_11/project_11.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/ECE_440/project11/project_11/project_11.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/ECE_440/project11/project_11/project_11.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ECE_440/project11/project_11/project_11.srcs/sources_1/imports/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11428 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 319.621 ; gain = 109.375
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_fifo_mm_s_0_0' [C:/ECE_440/project11/project_11/project_11.runs/synth_1/.Xil/Vivado-12364-CorySP4/realtime/design_1_axi_fifo_mm_s_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_fifo_mm_s_0_0' (1#1) [C:/ECE_440/project11/project_11/project_11.runs/synth_1/.Xil/Vivado-12364-CorySP4/realtime/design_1_axi_fifo_mm_s_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_fifo_mm_s_0' of module 'design_1_axi_fifo_mm_s_0_0' requires 30 connections, but only 21 given [C:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/hdl/design_1.v:60]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_traffic_gen_0_0' [C:/ECE_440/project11/project_11/project_11.runs/synth_1/.Xil/Vivado-12364-CorySP4/realtime/design_1_axi_traffic_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_traffic_gen_0_0' (2#1) [C:/ECE_440/project11/project_11/project_11.runs/synth_1/.Xil/Vivado-12364-CorySP4/realtime/design_1_axi_traffic_gen_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_traffic_gen_0' of module 'design_1_axi_traffic_gen_0_0' requires 15 connections, but only 12 given [C:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/hdl/design_1.v:82]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_traffic_gen_0_axi_periph_0' [C:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/hdl/design_1.v:145]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_SF7GIV' [C:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/hdl/design_1.v:275]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_SF7GIV' (3#1) [C:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/hdl/design_1.v:275]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_traffic_gen_0_axi_periph_0' (4#1) [C:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/hdl/design_1.v:145]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0' [C:/ECE_440/project11/project_11/project_11.runs/synth_1/.Xil/Vivado-12364-CorySP4/realtime/design_1_clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0' (5#1) [C:/ECE_440/project11/project_11/project_11.runs/synth_1/.Xil/Vivado-12364-CorySP4/realtime/design_1_clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_handshake_wrapper_0_0' [C:/ECE_440/project11/project_11/project_11.runs/synth_1/.Xil/Vivado-12364-CorySP4/realtime/design_1_handshake_wrapper_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_handshake_wrapper_0_0' (6#1) [C:/ECE_440/project11/project_11/project_11.runs/synth_1/.Xil/Vivado-12364-CorySP4/realtime/design_1_handshake_wrapper_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_100M_0' [C:/ECE_440/project11/project_11/project_11.runs/synth_1/.Xil/Vivado-12364-CorySP4/realtime/design_1_rst_clk_wiz_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_100M_0' (7#1) [C:/ECE_440/project11/project_11/project_11.runs/synth_1/.Xil/Vivado-12364-CorySP4/realtime/design_1_rst_clk_wiz_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_100M' of module 'design_1_rst_clk_wiz_100M_0' requires 10 connections, but only 8 given [C:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/hdl/design_1.v:134]
INFO: [Synth 8-256] done synthesizing module 'design_1' (8#1) [C:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (9#1) [C:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_SF7GIV has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_SF7GIV has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_SF7GIV has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_SF7GIV has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_traffic_gen_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_axi_traffic_gen_0_axi_periph_0 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 357.070 ; gain = 146.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 357.070 ; gain = 146.824
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_fifo_mm_s_0_0' instantiated as 'design_1_i/axi_fifo_mm_s_0' [C:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/hdl/design_1.v:60]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_traffic_gen_0_0' instantiated as 'design_1_i/axi_traffic_gen_0' [C:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/hdl/design_1.v:82]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0' instantiated as 'design_1_i/clk_wiz' [C:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/hdl/design_1.v:122]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_handshake_wrapper_0_0' instantiated as 'design_1_i/handshake_wrapper_0' [C:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/hdl/design_1.v:127]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_rst_clk_wiz_100M_0' instantiated as 'design_1_i/rst_clk_wiz_100M' [C:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/hdl/design_1.v:134]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/ECE_440/project11/project_11/project_11.runs/synth_1/.Xil/Vivado-12364-CorySP4/dcp/design_1_axi_fifo_mm_s_0_0_in_context.xdc] for cell 'design_1_i/axi_fifo_mm_s_0'
Finished Parsing XDC File [C:/ECE_440/project11/project_11/project_11.runs/synth_1/.Xil/Vivado-12364-CorySP4/dcp/design_1_axi_fifo_mm_s_0_0_in_context.xdc] for cell 'design_1_i/axi_fifo_mm_s_0'
Parsing XDC File [C:/ECE_440/project11/project_11/project_11.runs/synth_1/.Xil/Vivado-12364-CorySP4/dcp_2/design_1_axi_traffic_gen_0_0_in_context.xdc] for cell 'design_1_i/axi_traffic_gen_0'
Finished Parsing XDC File [C:/ECE_440/project11/project_11/project_11.runs/synth_1/.Xil/Vivado-12364-CorySP4/dcp_2/design_1_axi_traffic_gen_0_0_in_context.xdc] for cell 'design_1_i/axi_traffic_gen_0'
Parsing XDC File [C:/ECE_440/project11/project_11/project_11.runs/synth_1/.Xil/Vivado-12364-CorySP4/dcp_3/design_1_clk_wiz_0_in_context.xdc] for cell 'design_1_i/clk_wiz'
Finished Parsing XDC File [C:/ECE_440/project11/project_11/project_11.runs/synth_1/.Xil/Vivado-12364-CorySP4/dcp_3/design_1_clk_wiz_0_in_context.xdc] for cell 'design_1_i/clk_wiz'
Parsing XDC File [C:/ECE_440/project11/project_11/project_11.runs/synth_1/.Xil/Vivado-12364-CorySP4/dcp_4/design_1_rst_clk_wiz_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_100M'
Finished Parsing XDC File [C:/ECE_440/project11/project_11/project_11.runs/synth_1/.Xil/Vivado-12364-CorySP4/dcp_4/design_1_rst_clk_wiz_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_100M'
Parsing XDC File [C:/ECE_440/project11/project_11/project_11.runs/synth_1/.Xil/Vivado-12364-CorySP4/dcp_5/design_1_handshake_wrapper_0_0_in_context.xdc] for cell 'design_1_i/handshake_wrapper_0'
Finished Parsing XDC File [C:/ECE_440/project11/project_11/project_11.runs/synth_1/.Xil/Vivado-12364-CorySP4/dcp_5/design_1_handshake_wrapper_0_0_in_context.xdc] for cell 'design_1_i/handshake_wrapper_0'
Parsing XDC File [C:/ECE_440/project11/project_11/project_11.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/ECE_440/project11/project_11/project_11.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 586.398 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 586.398 ; gain = 376.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 586.398 ; gain = 376.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clock_rtl. (constraint file  C:/ECE_440/project11/project_11/project_11.runs/synth_1/.Xil/Vivado-12364-CorySP4/dcp_3/design_1_clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clock_rtl. (constraint file  C:/ECE_440/project11/project_11/project_11.runs/synth_1/.Xil/Vivado-12364-CorySP4/dcp_3/design_1_clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_fifo_mm_s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_traffic_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_traffic_gen_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/handshake_wrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 586.398 ; gain = 376.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 586.398 ; gain = 376.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_axi_traffic_gen_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_axi_traffic_gen_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design design_1_axi_traffic_gen_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_traffic_gen_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_traffic_gen_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_traffic_gen_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 586.398 ; gain = 376.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz/clk_out1' to pin 'design_1_i/clk_wiz/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 602.133 ; gain = 391.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 602.133 ; gain = 391.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 611.824 ; gain = 401.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:51 . Memory (MB): peak = 611.824 ; gain = 401.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:51 . Memory (MB): peak = 611.824 ; gain = 401.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:51 . Memory (MB): peak = 611.824 ; gain = 401.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:51 . Memory (MB): peak = 611.824 ; gain = 401.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:51 . Memory (MB): peak = 611.824 ; gain = 401.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:51 . Memory (MB): peak = 611.824 ; gain = 401.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |design_1_axi_fifo_mm_s_0_0     |         1|
|2     |design_1_axi_traffic_gen_0_0   |         1|
|3     |design_1_clk_wiz_0             |         1|
|4     |design_1_handshake_wrapper_0_0 |         1|
|5     |design_1_rst_clk_wiz_100M_0    |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |design_1_axi_fifo_mm_s_0_0     |     1|
|2     |design_1_axi_traffic_gen_0_0   |     1|
|3     |design_1_clk_wiz_0             |     1|
|4     |design_1_handshake_wrapper_0_0 |     1|
|5     |design_1_rst_clk_wiz_100M_0    |     1|
|6     |IBUF                           |     2|
|7     |OBUF                           |    32|
+------+-------------------------------+------+

Report Instance Areas: 
+------+---------------------------------+----------------------------------------+------+
|      |Instance                         |Module                                  |Cells |
+------+---------------------------------+----------------------------------------+------+
|1     |top                              |                                        |   260|
|2     |  design_1_i                     |design_1                                |   226|
|3     |    axi_traffic_gen_0_axi_periph |design_1_axi_traffic_gen_0_axi_periph_0 |     0|
+------+---------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:51 . Memory (MB): peak = 611.824 ; gain = 401.578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 611.824 ; gain = 137.684
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:51 . Memory (MB): peak = 611.824 ; gain = 401.578
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 624.703 ; gain = 390.160
INFO: [Common 17-1381] The checkpoint 'C:/ECE_440/project11/project_11/project_11.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 624.703 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 03 11:08:07 2020...
