Project Information                     d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 10/12/2010 22:32:42

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

plmt_d8_8
      EP1800ILC-70         27       4        0   28          58 %
plmt_d8_81
      EP1800ILC-70         24       4        0   32          66 %
plmt_d8_82
      EP610ILC-10          8        12       0   12          75 %

TOTAL:                     59       20       0       72          64 %

User Pins:                 24       8        0  



Project Information                     d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt

** PROJECT COMPILATION MESSAGES **

Error: Project does not fit in specified device(s)
Info: Trying to find new partition/fit after discarding assignments as requested with the Partitioner/Fitter Status dialog box


Project Information                     d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'ABW7' chosen for auto global Clock
INFO: Signal 'ABW6' chosen for auto global Clock
INFO: Signal 'ABW5' chosen for auto global Clock
INFO: Signal 'ABW4' chosen for auto global Clock


Project Information                     d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt

** MULTIPLE PIN CONNECTIONS **


For node name 'ABR7'
Connect: {plmt_d8_81@21,plmt_d8_8@21}

For node name 'ABW7'
Connect: {plmt_d8_81@17,plmt_d8_8@17, plmt_d8_8@19}

For node name 'D7'
Connect: {plmt_d8_81@59,plmt_d8_82@21}

For node name 'ABR6'
Connect: {plmt_d8_81@22,plmt_d8_8@22}

Connect: {plmt_d8_82@12,plmt_d8_81@15}

For node name 'ABW6'
Connect: {plmt_d8_82@2, plmt_d8_81@53}

For node name 'ABR5'
Connect: {plmt_d8_81@48,plmt_d8_8@48}

For node name 'ABW5'
Connect: {plmt_d8_81@19,plmt_d8_8@51}

For node name 'ABR4'
Connect: {plmt_d8_81@49,plmt_d8_8@49}

For node name 'ABW4'
Connect: {plmt_d8_81@51,plmt_d8_8@53}

For node name 'ABR3'
Connect: {plmt_d8_81@50,plmt_d8_8@50}

For node name 'ABW3'
Connect: {plmt_d8_81@44,plmt_d8_8@57}

For node name 'ABR2'
Connect: {plmt_d8_81@54,plmt_d8_8@54}

For node name 'ABW2'
Connect: {plmt_d8_81@10,plmt_d8_8@23}

For node name 'ABR1'
Connect: {plmt_d8_81@55,plmt_d8_8@55}

For node name 'ABW1'
Connect: {plmt_d8_81@57,plmt_d8_8@10}

For node name 'ABR0'
Connect: {plmt_d8_81@56,plmt_d8_8@56}

Connect: {plmt_d8_82@10,plmt_d8_81@14}

For node name 'ABW0'
Connect: {plmt_d8_82@27,plmt_d8_81@60}

For node name 'D6'
Connect: {plmt_d8_8@24, plmt_d8_82@20}

Connect: {plmt_d8_82@9, plmt_d8_8@20}

Connect: {plmt_d8_82@8, plmt_d8_8@16}

For node name 'D5'
Connect: {plmt_d8_8@44, plmt_d8_82@18}

Connect: {plmt_d8_82@7, plmt_d8_8@15}

Connect: {plmt_d8_82@26,plmt_d8_8@14}

For node name 'D4'
Connect: {plmt_d8_8@12, plmt_d8_82@3}

Connect: {plmt_d8_82@6, plmt_d8_8@61}

Connect: {plmt_d8_82@25,plmt_d8_8@62}

For node name 'D3'
Connect: {plmt_d8_81@58,plmt_d8_82@13}

Connect: {plmt_d8_82@5, plmt_d8_81@2}

Connect: {plmt_d8_82@24,plmt_d8_81@3}

For node name 'D1'
Connect: {plmt_d8_8@11, plmt_d8_82@17}

Connect: {plmt_d8_82@4, plmt_d8_8@36}

Connect: {plmt_d8_82@23,plmt_d8_8@37}


Project Information                     d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt

** FILE HIERARCHY **



|plmt_d8:14|
|plmt_d8:14|plmt_d:7|
|plmt_d8:14|plmt_d:11|
|plmt_d8:14|plmt_d:6|
|plmt_d8:14|plmt_d:5|
|plmt_d8:14|plmt_d:4|
|plmt_d8:14|plmt_d:3|
|plmt_d8:14|plmt_d:2|
|plmt_d8:14|plmt_d:1|
|plmt_d8:18|
|plmt_d8:18|plmt_d:7|
|plmt_d8:18|plmt_d:11|
|plmt_d8:18|plmt_d:6|
|plmt_d8:18|plmt_d:5|
|plmt_d8:18|plmt_d:4|
|plmt_d8:18|plmt_d:3|
|plmt_d8:18|plmt_d:2|
|plmt_d8:18|plmt_d:1|
|plmt_d8:19|
|plmt_d8:19|plmt_d:7|
|plmt_d8:19|plmt_d:11|
|plmt_d8:19|plmt_d:6|
|plmt_d8:19|plmt_d:5|
|plmt_d8:19|plmt_d:4|
|plmt_d8:19|plmt_d:3|
|plmt_d8:19|plmt_d:2|
|plmt_d8:19|plmt_d:1|
|plmt_d8:20|
|plmt_d8:20|plmt_d:7|
|plmt_d8:20|plmt_d:11|
|plmt_d8:20|plmt_d:6|
|plmt_d8:20|plmt_d:5|
|plmt_d8:20|plmt_d:4|
|plmt_d8:20|plmt_d:3|
|plmt_d8:20|plmt_d:2|
|plmt_d8:20|plmt_d:1|
|plmt_d8:21|
|plmt_d8:21|plmt_d:7|
|plmt_d8:21|plmt_d:11|
|plmt_d8:21|plmt_d:6|
|plmt_d8:21|plmt_d:5|
|plmt_d8:21|plmt_d:4|
|plmt_d8:21|plmt_d:3|
|plmt_d8:21|plmt_d:2|
|plmt_d8:21|plmt_d:1|
|plmt_d8:17|
|plmt_d8:17|plmt_d:7|
|plmt_d8:17|plmt_d:11|
|plmt_d8:17|plmt_d:6|
|plmt_d8:17|plmt_d:5|
|plmt_d8:17|plmt_d:4|
|plmt_d8:17|plmt_d:3|
|plmt_d8:17|plmt_d:2|
|plmt_d8:17|plmt_d:1|
|plmt_d8:16|
|plmt_d8:16|plmt_d:7|
|plmt_d8:16|plmt_d:11|
|plmt_d8:16|plmt_d:6|
|plmt_d8:16|plmt_d:5|
|plmt_d8:16|plmt_d:4|
|plmt_d8:16|plmt_d:3|
|plmt_d8:16|plmt_d:2|
|plmt_d8:16|plmt_d:1|
|plmt_d8:15|
|plmt_d8:15|plmt_d:7|
|plmt_d8:15|plmt_d:11|
|plmt_d8:15|plmt_d:6|
|plmt_d8:15|plmt_d:5|
|plmt_d8:15|plmt_d:4|
|plmt_d8:15|plmt_d:3|
|plmt_d8:15|plmt_d:2|
|plmt_d8:15|plmt_d:1|
|plmt_out8_8:43|
|plmt_out8_8:43|plmt_out:21|
|plmt_out8_8:43|plmt_out:24|
|plmt_out8_8:43|plmt_out:25|
|plmt_out8_8:43|plmt_out:22|
|plmt_out8_8:43|plmt_out:23|
|plmt_out8_8:43|plmt_out:20|
|plmt_out8_8:43|plmt_out:19|
|plmt_out8_8:43|plmt_out:1|


Device-Specific Information:            d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt
plmt_d8_8

***** Logic for device 'plmt_d8_8' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:            d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt
plmt_d8_8

** ERROR SUMMARY **

Info: Externally connect global Clock signal 'ABW7' to pins 19 and 17
                 R  R  R  R  R  R  R        R  R  R  R  R        
                 E  E  E  E  E  E  E        E  E  E  E  E  ~  ~  
                 S  S  S  S  S  S  S        S  S  S  S  S  P  P  
                 E  E  E  E  E  E  E        E  E  E  E  E  I  I  
                 R  R  R  R  R  R  R        R  R  R  R  R  N  N  
                 V  V  V  V  V  V  V  G     V  V  V  V  V  0  0  
              Q  E  E  E  E  E  E  E  N  Q  E  E  E  E  E  0  0  
              5  D  D  D  D  D  D  D  D  4  D  D  D  D  D  7  6  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
    ABW1 | 10                                                  60 | RESERVED 
      D1 | 11                                                  59 | RESERVED 
      D4 | 12                                                  58 | RESERVED 
RESERVED | 13                                                  57 | ABW3 
 ~PIN005 | 14                                                  56 | ABR0 
 ~PIN004 | 15                                                  55 | ABR1 
 ~PIN003 | 16                                                  54 | ABR2 
    ABW7 | 17                                                  53 | ABW4 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
    ABW7 | 19                                                  51 | ABW5 
 ~PIN002 | 20                                                  50 | ABR3 
    ABR7 | 21                                                  49 | ABR4 
    ABR6 | 22                                                  48 | ABR5 
    ABW2 | 23                                                  47 | RESERVED 
      D6 | 24                                                  46 | RESERVED 
RESERVED | 25                                                  45 | RESERVED 
RESERVED | 26                                                  44 | D5 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  R  R  R  R  Q  G  ~  ~  R  R  R  R  R  Q  
              E  E  E  E  E  E  E  6  N  P  P  E  E  E  E  E  1  
              S  S  S  S  S  S  S     D  I  I  S  S  S  S  S     
              E  E  E  E  E  E  E        N  N  E  E  E  E  E     
              R  R  R  R  R  R  R        0  0  R  R  R  R  R     
              V  V  V  V  V  V  V        1  1  V  V  V  V  V     
              E  E  E  E  E  E  E        0  1  E  E  E  E  E     
              D  D  D  D  D  D  D              D  D  D  D  D     


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:            d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt
plmt_d8_8

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     5/12( 41%)   4/12( 33%) 
B:    LC13 - LC24     7/12( 58%)   3/12( 25%) 
C:    LC25 - LC36     8/12( 66%)   4/12( 33%) 
D:    LC37 - LC48     8/12( 66%)   4/12( 33%) 


Total dedicated input pins used:                15/16     ( 93%)
Total I/O pins used:                            15/48     ( 31%)
Total logic cells used:                         28/48     ( 58%)
Average fan-in:                                  4.00
Total fan-in:                                   112

Total input pins required:                      26
Total output pins required:                      4
Total bidirectional pins required:               0
Total logic cells required:                     28
Total flipflops required:                       24

Synthesized logic cells:                         0/  48   (  0%)



Device-Specific Information:            d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt
plmt_d8_8

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT              0    0    4    0  ABR0
  55      -   -       INPUT              0    0    4    0  ABR1
  54      -   -       INPUT              0    0    4    0  ABR2
  50      -   -       INPUT              0    0    4    0  ABR3
  49      -   -       INPUT              0    0    4    0  ABR4
  48      -   -       INPUT              0    0    4    0  ABR5
  22      -   -       INPUT              0    0    4    0  ABR6
  21      -   -       INPUT              0    0    4    0  ABR7
  10    (9)  (A)      INPUT     g        0    0    0    4  ABW1
  23   (13)  (B)      INPUT     g        0    0    0    4  ABW2
  57   (37)  (D)      INPUT     g        0    0    0    4  ABW3
  53      -   -       INPUT  G           0    0    0    0  ABW4
  51      -   -       INPUT  G           0    0    0    0  ABW5
  17      -   -       INPUT  G           0    0    0    0  ABW7
  11   (10)  (A)      INPUT     g        0    0    0    6  D1
  12   (11)  (A)      INPUT     g        0    0    0    6  D4
  44   (33)  (C)      INPUT     g        0    0    0    6  D5
  24   (14)  (B)      INPUT     g        0    0    0    6  D6
  20      -   -       INPUT    s         0    0    1    0  ~PIN002
  16      -   -       INPUT    s         0    0    1    0  ~PIN003
  15      -   -       INPUT    s         0    0    1    0  ~PIN004
  14      -   -       INPUT    s         0    0    1    0  ~PIN005
  61   (41)  (D)      INPUT    s         0    0    1    0  ~PIN006
  62   (42)  (D)      INPUT    s         0    0    1    0  ~PIN007
  36   (25)  (C)      INPUT    s         0    0    1    0  ~PIN010
  37   (26)  (C)      INPUT    s         0    0    1    0  ~PIN011


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:            d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt
plmt_d8_8

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  43     32    C     OUTPUT             10    6    0    0  Q1
  68     48    D     OUTPUT             10    6    0    0  Q4
   9      8    A     OUTPUT             10    6    0    0  Q5
  34     24    B     OUTPUT             10    6    0    0  Q6


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:            d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt
plmt_d8_8

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (44)    33    C        DFF              2    0    1    0  |plmt_d8:15|plmt_d:2|O (|plmt_d8:15|plmt_d:2|:4)
 (57)    37    D        DFF              2    0    1    0  |plmt_d8:15|plmt_d:5|O (|plmt_d8:15|plmt_d:5|:4)
 (12)    11    A        DFF              2    0    1    0  |plmt_d8:15|plmt_d:6|O (|plmt_d8:15|plmt_d:6|:4)
 (24)    14    B        DFF              2    0    1    0  |plmt_d8:15|plmt_d:7|O (|plmt_d8:15|plmt_d:7|:4)
 (38)    27    C        DFF              2    0    1    0  |plmt_d8:16|plmt_d:2|O (|plmt_d8:16|plmt_d:2|:4)
 (63)    43    D        DFF              2    0    1    0  |plmt_d8:16|plmt_d:5|O (|plmt_d8:16|plmt_d:5|:4)
 (11)    10    A        DFF              2    0    1    0  |plmt_d8:16|plmt_d:6|O (|plmt_d8:16|plmt_d:6|:4)
 (23)    13    B        DFF              2    0    1    0  |plmt_d8:16|plmt_d:7|O (|plmt_d8:16|plmt_d:7|:4)
 (39)    28    C        DFF              2    0    1    0  |plmt_d8:17|plmt_d:2|O (|plmt_d8:17|plmt_d:2|:4)
 (64)    44    D        DFF              2    0    1    0  |plmt_d8:17|plmt_d:5|O (|plmt_d8:17|plmt_d:5|:4)
 (10)     9    A        DFF              2    0    1    0  |plmt_d8:17|plmt_d:6|O (|plmt_d8:17|plmt_d:6|:4)
 (27)    17    B        DFF              2    0    1    0  |plmt_d8:17|plmt_d:7|O (|plmt_d8:17|plmt_d:7|:4)
 (58)    38    D        DFF   + g        1    0    1    0  |plmt_d8:18|plmt_d:2|O (|plmt_d8:18|plmt_d:2|:4)
 (65)    45    D        DFF   +          1    0    1    0  |plmt_d8:18|plmt_d:5|O (|plmt_d8:18|plmt_d:5|:4)
 (59)    39    D        DFF   + g        1    0    1    0  |plmt_d8:18|plmt_d:6|O (|plmt_d8:18|plmt_d:6|:4)
 (60)    40    D        DFF   + g        1    0    1    0  |plmt_d8:18|plmt_d:7|O (|plmt_d8:18|plmt_d:7|:4)
 (40)    29    C        DFF   +          1    0    1    0  |plmt_d8:19|plmt_d:2|O (|plmt_d8:19|plmt_d:2|:4)
 (45)    34    C        DFF   + g        1    0    1    0  |plmt_d8:19|plmt_d:5|O (|plmt_d8:19|plmt_d:5|:4)
 (46)    35    C        DFF   + g        1    0    1    0  |plmt_d8:19|plmt_d:6|O (|plmt_d8:19|plmt_d:6|:4)
 (47)    36    C        DFF   + g        1    0    1    0  |plmt_d8:19|plmt_d:7|O (|plmt_d8:19|plmt_d:7|:4)
 (13)    12    A        DFF   + g        1    0    1    0  |plmt_d8:21|plmt_d:2|O (|plmt_d8:21|plmt_d:2|:4)
 (25)    15    B        DFF   + g        1    0    1    0  |plmt_d8:21|plmt_d:5|O (|plmt_d8:21|plmt_d:5|:4)
 (26)    16    B        DFF   + g        1    0    1    0  |plmt_d8:21|plmt_d:6|O (|plmt_d8:21|plmt_d:6|:4)
 (28)    18    B        DFF   +          1    0    1    0  |plmt_d8:21|plmt_d:7|O (|plmt_d8:21|plmt_d:7|:4)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:            d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt
plmt_d8_8

** LOGIC CELL INTERCONNECTIONS **

                   Logic cells placed in LAB 'A'
        +--------- LC11 |plmt_d8:15|plmt_d:6|O
        | +------- LC10 |plmt_d8:16|plmt_d:6|O
        | | +----- LC9 |plmt_d8:17|plmt_d:6|O
        | | | +--- LC12 |plmt_d8:21|plmt_d:2|O
        | | | | +- LC8 Q5
        | | | | | 
        | | | | |   Other LABs fed by signals
        | | | | |   that feed LAB 'A'
LC      | | | | | 
LC11 -> - - - - @ | <-- |plmt_d8:15|plmt_d:6|O
LC10 -> - - - - @ | <-- |plmt_d8:16|plmt_d:6|O
LC9  -> - - - - @ | <-- |plmt_d8:17|plmt_d:6|O
LC12 -> - - - - - | <-- |plmt_d8:21|plmt_d:2|O
LC8  -> - - - - - | <-- Q5

Pin
56   -> - - - - @ | <-- ABR0
55   -> - - - - @ | <-- ABR1
54   -> - - - - @ | <-- ABR2
50   -> - - - - @ | <-- ABR3
49   -> - - - - @ | <-- ABR4
48   -> - - - - @ | <-- ABR5
22   -> - - - - @ | <-- ABR6
21   -> - - - - @ | <-- ABR7
10   -> * - - - - | <-- ABW1
23   -> - * - - - | <-- ABW2
57   -> - - * - - | <-- ABW3
53   -> - - - - - | <-- ABW4
51   -> - - - - - | <-- ABW5
17   -> - - - - - | <-- ABW7
11   -> - - - * - | <-- D1
44   -> * * * - - | <-- D5
20   -> - - - - - | <-- ~PIN002
16   -> - - - - - | <-- ~PIN003
15   -> - - - - @ | <-- ~PIN004
14   -> - - - - @ | <-- ~PIN005
LC39 -> - - - - * | <-- |plmt_d8:18|plmt_d:6|O
LC35 -> - - - - * | <-- |plmt_d8:19|plmt_d:6|O
LC16 -> - - - - * | <-- |plmt_d8:21|plmt_d:6|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:            d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt
plmt_d8_8

** LOGIC CELL INTERCONNECTIONS **

                       Logic cells placed in LAB 'B'
        +------------- LC14 |plmt_d8:15|plmt_d:7|O
        | +----------- LC13 |plmt_d8:16|plmt_d:7|O
        | | +--------- LC17 |plmt_d8:17|plmt_d:7|O
        | | | +------- LC15 |plmt_d8:21|plmt_d:5|O
        | | | | +----- LC16 |plmt_d8:21|plmt_d:6|O
        | | | | | +--- LC18 |plmt_d8:21|plmt_d:7|O
        | | | | | | +- LC24 Q6
        | | | | | | | 
        | | | | | | |   Other LABs fed by signals
        | | | | | | |   that feed LAB 'B'
LC      | | | | | | | 
LC14 -> - - - - - - @ | <-- |plmt_d8:15|plmt_d:7|O
LC13 -> - - - - - - @ | <-- |plmt_d8:16|plmt_d:7|O
LC17 -> - - - - - - @ | <-- |plmt_d8:17|plmt_d:7|O
LC15 -> - - - - - - - | <-- |plmt_d8:21|plmt_d:5|O
LC16 -> - - - - - - - | <-- |plmt_d8:21|plmt_d:6|O
LC18 -> - - - - - - @ | <-- |plmt_d8:21|plmt_d:7|O
LC24 -> - - - - - - - | <-- Q6

Pin
56   -> - - - - - - @ | <-- ABR0
55   -> - - - - - - @ | <-- ABR1
54   -> - - - - - - @ | <-- ABR2
50   -> - - - - - - @ | <-- ABR3
49   -> - - - - - - @ | <-- ABR4
48   -> - - - - - - @ | <-- ABR5
22   -> - - - - - - @ | <-- ABR6
21   -> - - - - - - @ | <-- ABR7
10   -> * - - - - - - | <-- ABW1
23   -> - * - - - - - | <-- ABW2
57   -> - - * - - - - | <-- ABW3
53   -> - - - - - - - | <-- ABW4
51   -> - - - - - - - | <-- ABW5
17   -> - - - - - - - | <-- ABW7
12   -> - - - * - - - | <-- D4
44   -> - - - - * - - | <-- D5
24   -> * * * - - * - | <-- D6
20   -> - - - - - - @ | <-- ~PIN002
16   -> - - - - - - @ | <-- ~PIN003
15   -> - - - - - - - | <-- ~PIN004
14   -> - - - - - - - | <-- ~PIN005
LC40 -> - - - - - - * | <-- |plmt_d8:18|plmt_d:7|O
LC36 -> - - - - - - * | <-- |plmt_d8:19|plmt_d:7|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:            d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt
plmt_d8_8

** LOGIC CELL INTERCONNECTIONS **

                         Logic cells placed in LAB 'C'
        +--------------- LC33 |plmt_d8:15|plmt_d:2|O
        | +------------- LC27 |plmt_d8:16|plmt_d:2|O
        | | +----------- LC28 |plmt_d8:17|plmt_d:2|O
        | | | +--------- LC29 |plmt_d8:19|plmt_d:2|O
        | | | | +------- LC34 |plmt_d8:19|plmt_d:5|O
        | | | | | +----- LC35 |plmt_d8:19|plmt_d:6|O
        | | | | | | +--- LC36 |plmt_d8:19|plmt_d:7|O
        | | | | | | | +- LC32 Q1
        | | | | | | | | 
        | | | | | | | |   Other LABs fed by signals
        | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | 
LC33 -> - - - - - - - @ | <-- |plmt_d8:15|plmt_d:2|O
LC27 -> - - - - - - - @ | <-- |plmt_d8:16|plmt_d:2|O
LC28 -> - - - - - - - @ | <-- |plmt_d8:17|plmt_d:2|O
LC29 -> - - - - - - - @ | <-- |plmt_d8:19|plmt_d:2|O
LC34 -> - - - - - - - - | <-- |plmt_d8:19|plmt_d:5|O
LC35 -> - - - - - - - - | <-- |plmt_d8:19|plmt_d:6|O
LC36 -> - - - - - - - - | <-- |plmt_d8:19|plmt_d:7|O
LC32 -> - - - - - - - - | <-- Q1

Pin
56   -> - - - - - - - @ | <-- ABR0
55   -> - - - - - - - @ | <-- ABR1
54   -> - - - - - - - @ | <-- ABR2
50   -> - - - - - - - @ | <-- ABR3
49   -> - - - - - - - @ | <-- ABR4
48   -> - - - - - - - @ | <-- ABR5
22   -> - - - - - - - @ | <-- ABR6
21   -> - - - - - - - @ | <-- ABR7
10   -> * - - - - - - - | <-- ABW1
23   -> - * - - - - - - | <-- ABW2
57   -> - - * - - - - - | <-- ABW3
53   -> - - - - - - - - | <-- ABW4
51   -> - - - - - - - - | <-- ABW5
17   -> - - - - - - - - | <-- ABW7
11   -> * * * * - - - - | <-- D1
12   -> - - - - * - - - | <-- D4
44   -> - - - - - * - - | <-- D5
24   -> - - - - - - * - | <-- D6
20   -> - - - - - - - - | <-- ~PIN002
16   -> - - - - - - - - | <-- ~PIN003
15   -> - - - - - - - - | <-- ~PIN004
14   -> - - - - - - - - | <-- ~PIN005
36   -> - - - - - - - * | <-- ~PIN010
37   -> - - - - - - - * | <-- ~PIN011
LC38 -> - - - - - - - * | <-- |plmt_d8:18|plmt_d:2|O
LC12 -> - - - - - - - * | <-- |plmt_d8:21|plmt_d:2|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:            d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt
plmt_d8_8

** LOGIC CELL INTERCONNECTIONS **

                         Logic cells placed in LAB 'D'
        +--------------- LC37 |plmt_d8:15|plmt_d:5|O
        | +------------- LC43 |plmt_d8:16|plmt_d:5|O
        | | +----------- LC44 |plmt_d8:17|plmt_d:5|O
        | | | +--------- LC38 |plmt_d8:18|plmt_d:2|O
        | | | | +------- LC45 |plmt_d8:18|plmt_d:5|O
        | | | | | +----- LC39 |plmt_d8:18|plmt_d:6|O
        | | | | | | +--- LC40 |plmt_d8:18|plmt_d:7|O
        | | | | | | | +- LC48 Q4
        | | | | | | | | 
        | | | | | | | |   Other LABs fed by signals
        | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | 
LC37 -> - - - - - - - @ | <-- |plmt_d8:15|plmt_d:5|O
LC43 -> - - - - - - - @ | <-- |plmt_d8:16|plmt_d:5|O
LC44 -> - - - - - - - @ | <-- |plmt_d8:17|plmt_d:5|O
LC38 -> - - - - - - - - | <-- |plmt_d8:18|plmt_d:2|O
LC45 -> - - - - - - - @ | <-- |plmt_d8:18|plmt_d:5|O
LC39 -> - - - - - - - - | <-- |plmt_d8:18|plmt_d:6|O
LC40 -> - - - - - - - - | <-- |plmt_d8:18|plmt_d:7|O
LC48 -> - - - - - - - - | <-- Q4

Pin
56   -> - - - - - - - @ | <-- ABR0
55   -> - - - - - - - @ | <-- ABR1
54   -> - - - - - - - @ | <-- ABR2
50   -> - - - - - - - @ | <-- ABR3
49   -> - - - - - - - @ | <-- ABR4
48   -> - - - - - - - @ | <-- ABR5
22   -> - - - - - - - @ | <-- ABR6
21   -> - - - - - - - @ | <-- ABR7
10   -> * - - - - - - - | <-- ABW1
23   -> - * - - - - - - | <-- ABW2
57   -> - - * - - - - - | <-- ABW3
53   -> - - - - - - - - | <-- ABW4
51   -> - - - - - - - - | <-- ABW5
17   -> - - - - - - - - | <-- ABW7
11   -> - - - * - - - - | <-- D1
12   -> * * * - * - - - | <-- D4
44   -> - - - - - * - - | <-- D5
24   -> - - - - - - * - | <-- D6
20   -> - - - - - - - - | <-- ~PIN002
16   -> - - - - - - - - | <-- ~PIN003
15   -> - - - - - - - - | <-- ~PIN004
14   -> - - - - - - - - | <-- ~PIN005
61   -> - - - - - - - * | <-- ~PIN006
62   -> - - - - - - - * | <-- ~PIN007
LC34 -> - - - - - - - * | <-- |plmt_d8:19|plmt_d:5|O
LC15 -> - - - - - - - * | <-- |plmt_d8:21|plmt_d:5|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:            d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt
plmt_d8_8

** EQUATIONS **

ABR0     : INPUT;
ABR1     : INPUT;
ABR2     : INPUT;
ABR3     : INPUT;
ABR4     : INPUT;
ABR5     : INPUT;
ABR6     : INPUT;
ABR7     : INPUT;
ABW1     : INPUT;
ABW2     : INPUT;
ABW3     : INPUT;
ABW4     : INPUT;
ABW5     : INPUT;
ABW7     : INPUT;
ABW7     : INPUT;
D1       : INPUT;
D4       : INPUT;
D5       : INPUT;
D6       : INPUT;
~PIN002  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN010  : INPUT;
~PIN011  : INPUT;

-- Node name is 'Q1' 
-- Equation name is 'Q1', location is LC032, type is output.
 Q1      = LCELL( _EQ001);
  _EQ001 =  ABR7 &  _LC012
         #  ABR6 &  ~PIN010
         #  ABR5 &  _LC029
         #  ABR4 &  _LC038
         #  ABR3 &  _LC028
         #  ABR2 &  _LC027
         #  ABR1 &  _LC033
         #  ABR0 &  ~PIN011;

-- Node name is 'Q4' 
-- Equation name is 'Q4', location is LC048, type is output.
 Q4      = LCELL( _EQ002);
  _EQ002 =  ABR7 &  _LC015
         #  ABR6 &  ~PIN006
         #  ABR5 &  _LC034
         #  ABR4 &  _LC045
         #  ABR3 &  _LC044
         #  ABR2 &  _LC043
         #  ABR1 &  _LC037
         #  ABR0 &  ~PIN007;

-- Node name is 'Q5' 
-- Equation name is 'Q5', location is LC008, type is output.
 Q5      = LCELL( _EQ003);
  _EQ003 =  ABR7 &  _LC016
         #  ABR6 &  ~PIN004
         #  ABR5 &  _LC035
         #  ABR4 &  _LC039
         #  ABR3 &  _LC009
         #  ABR2 &  _LC010
         #  ABR1 &  _LC011
         #  ABR0 &  ~PIN005;

-- Node name is 'Q6' 
-- Equation name is 'Q6', location is LC024, type is output.
 Q6      = LCELL( _EQ004);
  _EQ004 =  ABR7 &  _LC018
         #  ABR6 &  ~PIN002
         #  ABR5 &  _LC036
         #  ABR4 &  _LC040
         #  ABR3 &  _LC017
         #  ABR2 &  _LC013
         #  ABR1 &  _LC014
         #  ABR0 &  ~PIN003;

-- Node name is '|plmt_d8:15|plmt_d:2|:4' = '|plmt_d8:15|plmt_d:2|O' 
-- Equation name is '_LC033', type is buried 
_LC033   = DFF( D1,  ABW1,  VCC,  VCC);

-- Node name is '|plmt_d8:15|plmt_d:5|:4' = '|plmt_d8:15|plmt_d:5|O' 
-- Equation name is '_LC037', type is buried 
_LC037   = DFF( D4,  ABW1,  VCC,  VCC);

-- Node name is '|plmt_d8:15|plmt_d:6|:4' = '|plmt_d8:15|plmt_d:6|O' 
-- Equation name is '_LC011', type is buried 
_LC011   = DFF( D5,  ABW1,  VCC,  VCC);

-- Node name is '|plmt_d8:15|plmt_d:7|:4' = '|plmt_d8:15|plmt_d:7|O' 
-- Equation name is '_LC014', type is buried 
_LC014   = DFF( D6,  ABW1,  VCC,  VCC);

-- Node name is '|plmt_d8:16|plmt_d:2|:4' = '|plmt_d8:16|plmt_d:2|O' 
-- Equation name is '_LC027', type is buried 
_LC027   = DFF( D1,  ABW2,  VCC,  VCC);

-- Node name is '|plmt_d8:16|plmt_d:5|:4' = '|plmt_d8:16|plmt_d:5|O' 
-- Equation name is '_LC043', type is buried 
_LC043   = DFF( D4,  ABW2,  VCC,  VCC);

-- Node name is '|plmt_d8:16|plmt_d:6|:4' = '|plmt_d8:16|plmt_d:6|O' 
-- Equation name is '_LC010', type is buried 
_LC010   = DFF( D5,  ABW2,  VCC,  VCC);

-- Node name is '|plmt_d8:16|plmt_d:7|:4' = '|plmt_d8:16|plmt_d:7|O' 
-- Equation name is '_LC013', type is buried 
_LC013   = DFF( D6,  ABW2,  VCC,  VCC);

-- Node name is '|plmt_d8:17|plmt_d:2|:4' = '|plmt_d8:17|plmt_d:2|O' 
-- Equation name is '_LC028', type is buried 
_LC028   = DFF( D1,  ABW3,  VCC,  VCC);

-- Node name is '|plmt_d8:17|plmt_d:5|:4' = '|plmt_d8:17|plmt_d:5|O' 
-- Equation name is '_LC044', type is buried 
_LC044   = DFF( D4,  ABW3,  VCC,  VCC);

-- Node name is '|plmt_d8:17|plmt_d:6|:4' = '|plmt_d8:17|plmt_d:6|O' 
-- Equation name is '_LC009', type is buried 
_LC009   = DFF( D5,  ABW3,  VCC,  VCC);

-- Node name is '|plmt_d8:17|plmt_d:7|:4' = '|plmt_d8:17|plmt_d:7|O' 
-- Equation name is '_LC017', type is buried 
_LC017   = DFF( D6,  ABW3,  VCC,  VCC);

-- Node name is '|plmt_d8:18|plmt_d:2|:4' = '|plmt_d8:18|plmt_d:2|O' 
-- Equation name is '_LC038', type is buried 
_LC038   = DFF( D1, GLOBAL( ABW4),  VCC,  VCC);

-- Node name is '|plmt_d8:18|plmt_d:5|:4' = '|plmt_d8:18|plmt_d:5|O' 
-- Equation name is '_LC045', type is buried 
_LC045   = DFF( D4, GLOBAL( ABW4),  VCC,  VCC);

-- Node name is '|plmt_d8:18|plmt_d:6|:4' = '|plmt_d8:18|plmt_d:6|O' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFF( D5, GLOBAL( ABW4),  VCC,  VCC);

-- Node name is '|plmt_d8:18|plmt_d:7|:4' = '|plmt_d8:18|plmt_d:7|O' 
-- Equation name is '_LC040', type is buried 
_LC040   = DFF( D6, GLOBAL( ABW4),  VCC,  VCC);

-- Node name is '|plmt_d8:19|plmt_d:2|:4' = '|plmt_d8:19|plmt_d:2|O' 
-- Equation name is '_LC029', type is buried 
_LC029   = DFF( D1, GLOBAL( ABW5),  VCC,  VCC);

-- Node name is '|plmt_d8:19|plmt_d:5|:4' = '|plmt_d8:19|plmt_d:5|O' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFF( D4, GLOBAL( ABW5),  VCC,  VCC);

-- Node name is '|plmt_d8:19|plmt_d:6|:4' = '|plmt_d8:19|plmt_d:6|O' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFF( D5, GLOBAL( ABW5),  VCC,  VCC);

-- Node name is '|plmt_d8:19|plmt_d:7|:4' = '|plmt_d8:19|plmt_d:7|O' 
-- Equation name is '_LC036', type is buried 
_LC036   = DFF( D6, GLOBAL( ABW5),  VCC,  VCC);

-- Node name is '|plmt_d8:21|plmt_d:2|:4' = '|plmt_d8:21|plmt_d:2|O' 
-- Equation name is '_LC012', type is buried 
_LC012   = DFF( D1, GLOBAL( ABW7),  VCC,  VCC);

-- Node name is '|plmt_d8:21|plmt_d:5|:4' = '|plmt_d8:21|plmt_d:5|O' 
-- Equation name is '_LC015', type is buried 
_LC015   = DFF( D4, GLOBAL( ABW7),  VCC,  VCC);

-- Node name is '|plmt_d8:21|plmt_d:6|:4' = '|plmt_d8:21|plmt_d:6|O' 
-- Equation name is '_LC016', type is buried 
_LC016   = DFF( D5, GLOBAL( ABW7),  VCC,  VCC);

-- Node name is '|plmt_d8:21|plmt_d:7|:4' = '|plmt_d8:21|plmt_d:7|O' 
-- Equation name is '_LC018', type is buried 
_LC018   = DFF( D6, GLOBAL( ABW7),  VCC,  VCC);



Device-Specific Information:            d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt
plmt_d8_81

***** Logic for device 'plmt_d8_81' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                 R  R  R  R  R                 R  R  R  R  R  R  
                 E  E  E  E  E  ~  ~           E  E  E  E  E  E  
                 S  S  S  S  S  P  P           S  S  S  S  S  S  
                 E  E  E  E  E  I  I           E  E  E  E  E  E  
                 R  R  R  R  R  N  N           R  R  R  R  R  R  
                 V  V  V  V  V  0  0  G        V  V  V  V  V  V  
              Q  E  E  E  E  E  0  0  N  Q  Q  E  E  E  E  E  E  
              3  D  D  D  D  D  9  8  D  0  2  D  D  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
    ABW2 | 10                                                  60 | ABW0 
RESERVED | 11                                                  59 | D7 
RESERVED | 12                                                  58 | D3 
RESERVED | 13                                                  57 | ABW1 
 ~PIN001 | 14                                                  56 | ABR0 
 ~PIN000 | 15                                                  55 | ABR1 
      D2 | 16                                                  54 | ABR2 
    ABW7 | 17                                                  53 | ABW6 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
    ABW5 | 19                                                  51 | ABW4 
      D0 | 20                                                  50 | ABR3 
    ABR7 | 21                                                  49 | ABR4 
    ABR6 | 22                                                  48 | ABR5 
RESERVED | 23                                                  47 | RESERVED 
RESERVED | 24                                                  46 | RESERVED 
RESERVED | 25                                                  45 | RESERVED 
RESERVED | 26                                                  44 | ABW3 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  R  R  R  R  R  G  R  R  R  R  R  R  R  Q  
              E  E  E  E  E  E  E  E  N  E  E  E  E  E  E  E  7  
              S  S  S  S  S  S  S  S  D  S  S  S  S  S  S  S     
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E     
              R  R  R  R  R  R  R  R     R  R  R  R  R  R  R     
              V  V  V  V  V  V  V  V     V  V  V  V  V  V  V     
              E  E  E  E  E  E  E  E     E  E  E  E  E  E  E     
              D  D  D  D  D  D  D  D     D  D  D  D  D  D  D     


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:            d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt
plmt_d8_81

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     8/12( 66%)   4/12( 33%) 
B:    LC13 - LC24     4/12( 33%)   0/12(  0%) 
C:    LC25 - LC36     8/12( 66%)   2/12( 16%) 
D:    LC37 - LC48    12/12(100%)   6/12( 50%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            12/48     ( 25%)
Total logic cells used:                         32/48     ( 66%)
Average fan-in:                                  3.75
Total fan-in:                                   120

Total input pins required:                      24
Total output pins required:                      4
Total bidirectional pins required:               0
Total logic cells required:                     32
Total flipflops required:                       28

Synthesized logic cells:                         0/  48   (  0%)



Device-Specific Information:            d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt
plmt_d8_81

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT              0    0    4    0  ABR0
  55      -   -       INPUT              0    0    4    0  ABR1
  54      -   -       INPUT              0    0    4    0  ABR2
  50      -   -       INPUT              0    0    4    0  ABR3
  49      -   -       INPUT              0    0    4    0  ABR4
  48      -   -       INPUT              0    0    4    0  ABR5
  22      -   -       INPUT              0    0    4    0  ABR6
  21      -   -       INPUT              0    0    4    0  ABR7
  60   (40)  (D)      INPUT     g        0    0    0    2  ABW0
  57   (37)  (D)      INPUT     g        0    0    0    4  ABW1
  10    (9)  (A)      INPUT     g        0    0    0    4  ABW2
  44   (33)  (C)      INPUT     g        0    0    0    4  ABW3
  51      -   -       INPUT  G           0    0    0    0  ABW4
  19      -   -       INPUT  G           0    0    0    0  ABW5
  53      -   -       INPUT  G           0    0    0    0  ABW6
  17      -   -       INPUT  G           0    0    0    0  ABW7
  20      -   -       INPUT              0    0    0    8  D0
  16      -   -       INPUT              0    0    0    8  D2
  58   (38)  (D)      INPUT     g        0    0    0    6  D3
  59   (39)  (D)      INPUT     g        0    0    0    6  D7
  15      -   -       INPUT    s         0    0    1    0  ~PIN000
  14      -   -       INPUT    s         0    0    1    0  ~PIN001
   2    (1)  (A)      INPUT    s         0    0    1    0  ~PIN008
   3    (2)  (A)      INPUT    s         0    0    1    0  ~PIN009


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:            d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt
plmt_d8_81

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  68     48    D     OUTPUT              8    8    0    0  Q0
  67     47    D     OUTPUT              8    8    0    0  Q2
   9      8    A     OUTPUT             10    6    0    0  Q3
  43     32    C     OUTPUT             10    6    0    0  Q7


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:            d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt
plmt_d8_81

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (59)    39    D        DFF              2    0    1    0  |plmt_d8:14|plmt_d:1|O (|plmt_d8:14|plmt_d:1|:4)
 (58)    38    D        DFF              2    0    1    0  |plmt_d8:14|plmt_d:3|O (|plmt_d8:14|plmt_d:3|:4)
 (57)    37    D        DFF              2    0    1    0  |plmt_d8:15|plmt_d:1|O (|plmt_d8:15|plmt_d:1|:4)
 (60)    40    D        DFF              2    0    1    0  |plmt_d8:15|plmt_d:3|O (|plmt_d8:15|plmt_d:3|:4)
 (10)     9    A        DFF              2    0    1    0  |plmt_d8:15|plmt_d:4|O (|plmt_d8:15|plmt_d:4|:4)
 (44)    33    C        DFF              2    0    1    0  |plmt_d8:15|plmt_d:11|O (|plmt_d8:15|plmt_d:11|:4)
 (61)    41    D        DFF              2    0    1    0  |plmt_d8:16|plmt_d:1|O (|plmt_d8:16|plmt_d:1|:4)
 (62)    42    D        DFF              2    0    1    0  |plmt_d8:16|plmt_d:3|O (|plmt_d8:16|plmt_d:3|:4)
  (4)     3    A        DFF              2    0    1    0  |plmt_d8:16|plmt_d:4|O (|plmt_d8:16|plmt_d:4|:4)
 (36)    25    C        DFF              2    0    1    0  |plmt_d8:16|plmt_d:11|O (|plmt_d8:16|plmt_d:11|:4)
 (63)    43    D        DFF              2    0    1    0  |plmt_d8:17|plmt_d:1|O (|plmt_d8:17|plmt_d:1|:4)
 (64)    44    D        DFF              2    0    1    0  |plmt_d8:17|plmt_d:3|O (|plmt_d8:17|plmt_d:3|:4)
  (5)     4    A        DFF              2    0    1    0  |plmt_d8:17|plmt_d:4|O (|plmt_d8:17|plmt_d:4|:4)
 (37)    26    C        DFF              2    0    1    0  |plmt_d8:17|plmt_d:11|O (|plmt_d8:17|plmt_d:11|:4)
 (45)    34    C        DFF   + g        1    0    1    0  |plmt_d8:18|plmt_d:1|O (|plmt_d8:18|plmt_d:1|:4)
 (46)    35    C        DFF   + g        1    0    1    0  |plmt_d8:18|plmt_d:3|O (|plmt_d8:18|plmt_d:3|:4)
 (47)    36    C        DFF   + g        1    0    1    0  |plmt_d8:18|plmt_d:4|O (|plmt_d8:18|plmt_d:4|:4)
 (38)    27    C        DFF   +          1    0    1    0  |plmt_d8:18|plmt_d:11|O (|plmt_d8:18|plmt_d:11|:4)
 (23)    13    B        DFF   + g        1    0    1    0  |plmt_d8:19|plmt_d:1|O (|plmt_d8:19|plmt_d:1|:4)
 (24)    14    B        DFF   + g        1    0    1    0  |plmt_d8:19|plmt_d:3|O (|plmt_d8:19|plmt_d:3|:4)
 (25)    15    B        DFF   + g        1    0    1    0  |plmt_d8:19|plmt_d:4|O (|plmt_d8:19|plmt_d:4|:4)
 (26)    16    B        DFF   + g        1    0    1    0  |plmt_d8:19|plmt_d:11|O (|plmt_d8:19|plmt_d:11|:4)
 (65)    45    D        DFF   +          1    0    1    0  |plmt_d8:20|plmt_d:1|O (|plmt_d8:20|plmt_d:1|:4)
 (66)    46    D        DFF   +          1    0    1    0  |plmt_d8:20|plmt_d:3|O (|plmt_d8:20|plmt_d:3|:4)
 (11)    10    A        DFF   + g        1    0    1    0  |plmt_d8:21|plmt_d:1|O (|plmt_d8:21|plmt_d:1|:4)
 (12)    11    A        DFF   + g        1    0    1    0  |plmt_d8:21|plmt_d:3|O (|plmt_d8:21|plmt_d:3|:4)
  (6)     5    A        DFF   +          1    0    1    0  |plmt_d8:21|plmt_d:4|O (|plmt_d8:21|plmt_d:4|:4)
 (13)    12    A        DFF   + g        1    0    1    0  |plmt_d8:21|plmt_d:11|O (|plmt_d8:21|plmt_d:11|:4)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:            d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt
plmt_d8_81

** LOGIC CELL INTERCONNECTIONS **

                         Logic cells placed in LAB 'A'
        +--------------- LC9 |plmt_d8:15|plmt_d:4|O
        | +------------- LC3 |plmt_d8:16|plmt_d:4|O
        | | +----------- LC4 |plmt_d8:17|plmt_d:4|O
        | | | +--------- LC10 |plmt_d8:21|plmt_d:1|O
        | | | | +------- LC11 |plmt_d8:21|plmt_d:3|O
        | | | | | +----- LC5 |plmt_d8:21|plmt_d:4|O
        | | | | | | +--- LC12 |plmt_d8:21|plmt_d:11|O
        | | | | | | | +- LC8 Q3
        | | | | | | | | 
        | | | | | | | |   Other LABs fed by signals
        | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | 
LC9  -> - - - - - - - @ | <-- |plmt_d8:15|plmt_d:4|O
LC3  -> - - - - - - - @ | <-- |plmt_d8:16|plmt_d:4|O
LC4  -> - - - - - - - @ | <-- |plmt_d8:17|plmt_d:4|O
LC10 -> - - - - - - - - | <-- |plmt_d8:21|plmt_d:1|O
LC11 -> - - - - - - - - | <-- |plmt_d8:21|plmt_d:3|O
LC5  -> - - - - - - - @ | <-- |plmt_d8:21|plmt_d:4|O
LC12 -> - - - - - - - - | <-- |plmt_d8:21|plmt_d:11|O
LC8  -> - - - - - - - - | <-- Q3

Pin
56   -> - - - - - - - @ | <-- ABR0
55   -> - - - - - - - @ | <-- ABR1
54   -> - - - - - - - @ | <-- ABR2
50   -> - - - - - - - @ | <-- ABR3
49   -> - - - - - - - @ | <-- ABR4
48   -> - - - - - - - @ | <-- ABR5
22   -> - - - - - - - @ | <-- ABR6
21   -> - - - - - - - @ | <-- ABR7
57   -> * - - - - - - - | <-- ABW1
10   -> - * - - - - - - | <-- ABW2
44   -> - - * - - - - - | <-- ABW3
51   -> - - - - - - - - | <-- ABW4
19   -> - - - - - - - - | <-- ABW5
53   -> - - - - - - - - | <-- ABW6
17   -> - - - - - - - - | <-- ABW7
20   -> - - - @ - - - - | <-- D0
16   -> - - - - @ - - - | <-- D2
58   -> * * * - - * - - | <-- D3
59   -> - - - - - - * - | <-- D7
15   -> - - - - - - - - | <-- ~PIN000
14   -> - - - - - - - - | <-- ~PIN001
2    -> - - - - - - - * | <-- ~PIN008
3    -> - - - - - - - * | <-- ~PIN009
LC36 -> - - - - - - - * | <-- |plmt_d8:18|plmt_d:4|O
LC15 -> - - - - - - - * | <-- |plmt_d8:19|plmt_d:4|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:            d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt
plmt_d8_81

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'B'
        +------- LC13 |plmt_d8:19|plmt_d:1|O
        | +----- LC14 |plmt_d8:19|plmt_d:3|O
        | | +--- LC15 |plmt_d8:19|plmt_d:4|O
        | | | +- LC16 |plmt_d8:19|plmt_d:11|O
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'B'
LC      | | | | 
LC13 -> - - - - | <-- |plmt_d8:19|plmt_d:1|O
LC14 -> - - - - | <-- |plmt_d8:19|plmt_d:3|O
LC15 -> - - - - | <-- |plmt_d8:19|plmt_d:4|O
LC16 -> - - - - | <-- |plmt_d8:19|plmt_d:11|O

Pin
56   -> - - - - | <-- ABR0
55   -> - - - - | <-- ABR1
54   -> - - - - | <-- ABR2
50   -> - - - - | <-- ABR3
49   -> - - - - | <-- ABR4
48   -> - - - - | <-- ABR5
22   -> - - - - | <-- ABR6
21   -> - - - - | <-- ABR7
51   -> - - - - | <-- ABW4
19   -> - - - - | <-- ABW5
53   -> - - - - | <-- ABW6
17   -> - - - - | <-- ABW7
20   -> @ - - - | <-- D0
16   -> - @ - - | <-- D2
58   -> - - * - | <-- D3
59   -> - - - * | <-- D7
15   -> - - - - | <-- ~PIN000
14   -> - - - - | <-- ~PIN001


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:            d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt
plmt_d8_81

** LOGIC CELL INTERCONNECTIONS **

                         Logic cells placed in LAB 'C'
        +--------------- LC33 |plmt_d8:15|plmt_d:11|O
        | +------------- LC25 |plmt_d8:16|plmt_d:11|O
        | | +----------- LC26 |plmt_d8:17|plmt_d:11|O
        | | | +--------- LC34 |plmt_d8:18|plmt_d:1|O
        | | | | +------- LC35 |plmt_d8:18|plmt_d:3|O
        | | | | | +----- LC36 |plmt_d8:18|plmt_d:4|O
        | | | | | | +--- LC27 |plmt_d8:18|plmt_d:11|O
        | | | | | | | +- LC32 Q7
        | | | | | | | | 
        | | | | | | | |   Other LABs fed by signals
        | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | 
LC33 -> - - - - - - - @ | <-- |plmt_d8:15|plmt_d:11|O
LC25 -> - - - - - - - @ | <-- |plmt_d8:16|plmt_d:11|O
LC26 -> - - - - - - - @ | <-- |plmt_d8:17|plmt_d:11|O
LC34 -> - - - - - - - - | <-- |plmt_d8:18|plmt_d:1|O
LC35 -> - - - - - - - - | <-- |plmt_d8:18|plmt_d:3|O
LC36 -> - - - - - - - - | <-- |plmt_d8:18|plmt_d:4|O
LC27 -> - - - - - - - @ | <-- |plmt_d8:18|plmt_d:11|O
LC32 -> - - - - - - - - | <-- Q7

Pin
56   -> - - - - - - - @ | <-- ABR0
55   -> - - - - - - - @ | <-- ABR1
54   -> - - - - - - - @ | <-- ABR2
50   -> - - - - - - - @ | <-- ABR3
49   -> - - - - - - - @ | <-- ABR4
48   -> - - - - - - - @ | <-- ABR5
22   -> - - - - - - - @ | <-- ABR6
21   -> - - - - - - - @ | <-- ABR7
57   -> * - - - - - - - | <-- ABW1
10   -> - * - - - - - - | <-- ABW2
44   -> - - * - - - - - | <-- ABW3
51   -> - - - - - - - - | <-- ABW4
19   -> - - - - - - - - | <-- ABW5
53   -> - - - - - - - - | <-- ABW6
17   -> - - - - - - - - | <-- ABW7
20   -> - - - @ - - - - | <-- D0
16   -> - - - - @ - - - | <-- D2
58   -> - - - - - * - - | <-- D3
59   -> * * * - - - * - | <-- D7
15   -> - - - - - - - @ | <-- ~PIN000
14   -> - - - - - - - @ | <-- ~PIN001
LC16 -> - - - - - - - * | <-- |plmt_d8:19|plmt_d:11|O
LC12 -> - - - - - - - * | <-- |plmt_d8:21|plmt_d:11|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:            d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt
plmt_d8_81

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'D'
        +----------------------- LC39 |plmt_d8:14|plmt_d:1|O
        | +--------------------- LC38 |plmt_d8:14|plmt_d:3|O
        | | +------------------- LC37 |plmt_d8:15|plmt_d:1|O
        | | | +----------------- LC40 |plmt_d8:15|plmt_d:3|O
        | | | | +--------------- LC41 |plmt_d8:16|plmt_d:1|O
        | | | | | +------------- LC42 |plmt_d8:16|plmt_d:3|O
        | | | | | | +----------- LC43 |plmt_d8:17|plmt_d:1|O
        | | | | | | | +--------- LC44 |plmt_d8:17|plmt_d:3|O
        | | | | | | | | +------- LC45 |plmt_d8:20|plmt_d:1|O
        | | | | | | | | | +----- LC46 |plmt_d8:20|plmt_d:3|O
        | | | | | | | | | | +--- LC48 Q0
        | | | | | | | | | | | +- LC47 Q2
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | 
LC39 -> - - - - - - - - - - @ - | <-- |plmt_d8:14|plmt_d:1|O
LC38 -> - - - - - - - - - - - @ | <-- |plmt_d8:14|plmt_d:3|O
LC37 -> - - - - - - - - - - @ - | <-- |plmt_d8:15|plmt_d:1|O
LC40 -> - - - - - - - - - - - @ | <-- |plmt_d8:15|plmt_d:3|O
LC41 -> - - - - - - - - - - @ - | <-- |plmt_d8:16|plmt_d:1|O
LC42 -> - - - - - - - - - - - @ | <-- |plmt_d8:16|plmt_d:3|O
LC43 -> - - - - - - - - - - @ - | <-- |plmt_d8:17|plmt_d:1|O
LC44 -> - - - - - - - - - - - @ | <-- |plmt_d8:17|plmt_d:3|O
LC45 -> - - - - - - - - - - @ - | <-- |plmt_d8:20|plmt_d:1|O
LC46 -> - - - - - - - - - - - @ | <-- |plmt_d8:20|plmt_d:3|O
LC48 -> - - - - - - - - - - - - | <-- Q0
LC47 -> - - - - - - - - - - - - | <-- Q2

Pin
56   -> - - - - - - - - - - @ @ | <-- ABR0
55   -> - - - - - - - - - - @ @ | <-- ABR1
54   -> - - - - - - - - - - @ @ | <-- ABR2
50   -> - - - - - - - - - - @ @ | <-- ABR3
49   -> - - - - - - - - - - @ @ | <-- ABR4
48   -> - - - - - - - - - - @ @ | <-- ABR5
22   -> - - - - - - - - - - @ @ | <-- ABR6
21   -> - - - - - - - - - - @ @ | <-- ABR7
60   -> * * - - - - - - - - - - | <-- ABW0
57   -> - - * * - - - - - - - - | <-- ABW1
10   -> - - - - * * - - - - - - | <-- ABW2
44   -> - - - - - - * * - - - - | <-- ABW3
51   -> - - - - - - - - - - - - | <-- ABW4
19   -> - - - - - - - - - - - - | <-- ABW5
53   -> - - - - - - - - - - - - | <-- ABW6
17   -> - - - - - - - - - - - - | <-- ABW7
20   -> @ - @ - @ - @ - @ - - - | <-- D0
16   -> - @ - @ - @ - @ - @ - - | <-- D2
15   -> - - - - - - - - - - - - | <-- ~PIN000
14   -> - - - - - - - - - - - - | <-- ~PIN001
LC34 -> - - - - - - - - - - * - | <-- |plmt_d8:18|plmt_d:1|O
LC35 -> - - - - - - - - - - - * | <-- |plmt_d8:18|plmt_d:3|O
LC13 -> - - - - - - - - - - * - | <-- |plmt_d8:19|plmt_d:1|O
LC14 -> - - - - - - - - - - - * | <-- |plmt_d8:19|plmt_d:3|O
LC10 -> - - - - - - - - - - * - | <-- |plmt_d8:21|plmt_d:1|O
LC11 -> - - - - - - - - - - - * | <-- |plmt_d8:21|plmt_d:3|O


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:            d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt
plmt_d8_81

** EQUATIONS **

ABR0     : INPUT;
ABR1     : INPUT;
ABR2     : INPUT;
ABR3     : INPUT;
ABR4     : INPUT;
ABR5     : INPUT;
ABR6     : INPUT;
ABR7     : INPUT;
ABW0     : INPUT;
ABW1     : INPUT;
ABW2     : INPUT;
ABW3     : INPUT;
ABW4     : INPUT;
ABW5     : INPUT;
ABW6     : INPUT;
ABW7     : INPUT;
D0       : INPUT;
D2       : INPUT;
D3       : INPUT;
D7       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;
~PIN008  : INPUT;
~PIN009  : INPUT;

-- Node name is 'Q0' 
-- Equation name is 'Q0', location is LC048, type is output.
 Q0      = LCELL( _EQ001);
  _EQ001 =  ABR7 &  _LC010
         #  ABR6 &  _LC045
         #  ABR5 &  _LC013
         #  ABR4 &  _LC034
         #  ABR3 &  _LC043
         #  ABR2 &  _LC041
         #  ABR1 &  _LC037
         #  ABR0 &  _LC039;

-- Node name is 'Q2' 
-- Equation name is 'Q2', location is LC047, type is output.
 Q2      = LCELL( _EQ002);
  _EQ002 =  ABR7 &  _LC011
         #  ABR6 &  _LC046
         #  ABR5 &  _LC014
         #  ABR4 &  _LC035
         #  ABR3 &  _LC044
         #  ABR2 &  _LC042
         #  ABR1 &  _LC040
         #  ABR0 &  _LC038;

-- Node name is 'Q3' 
-- Equation name is 'Q3', location is LC008, type is output.
 Q3      = LCELL( _EQ003);
  _EQ003 =  ABR7 &  _LC005
         #  ABR6 &  ~PIN008
         #  ABR5 &  _LC015
         #  ABR4 &  _LC036
         #  ABR3 &  _LC004
         #  ABR2 &  _LC003
         #  ABR1 &  _LC009
         #  ABR0 &  ~PIN009;

-- Node name is 'Q7' 
-- Equation name is 'Q7', location is LC032, type is output.
 Q7      = LCELL( _EQ004);
  _EQ004 =  ABR7 &  _LC012
         #  ABR6 &  ~PIN000
         #  ABR5 &  _LC016
         #  ABR4 &  _LC027
         #  ABR3 &  _LC026
         #  ABR2 &  _LC025
         #  ABR1 &  _LC033
         #  ABR0 &  ~PIN001;

-- Node name is '|plmt_d8:14|plmt_d:1|:4' = '|plmt_d8:14|plmt_d:1|O' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFF( D0,  ABW0,  VCC,  VCC);

-- Node name is '|plmt_d8:14|plmt_d:3|:4' = '|plmt_d8:14|plmt_d:3|O' 
-- Equation name is '_LC038', type is buried 
_LC038   = DFF( D2,  ABW0,  VCC,  VCC);

-- Node name is '|plmt_d8:15|plmt_d:1|:4' = '|plmt_d8:15|plmt_d:1|O' 
-- Equation name is '_LC037', type is buried 
_LC037   = DFF( D0,  ABW1,  VCC,  VCC);

-- Node name is '|plmt_d8:15|plmt_d:3|:4' = '|plmt_d8:15|plmt_d:3|O' 
-- Equation name is '_LC040', type is buried 
_LC040   = DFF( D2,  ABW1,  VCC,  VCC);

-- Node name is '|plmt_d8:15|plmt_d:4|:4' = '|plmt_d8:15|plmt_d:4|O' 
-- Equation name is '_LC009', type is buried 
_LC009   = DFF( D3,  ABW1,  VCC,  VCC);

-- Node name is '|plmt_d8:15|plmt_d:11|:4' = '|plmt_d8:15|plmt_d:11|O' 
-- Equation name is '_LC033', type is buried 
_LC033   = DFF( D7,  ABW1,  VCC,  VCC);

-- Node name is '|plmt_d8:16|plmt_d:1|:4' = '|plmt_d8:16|plmt_d:1|O' 
-- Equation name is '_LC041', type is buried 
_LC041   = DFF( D0,  ABW2,  VCC,  VCC);

-- Node name is '|plmt_d8:16|plmt_d:3|:4' = '|plmt_d8:16|plmt_d:3|O' 
-- Equation name is '_LC042', type is buried 
_LC042   = DFF( D2,  ABW2,  VCC,  VCC);

-- Node name is '|plmt_d8:16|plmt_d:4|:4' = '|plmt_d8:16|plmt_d:4|O' 
-- Equation name is '_LC003', type is buried 
_LC003   = DFF( D3,  ABW2,  VCC,  VCC);

-- Node name is '|plmt_d8:16|plmt_d:11|:4' = '|plmt_d8:16|plmt_d:11|O' 
-- Equation name is '_LC025', type is buried 
_LC025   = DFF( D7,  ABW2,  VCC,  VCC);

-- Node name is '|plmt_d8:17|plmt_d:1|:4' = '|plmt_d8:17|plmt_d:1|O' 
-- Equation name is '_LC043', type is buried 
_LC043   = DFF( D0,  ABW3,  VCC,  VCC);

-- Node name is '|plmt_d8:17|plmt_d:3|:4' = '|plmt_d8:17|plmt_d:3|O' 
-- Equation name is '_LC044', type is buried 
_LC044   = DFF( D2,  ABW3,  VCC,  VCC);

-- Node name is '|plmt_d8:17|plmt_d:4|:4' = '|plmt_d8:17|plmt_d:4|O' 
-- Equation name is '_LC004', type is buried 
_LC004   = DFF( D3,  ABW3,  VCC,  VCC);

-- Node name is '|plmt_d8:17|plmt_d:11|:4' = '|plmt_d8:17|plmt_d:11|O' 
-- Equation name is '_LC026', type is buried 
_LC026   = DFF( D7,  ABW3,  VCC,  VCC);

-- Node name is '|plmt_d8:18|plmt_d:1|:4' = '|plmt_d8:18|plmt_d:1|O' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFF( D0, GLOBAL( ABW4),  VCC,  VCC);

-- Node name is '|plmt_d8:18|plmt_d:3|:4' = '|plmt_d8:18|plmt_d:3|O' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFF( D2, GLOBAL( ABW4),  VCC,  VCC);

-- Node name is '|plmt_d8:18|plmt_d:4|:4' = '|plmt_d8:18|plmt_d:4|O' 
-- Equation name is '_LC036', type is buried 
_LC036   = DFF( D3, GLOBAL( ABW4),  VCC,  VCC);

-- Node name is '|plmt_d8:18|plmt_d:11|:4' = '|plmt_d8:18|plmt_d:11|O' 
-- Equation name is '_LC027', type is buried 
_LC027   = DFF( D7, GLOBAL( ABW4),  VCC,  VCC);

-- Node name is '|plmt_d8:19|plmt_d:1|:4' = '|plmt_d8:19|plmt_d:1|O' 
-- Equation name is '_LC013', type is buried 
_LC013   = DFF( D0, GLOBAL( ABW5),  VCC,  VCC);

-- Node name is '|plmt_d8:19|plmt_d:3|:4' = '|plmt_d8:19|plmt_d:3|O' 
-- Equation name is '_LC014', type is buried 
_LC014   = DFF( D2, GLOBAL( ABW5),  VCC,  VCC);

-- Node name is '|plmt_d8:19|plmt_d:4|:4' = '|plmt_d8:19|plmt_d:4|O' 
-- Equation name is '_LC015', type is buried 
_LC015   = DFF( D3, GLOBAL( ABW5),  VCC,  VCC);

-- Node name is '|plmt_d8:19|plmt_d:11|:4' = '|plmt_d8:19|plmt_d:11|O' 
-- Equation name is '_LC016', type is buried 
_LC016   = DFF( D7, GLOBAL( ABW5),  VCC,  VCC);

-- Node name is '|plmt_d8:20|plmt_d:1|:4' = '|plmt_d8:20|plmt_d:1|O' 
-- Equation name is '_LC045', type is buried 
_LC045   = DFF( D0, GLOBAL( ABW6),  VCC,  VCC);

-- Node name is '|plmt_d8:20|plmt_d:3|:4' = '|plmt_d8:20|plmt_d:3|O' 
-- Equation name is '_LC046', type is buried 
_LC046   = DFF( D2, GLOBAL( ABW6),  VCC,  VCC);

-- Node name is '|plmt_d8:21|plmt_d:1|:4' = '|plmt_d8:21|plmt_d:1|O' 
-- Equation name is '_LC010', type is buried 
_LC010   = DFF( D0, GLOBAL( ABW7),  VCC,  VCC);

-- Node name is '|plmt_d8:21|plmt_d:3|:4' = '|plmt_d8:21|plmt_d:3|O' 
-- Equation name is '_LC011', type is buried 
_LC011   = DFF( D2, GLOBAL( ABW7),  VCC,  VCC);

-- Node name is '|plmt_d8:21|plmt_d:4|:4' = '|plmt_d8:21|plmt_d:4|O' 
-- Equation name is '_LC005', type is buried 
_LC005   = DFF( D3, GLOBAL( ABW7),  VCC,  VCC);

-- Node name is '|plmt_d8:21|plmt_d:11|:4' = '|plmt_d8:21|plmt_d:11|O' 
-- Equation name is '_LC012', type is buried 
_LC012   = DFF( D7, GLOBAL( ABW7),  VCC,  VCC);



Device-Specific Information:            d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt
plmt_d8_82

***** Logic for device 'plmt_d8_82' compiled without errors.




Device: EP610ILC-10

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                                   
              ~                 ~  
              P                 P  
              I                 I  
              N     A        A  N  
              0     B  V  V  B  0  
              1  D  W  C  C  W  0  
              0  4  6  C  C  0  5  
            -----------------------_ 
          /   4  3  2  1 28 27 26   | 
         |                          |
 ~PIN008 |  5                    25 | ~PIN007 
         |                          |
 ~PIN006 |  6                    24 | ~PIN009 
         |                          |
 ~PIN004 |  7                    23 | ~PIN011 
         |                          |
 ~PIN003 |  8    EP610ILC-10     22 | RESERVED 
         |                          |
 ~PIN002 |  9                    21 | D7 
         |                          |
 ~PIN001 | 10                    20 | D6 
         |                          |
    N.C. | 11                    19 | N.C. 
         |_  12 13 14 15 16 17 18  _| 
           ------------------------ 
              ~  D  G  G  G  D  D  
              P  3  N  N  N  1  5  
              I     D  D  D        
              N                    
              0                    
              0                    
              0                    
                                   


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:            d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt
plmt_d8_82

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:      LC1 - LC8     4/ 8( 50%)   7/ 8( 87%) 
B:     LC9 - LC16     8/ 8(100%)   8/ 8(100%) 


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                            15/16     ( 93%)
Total logic cells used:                         12/16     ( 75%)
Average fan-in:                                  2.00
Total fan-in:                                    24

Total input pins required:                       8
Total output pins required:                     12
Total bidirectional pins required:               0
Total logic cells required:                     12
Total flipflops required:                       12

Synthesized logic cells:                         0/  16   (  0%)



Device-Specific Information:            d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt
plmt_d8_82

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  27      -   -       INPUT              0    0    6    0  ABW0
  17      -   -       INPUT              0    0    2    0  D1
  13      -   -       INPUT              0    0    2    0  D3
   3      -   -       INPUT              0    0    2    0  D4
  18    (8)  (A)      INPUT              0    0    2    0  D5
  20    (7)  (A)      INPUT              0    0    2    0  D6
  21    (6)  (A)      INPUT              0    0    2    0  D7


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:            d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt
plmt_d8_82

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  12     16    B         FF   +          1    0    0    0  ~PIN000 (|plmt_d8:20|plmt_d:11|:4)
  10     15    B         FF              2    0    0    0  ~PIN001 (|plmt_d8:14|plmt_d:11|:4)
   9     14    B         FF   +          1    0    0    0  ~PIN002 (|plmt_d8:20|plmt_d:7|:4)
   8     13    B         FF              2    0    0    0  ~PIN003 (|plmt_d8:14|plmt_d:7|:4)
   7     12    B         FF   +          1    0    0    0  ~PIN004 (|plmt_d8:20|plmt_d:6|:4)
  26      1    A         FF              2    0    0    0  ~PIN005 (|plmt_d8:14|plmt_d:6|:4)
   6     11    B         FF   +          1    0    0    0  ~PIN006 (|plmt_d8:20|plmt_d:5|:4)
  25      2    A         FF              2    0    0    0  ~PIN007 (|plmt_d8:14|plmt_d:5|:4)
   5     10    B         FF   +          1    0    0    0  ~PIN008 (|plmt_d8:20|plmt_d:4|:4)
  24      3    A         FF              2    0    0    0  ~PIN009 (|plmt_d8:14|plmt_d:4|:4)
   4      9    B         FF   +          1    0    0    0  ~PIN010 (|plmt_d8:20|plmt_d:2|:4)
  23      4    A         FF              2    0    0    0  ~PIN011 (|plmt_d8:14|plmt_d:2|:4)


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:            d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt
plmt_d8_82

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'A'
        +------- LC1 ~PIN005
        | +----- LC2 ~PIN007
        | | +--- LC3 ~PIN009
        | | | +- LC4 ~PIN011
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'A'
LC      | | | | 
LC1  -> - - - - | <-- ~PIN005
LC2  -> - - - - | <-- ~PIN007
LC3  -> - - - - | <-- ~PIN009
LC4  -> - - - - | <-- ~PIN011

Pin
27   -> @ @ @ @ | <-- ABW0
17   -> - - - @ | <-- D1
13   -> - - @ - | <-- D3
3    -> - @ - - | <-- D4
18   -> * - - - | <-- D5


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:            d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt
plmt_d8_82

** LOGIC CELL INTERCONNECTIONS **

                         Logic cells placed in LAB 'B'
        +--------------- LC16 ~PIN000
        | +------------- LC15 ~PIN001
        | | +----------- LC14 ~PIN002
        | | | +--------- LC13 ~PIN003
        | | | | +------- LC12 ~PIN004
        | | | | | +----- LC11 ~PIN006
        | | | | | | +--- LC10 ~PIN008
        | | | | | | | +- LC9 ~PIN010
        | | | | | | | | 
        | | | | | | | |   Other LABs fed by signals
        | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | 
LC16 -> - - - - - - - - | <-- ~PIN000
LC15 -> - - - - - - - - | <-- ~PIN001
LC14 -> - - - - - - - - | <-- ~PIN002
LC13 -> - - - - - - - - | <-- ~PIN003
LC12 -> - - - - - - - - | <-- ~PIN004
LC11 -> - - - - - - - - | <-- ~PIN006
LC10 -> - - - - - - - - | <-- ~PIN008
LC9  -> - - - - - - - - | <-- ~PIN010

Pin
27   -> - @ - @ - - - - | <-- ABW0
17   -> - - - - - - - @ | <-- D1
13   -> - - - - - - @ - | <-- D3
3    -> - - - - - @ - - | <-- D4
18   -> - - - - * - - - | <-- D5
20   -> - - * * - - - - | <-- D6
21   -> * * - - - - - - | <-- D7


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:            d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt
plmt_d8_82

** EQUATIONS **

ABW0     : INPUT;
ABW6     : INPUT;
D1       : INPUT;
D3       : INPUT;
D4       : INPUT;
D5       : INPUT;
D6       : INPUT;
D7       : INPUT;

-- Node name is '|plmt_d8:20|plmt_d:11|:4' = '~PIN000' 
-- Equation name is '~PIN000', location is LC016, type is output.
 ~PIN000 = DFF( D7, GLOBAL( ABW6),  VCC,  VCC);

-- Node name is '|plmt_d8:14|plmt_d:11|:4' = '~PIN001' 
-- Equation name is '~PIN001', location is LC015, type is output.
 ~PIN001 = DFF( D7,  ABW0,  VCC,  VCC);

-- Node name is '|plmt_d8:20|plmt_d:7|:4' = '~PIN002' 
-- Equation name is '~PIN002', location is LC014, type is output.
 ~PIN002 = DFF( D6, GLOBAL( ABW6),  VCC,  VCC);

-- Node name is '|plmt_d8:14|plmt_d:7|:4' = '~PIN003' 
-- Equation name is '~PIN003', location is LC013, type is output.
 ~PIN003 = DFF( D6,  ABW0,  VCC,  VCC);

-- Node name is '|plmt_d8:20|plmt_d:6|:4' = '~PIN004' 
-- Equation name is '~PIN004', location is LC012, type is output.
 ~PIN004 = DFF( D5, GLOBAL( ABW6),  VCC,  VCC);

-- Node name is '|plmt_d8:14|plmt_d:6|:4' = '~PIN005' 
-- Equation name is '~PIN005', location is LC001, type is output.
 ~PIN005 = DFF( D5,  ABW0,  VCC,  VCC);

-- Node name is '|plmt_d8:20|plmt_d:5|:4' = '~PIN006' 
-- Equation name is '~PIN006', location is LC011, type is output.
 ~PIN006 = DFF( D4, GLOBAL( ABW6),  VCC,  VCC);

-- Node name is '|plmt_d8:14|plmt_d:5|:4' = '~PIN007' 
-- Equation name is '~PIN007', location is LC002, type is output.
 ~PIN007 = DFF( D4,  ABW0,  VCC,  VCC);

-- Node name is '|plmt_d8:20|plmt_d:4|:4' = '~PIN008' 
-- Equation name is '~PIN008', location is LC010, type is output.
 ~PIN008 = DFF( D3, GLOBAL( ABW6),  VCC,  VCC);

-- Node name is '|plmt_d8:14|plmt_d:4|:4' = '~PIN009' 
-- Equation name is '~PIN009', location is LC003, type is output.
 ~PIN009 = DFF( D3,  ABW0,  VCC,  VCC);

-- Node name is '|plmt_d8:20|plmt_d:2|:4' = '~PIN010' 
-- Equation name is '~PIN010', location is LC009, type is output.
 ~PIN010 = DFF( D1, GLOBAL( ABW6),  VCC,  VCC);

-- Node name is '|plmt_d8:14|plmt_d:2|:4' = '~PIN011' 
-- Equation name is '~PIN011', location is LC004, type is output.
 ~PIN011 = DFF( D1,  ABW0,  VCC,  VCC);



Project Information                     d:\maxplus2\max2lib\lab3\plmt_d8_8.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'CLASSIC' family

      MINIMIZATION                        = full
      SOFT_BUFFER_INSERTION               = on
      TURBO_BIT                           = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:01
   Fitter                                 00:00:03
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:04


Memory Allocated
-----------------

Peak memory allocated during compilation  = 5,394K
