10:10:15 DEBUG : Logs will be stored at 'C:/DevWorks/SOC_7SEG_AXI/VITIS/IDE.log'.
10:10:18 INFO  : Platform repository initialization has completed.
10:10:18 INFO  : Registering command handlers for Vitis TCF services
10:10:18 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\DevWorks\SOC_7SEG_AXI\VITIS\temp_xsdb_launch_script.tcl
10:10:18 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

10:10:18 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

10:10:18 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

10:10:22 INFO  : XSCT server has started successfully.
10:10:22 INFO  : Successfully done setting XSCT server connection channel  
10:10:25 INFO  : plnx-install-location is set to ''
10:10:25 INFO  : Successfully done setting workspace for the tool. 
10:10:25 INFO  : Successfully done query RDI_DATADIR 
10:11:18 INFO  : Result from executing command 'getProjects': SOC_7SEG_AXI
10:11:18 INFO  : Result from executing command 'getPlatforms': 
10:11:18 WARN  : An unexpected exception occurred in the module 'platform project logging'
10:11:18 INFO  : Platform 'SOC_7SEG_AXI' is added to custom repositories.
10:11:26 INFO  : Platform 'SOC_7SEG_AXI' is added to custom repositories.
13:50:30 DEBUG : Logs will be stored at 'C:/DevWorks/SOC_7SEG_AXI/VITIS/IDE.log'.
13:50:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\DevWorks\SOC_7SEG_AXI\VITIS\temp_xsdb_launch_script.tcl
13:50:31 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

13:50:31 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

13:50:31 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

13:50:33 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


13:50:33 INFO  : Platform repository initialization has completed.
13:50:33 INFO  : Registering command handlers for Vitis TCF services
13:50:35 INFO  : XSCT server has started successfully.
13:50:35 INFO  : plnx-install-location is set to ''
13:50:37 INFO  : Successfully done setting XSCT server connection channel  
13:50:37 INFO  : Successfully done query RDI_DATADIR 
13:50:37 INFO  : Successfully done setting workspace for the tool. 
13:50:55 INFO  : Hardware specification for platform project 'SOC_7SEG_AXI' is updated.
13:54:43 INFO  : Result from executing command 'getProjects': SOC_7SEG_AXI
13:54:43 INFO  : Result from executing command 'getPlatforms': 
13:54:51 INFO  : Checking for BSP changes to sync application flags for project 'SOC_7SEG_AXI_APP'...
13:54:54 INFO  : The hardware specification used by project 'SOC_7SEG_AXI_APP' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
13:54:54 INFO  : The file 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP\_ide\bitstream\SOC_7SEG_AXI.bit' stored in project is removed.
13:54:54 INFO  : The updated bitstream files are copied from platform to folder 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP\_ide\bitstream' in project 'SOC_7SEG_AXI_APP'.
13:54:54 INFO  : The file 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP\_ide\psinit\ps7_init.tcl' stored in project is removed.
13:54:59 INFO  : The updated ps init files are copied from platform to folder 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP\_ide\psinit' in project 'SOC_7SEG_AXI_APP'.
13:55:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:55:37 INFO  : 'jtag frequency' command is executed.
13:55:37 INFO  : Context for 'APU' is selected.
13:55:37 INFO  : System reset is completed.
13:55:40 INFO  : 'after 3000' command is executed.
13:55:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:55:42 INFO  : Device configured successfully with "C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit"
13:55:42 INFO  : Context for 'APU' is selected.
13:55:42 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa'.
13:55:42 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:43 INFO  : Context for 'APU' is selected.
13:55:43 INFO  : Sourcing of 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl' is done.
13:55:43 INFO  : 'ps7_init' command is executed.
13:55:43 INFO  : 'ps7_post_config' command is executed.
13:55:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:43 INFO  : The application 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:55:43 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:43 INFO  : 'con' command is executed.
13:55:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:55:43 INFO  : Launch script is exported to file 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP_system\_ide\scripts\debugger_soc_7seg_axi_app-default.tcl'
13:56:05 INFO  : Disconnected from the channel tcfchan#3.
14:18:41 INFO  : Checking for BSP changes to sync application flags for project 'SOC_7SEG_AXI_APP'...
14:21:05 INFO  : Checking for BSP changes to sync application flags for project 'SOC_7SEG_AXI_APP'...
14:21:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:21:13 INFO  : 'jtag frequency' command is executed.
14:21:13 INFO  : Context for 'APU' is selected.
14:21:13 INFO  : System reset is completed.
14:21:16 INFO  : 'after 3000' command is executed.
14:21:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:21:19 INFO  : Device configured successfully with "C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit"
14:21:19 INFO  : Context for 'APU' is selected.
14:21:19 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa'.
14:21:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:19 INFO  : Context for 'APU' is selected.
14:21:19 INFO  : Sourcing of 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl' is done.
14:21:19 INFO  : 'ps7_init' command is executed.
14:21:19 INFO  : 'ps7_post_config' command is executed.
14:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:19 INFO  : The application 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:19 INFO  : 'con' command is executed.
14:21:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:21:19 INFO  : Launch script is exported to file 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP_system\_ide\scripts\debugger_soc_7seg_axi_app-default.tcl'
14:21:43 INFO  : Disconnected from the channel tcfchan#4.
14:21:45 INFO  : Checking for BSP changes to sync application flags for project 'SOC_7SEG_AXI_APP'...
14:21:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:21:51 INFO  : 'jtag frequency' command is executed.
14:21:51 INFO  : Context for 'APU' is selected.
14:21:51 INFO  : System reset is completed.
14:21:54 INFO  : 'after 3000' command is executed.
14:21:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:21:56 INFO  : Device configured successfully with "C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit"
14:21:56 INFO  : Context for 'APU' is selected.
14:21:56 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa'.
14:21:56 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:56 INFO  : Context for 'APU' is selected.
14:21:56 INFO  : Sourcing of 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl' is done.
14:21:57 INFO  : 'ps7_init' command is executed.
14:21:57 INFO  : 'ps7_post_config' command is executed.
14:21:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:57 INFO  : The application 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:57 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:57 INFO  : 'con' command is executed.
14:21:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:21:57 INFO  : Launch script is exported to file 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP_system\_ide\scripts\debugger_soc_7seg_axi_app-default.tcl'
14:22:57 INFO  : Disconnected from the channel tcfchan#5.
14:23:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:23:07 INFO  : 'jtag frequency' command is executed.
14:23:07 INFO  : Context for 'APU' is selected.
14:23:07 INFO  : System reset is completed.
14:23:10 INFO  : 'after 3000' command is executed.
14:23:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:23:13 INFO  : Device configured successfully with "C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit"
14:23:13 INFO  : Context for 'APU' is selected.
14:23:13 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa'.
14:23:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:13 INFO  : Context for 'APU' is selected.
14:23:13 INFO  : Sourcing of 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl' is done.
14:23:13 INFO  : 'ps7_init' command is executed.
14:23:13 INFO  : 'ps7_post_config' command is executed.
14:23:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:13 INFO  : The application 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:23:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:13 INFO  : 'con' command is executed.
14:23:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:23:13 INFO  : Launch script is exported to file 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP_system\_ide\scripts\debugger_soc_7seg_axi_app-default.tcl'
14:23:23 INFO  : Checking for BSP changes to sync application flags for project 'SOC_7SEG_AXI_APP'...
14:23:26 INFO  : Disconnected from the channel tcfchan#6.
14:23:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:23:29 INFO  : 'jtag frequency' command is executed.
14:23:29 INFO  : Context for 'APU' is selected.
14:23:29 INFO  : System reset is completed.
14:23:32 INFO  : 'after 3000' command is executed.
14:23:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:23:34 INFO  : Device configured successfully with "C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit"
14:23:35 INFO  : Context for 'APU' is selected.
14:23:35 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa'.
14:23:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:35 INFO  : Context for 'APU' is selected.
14:23:35 INFO  : Sourcing of 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl' is done.
14:23:35 INFO  : 'ps7_init' command is executed.
14:23:35 INFO  : 'ps7_post_config' command is executed.
14:23:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:35 INFO  : The application 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:23:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:35 INFO  : 'con' command is executed.
14:23:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:23:35 INFO  : Launch script is exported to file 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP_system\_ide\scripts\debugger_soc_7seg_axi_app-default.tcl'
14:25:52 INFO  : Disconnected from the channel tcfchan#7.
14:30:33 INFO  : Checking for BSP changes to sync application flags for project 'SOC_7SEG_AXI_APP'...
14:30:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:30:38 INFO  : 'jtag frequency' command is executed.
14:30:38 INFO  : Context for 'APU' is selected.
14:30:38 INFO  : System reset is completed.
14:30:41 INFO  : 'after 3000' command is executed.
14:30:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:30:44 INFO  : Device configured successfully with "C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit"
14:30:44 INFO  : Context for 'APU' is selected.
14:30:44 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa'.
14:30:44 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:44 INFO  : Context for 'APU' is selected.
14:30:44 INFO  : Sourcing of 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl' is done.
14:30:44 INFO  : 'ps7_init' command is executed.
14:30:44 INFO  : 'ps7_post_config' command is executed.
14:30:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:44 INFO  : The application 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:44 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:44 INFO  : 'con' command is executed.
14:30:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:30:44 INFO  : Launch script is exported to file 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP_system\_ide\scripts\debugger_soc_7seg_axi_app-default.tcl'
14:30:57 INFO  : Disconnected from the channel tcfchan#8.
14:31:07 INFO  : Checking for BSP changes to sync application flags for project 'SOC_7SEG_AXI_APP'...
14:31:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:31:14 INFO  : 'jtag frequency' command is executed.
14:31:14 INFO  : Context for 'APU' is selected.
14:31:14 INFO  : System reset is completed.
14:31:17 INFO  : 'after 3000' command is executed.
14:31:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:31:19 INFO  : Device configured successfully with "C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit"
14:31:19 INFO  : Context for 'APU' is selected.
14:31:19 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa'.
14:31:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:19 INFO  : Context for 'APU' is selected.
14:31:19 INFO  : Sourcing of 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl' is done.
14:31:19 INFO  : 'ps7_init' command is executed.
14:31:19 INFO  : 'ps7_post_config' command is executed.
14:31:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:19 INFO  : The application 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:19 INFO  : 'con' command is executed.
14:31:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:31:19 INFO  : Launch script is exported to file 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP_system\_ide\scripts\debugger_soc_7seg_axi_app-default.tcl'
14:31:32 INFO  : Disconnected from the channel tcfchan#9.
14:31:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:31:36 INFO  : 'jtag frequency' command is executed.
14:31:36 INFO  : Context for 'APU' is selected.
14:31:36 INFO  : System reset is completed.
14:31:39 INFO  : 'after 3000' command is executed.
14:31:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:31:41 INFO  : Device configured successfully with "C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit"
14:31:41 INFO  : Context for 'APU' is selected.
14:31:41 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa'.
14:31:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:41 INFO  : Context for 'APU' is selected.
14:31:41 INFO  : Sourcing of 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl' is done.
14:31:41 INFO  : 'ps7_init' command is executed.
14:31:41 INFO  : 'ps7_post_config' command is executed.
14:31:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:41 INFO  : The application 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:42 INFO  : 'con' command is executed.
14:31:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:31:42 INFO  : Launch script is exported to file 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP_system\_ide\scripts\debugger_soc_7seg_axi_app-default.tcl'
14:32:19 INFO  : Disconnected from the channel tcfchan#10.
14:32:46 INFO  : Checking for BSP changes to sync application flags for project 'SOC_7SEG_AXI_APP'...
14:32:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:32:54 INFO  : 'jtag frequency' command is executed.
14:32:54 INFO  : Context for 'APU' is selected.
14:32:54 INFO  : System reset is completed.
14:32:57 INFO  : 'after 3000' command is executed.
14:32:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:32:59 INFO  : Device configured successfully with "C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit"
14:32:59 INFO  : Context for 'APU' is selected.
14:32:59 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa'.
14:32:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:32:59 INFO  : Context for 'APU' is selected.
14:32:59 INFO  : Sourcing of 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl' is done.
14:33:00 INFO  : 'ps7_init' command is executed.
14:33:00 INFO  : 'ps7_post_config' command is executed.
14:33:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:00 INFO  : The application 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:33:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:00 INFO  : 'con' command is executed.
14:33:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:33:00 INFO  : Launch script is exported to file 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP_system\_ide\scripts\debugger_soc_7seg_axi_app-default.tcl'
14:33:56 INFO  : Disconnected from the channel tcfchan#11.
14:33:59 INFO  : Checking for BSP changes to sync application flags for project 'SOC_7SEG_AXI_APP'...
14:34:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:34:02 INFO  : 'jtag frequency' command is executed.
14:34:02 INFO  : Context for 'APU' is selected.
14:34:02 INFO  : System reset is completed.
14:34:05 INFO  : 'after 3000' command is executed.
14:34:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:34:07 INFO  : Device configured successfully with "C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit"
14:34:07 INFO  : Context for 'APU' is selected.
14:34:07 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa'.
14:34:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:07 INFO  : Context for 'APU' is selected.
14:34:07 INFO  : Sourcing of 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl' is done.
14:34:08 INFO  : 'ps7_init' command is executed.
14:34:08 INFO  : 'ps7_post_config' command is executed.
14:34:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:08 INFO  : The application 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:08 INFO  : 'con' command is executed.
14:34:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:34:08 INFO  : Launch script is exported to file 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP_system\_ide\scripts\debugger_soc_7seg_axi_app-default.tcl'
14:35:30 INFO  : Checking for BSP changes to sync application flags for project 'SOC_7SEG_AXI_APP'...
14:35:33 INFO  : Disconnected from the channel tcfchan#12.
14:40:16 INFO  : Checking for BSP changes to sync application flags for project 'SOC_7SEG_AXI_APP'...
14:41:25 INFO  : Checking for BSP changes to sync application flags for project 'SOC_7SEG_AXI_APP'...
14:41:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:41:32 INFO  : 'jtag frequency' command is executed.
14:41:32 INFO  : Context for 'APU' is selected.
14:41:32 INFO  : System reset is completed.
14:41:35 INFO  : 'after 3000' command is executed.
14:41:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:41:37 INFO  : Device configured successfully with "C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit"
14:41:37 INFO  : Context for 'APU' is selected.
14:41:37 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa'.
14:41:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:37 INFO  : Context for 'APU' is selected.
14:41:37 INFO  : Sourcing of 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl' is done.
14:41:38 INFO  : 'ps7_init' command is executed.
14:41:38 INFO  : 'ps7_post_config' command is executed.
14:41:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:38 INFO  : The application 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:38 INFO  : 'con' command is executed.
14:41:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:41:38 INFO  : Launch script is exported to file 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP_system\_ide\scripts\debugger_soc_7seg_axi_app-default.tcl'
14:46:07 INFO  : Result from executing command 'removePlatformRepo': 
14:46:29 INFO  : Result from executing command 'getProjects': SOC_7SEG_AXI
14:46:29 INFO  : Result from executing command 'getPlatforms': 
14:46:41 INFO  : Checking for BSP changes to sync application flags for project 'SOC_7SEG_AXI_APP'...
14:46:48 INFO  : Disconnected from the channel tcfchan#13.
14:46:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:46:49 INFO  : 'jtag frequency' command is executed.
14:46:49 INFO  : Context for 'APU' is selected.
14:46:49 INFO  : System reset is completed.
14:46:52 INFO  : 'after 3000' command is executed.
14:46:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:46:55 INFO  : Device configured successfully with "C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit"
14:46:55 INFO  : Context for 'APU' is selected.
14:46:55 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa'.
14:46:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:55 INFO  : Context for 'APU' is selected.
14:46:55 INFO  : Sourcing of 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl' is done.
14:46:55 INFO  : 'ps7_init' command is executed.
14:46:55 INFO  : 'ps7_post_config' command is executed.
14:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:55 INFO  : The application 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:46:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:55 INFO  : 'con' command is executed.
14:46:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:46:55 INFO  : Launch script is exported to file 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP_system\_ide\scripts\debugger_soc_7seg_axi_app-default.tcl'
14:47:37 INFO  : Disconnected from the channel tcfchan#16.
14:47:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:47:47 INFO  : 'jtag frequency' command is executed.
14:47:47 INFO  : Context for 'APU' is selected.
14:47:47 INFO  : System reset is completed.
14:47:50 INFO  : 'after 3000' command is executed.
14:47:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:47:53 INFO  : Device configured successfully with "C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit"
14:47:53 INFO  : Context for 'APU' is selected.
14:47:53 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa'.
14:47:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:53 INFO  : Context for 'APU' is selected.
14:47:53 INFO  : Sourcing of 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl' is done.
14:47:53 INFO  : 'ps7_init' command is executed.
14:47:53 INFO  : 'ps7_post_config' command is executed.
14:47:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:53 INFO  : The application 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:53 INFO  : 'con' command is executed.
14:47:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:47:53 INFO  : Launch script is exported to file 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP_system\_ide\scripts\debugger_soc_7seg_axi_app-default.tcl'
14:48:32 INFO  : Disconnected from the channel tcfchan#17.
14:48:57 INFO  : Checking for BSP changes to sync application flags for project 'SOC_7SEG_AXI_APP'...
14:49:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:49:02 INFO  : 'jtag frequency' command is executed.
14:49:02 INFO  : Context for 'APU' is selected.
14:49:02 INFO  : System reset is completed.
14:49:05 INFO  : 'after 3000' command is executed.
14:49:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:49:08 INFO  : Device configured successfully with "C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit"
14:49:08 INFO  : Context for 'APU' is selected.
14:49:08 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa'.
14:49:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:08 INFO  : Context for 'APU' is selected.
14:49:08 INFO  : Sourcing of 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl' is done.
14:49:08 INFO  : 'ps7_init' command is executed.
14:49:08 INFO  : 'ps7_post_config' command is executed.
14:49:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:08 INFO  : The application 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:08 INFO  : 'con' command is executed.
14:49:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:49:08 INFO  : Launch script is exported to file 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP_system\_ide\scripts\debugger_soc_7seg_axi_app-default.tcl'
14:49:57 INFO  : Checking for BSP changes to sync application flags for project 'SOC_7SEG_AXI_APP'...
14:50:01 INFO  : Disconnected from the channel tcfchan#18.
14:50:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:50:03 INFO  : 'jtag frequency' command is executed.
14:50:03 INFO  : Context for 'APU' is selected.
14:50:03 INFO  : System reset is completed.
14:50:06 INFO  : 'after 3000' command is executed.
14:50:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:50:08 INFO  : Device configured successfully with "C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit"
14:50:08 INFO  : Context for 'APU' is selected.
14:50:08 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa'.
14:50:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:08 INFO  : Context for 'APU' is selected.
14:50:08 INFO  : Sourcing of 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl' is done.
14:50:09 INFO  : 'ps7_init' command is executed.
14:50:09 INFO  : 'ps7_post_config' command is executed.
14:50:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:09 INFO  : The application 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:09 INFO  : 'con' command is executed.
14:50:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:50:09 INFO  : Launch script is exported to file 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP_system\_ide\scripts\debugger_soc_7seg_axi_app-default.tcl'
14:50:16 INFO  : Disconnected from the channel tcfchan#19.
14:51:01 INFO  : Checking for BSP changes to sync application flags for project 'SOC_7SEG_AXI_APP'...
14:51:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:51:11 INFO  : 'jtag frequency' command is executed.
14:51:11 INFO  : Context for 'APU' is selected.
14:51:11 INFO  : System reset is completed.
14:51:14 INFO  : 'after 3000' command is executed.
14:51:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:51:16 INFO  : Device configured successfully with "C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit"
14:51:16 INFO  : Context for 'APU' is selected.
14:51:16 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa'.
14:51:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:16 INFO  : Context for 'APU' is selected.
14:51:16 INFO  : Sourcing of 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl' is done.
14:51:16 INFO  : 'ps7_init' command is executed.
14:51:16 INFO  : 'ps7_post_config' command is executed.
14:51:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:17 INFO  : The application 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:17 INFO  : 'con' command is executed.
14:51:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:51:17 INFO  : Launch script is exported to file 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP_system\_ide\scripts\debugger_soc_7seg_axi_app-default.tcl'
14:53:01 INFO  : Disconnected from the channel tcfchan#20.
14:59:36 INFO  : Hardware specification for platform project 'SOC_7SEG_AXI' is updated.
15:02:08 INFO  : Result from executing command 'getProjects': SOC_7SEG_AXI
15:02:08 INFO  : Result from executing command 'getPlatforms': SOC_7SEG_AXI|C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/SOC_7SEG_AXI.xpfm
15:02:33 INFO  : Checking for BSP changes to sync application flags for project 'SOC_7SEG_AXI_APP'...
15:02:40 INFO  : The hardware specification used by project 'SOC_7SEG_AXI_APP' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
15:02:40 INFO  : The file 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP\_ide\bitstream\SOC_7SEG_AXI.bit' stored in project is removed.
15:02:40 INFO  : The updated bitstream files are copied from platform to folder 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP\_ide\bitstream' in project 'SOC_7SEG_AXI_APP'.
15:02:40 INFO  : The file 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:02:45 INFO  : The updated ps init files are copied from platform to folder 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP\_ide\psinit' in project 'SOC_7SEG_AXI_APP'.
15:02:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:02:47 INFO  : 'jtag frequency' command is executed.
15:02:47 INFO  : Context for 'APU' is selected.
15:02:47 INFO  : System reset is completed.
15:02:50 INFO  : 'after 3000' command is executed.
15:02:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:02:53 INFO  : Device configured successfully with "C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit"
15:02:53 INFO  : Context for 'APU' is selected.
15:02:53 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa'.
15:02:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:53 INFO  : Context for 'APU' is selected.
15:02:53 INFO  : Sourcing of 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl' is done.
15:02:53 INFO  : 'ps7_init' command is executed.
15:02:53 INFO  : 'ps7_post_config' command is executed.
15:02:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:53 INFO  : The application 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:53 INFO  : 'con' command is executed.
15:02:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:02:53 INFO  : Launch script is exported to file 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP_system\_ide\scripts\debugger_soc_7seg_axi_app-default.tcl'
15:03:22 INFO  : Disconnected from the channel tcfchan#24.
15:03:49 INFO  : Checking for BSP changes to sync application flags for project 'SOC_7SEG_AXI_APP'...
15:03:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:03:57 INFO  : 'jtag frequency' command is executed.
15:03:57 INFO  : Context for 'APU' is selected.
15:03:57 INFO  : System reset is completed.
15:04:00 INFO  : 'after 3000' command is executed.
15:04:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:04:03 INFO  : Device configured successfully with "C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit"
15:04:03 INFO  : Context for 'APU' is selected.
15:04:03 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa'.
15:04:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:03 INFO  : Context for 'APU' is selected.
15:04:03 INFO  : Sourcing of 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl' is done.
15:04:03 INFO  : 'ps7_init' command is executed.
15:04:03 INFO  : 'ps7_post_config' command is executed.
15:04:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:03 INFO  : The application 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:03 INFO  : 'con' command is executed.
15:04:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:04:03 INFO  : Launch script is exported to file 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP_system\_ide\scripts\debugger_soc_7seg_axi_app-default.tcl'
15:04:20 INFO  : Disconnected from the channel tcfchan#25.
15:04:36 INFO  : Checking for BSP changes to sync application flags for project 'SOC_7SEG_AXI_APP'...
15:04:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:04:47 INFO  : 'jtag frequency' command is executed.
15:04:47 INFO  : Context for 'APU' is selected.
15:04:47 INFO  : System reset is completed.
15:04:50 INFO  : 'after 3000' command is executed.
15:04:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:04:52 INFO  : Device configured successfully with "C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit"
15:04:52 INFO  : Context for 'APU' is selected.
15:04:52 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa'.
15:04:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:52 INFO  : Context for 'APU' is selected.
15:04:52 INFO  : Sourcing of 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl' is done.
15:04:52 INFO  : 'ps7_init' command is executed.
15:04:52 INFO  : 'ps7_post_config' command is executed.
15:04:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:52 INFO  : The application 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:52 INFO  : 'con' command is executed.
15:04:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:04:52 INFO  : Launch script is exported to file 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP_system\_ide\scripts\debugger_soc_7seg_axi_app-default.tcl'
15:05:20 INFO  : Disconnected from the channel tcfchan#26.
09:12:13 DEBUG : Logs will be stored at 'C:/DevWorks/SOC_7SEG_AXI/VITIS/IDE.log'.
09:12:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\DevWorks\SOC_7SEG_AXI\VITIS\temp_xsdb_launch_script.tcl
09:12:14 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

09:12:14 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

09:12:14 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

09:12:18 INFO  : XSCT server has started successfully.
09:12:18 INFO  : Successfully done setting XSCT server connection channel  
09:12:18 INFO  : plnx-install-location is set to ''
09:12:18 INFO  : Successfully done setting workspace for the tool. 
09:12:19 INFO  : Registering command handlers for Vitis TCF services
09:12:19 INFO  : Platform repository initialization has completed.
09:12:22 INFO  : Successfully done query RDI_DATADIR 
09:12:41 INFO  : Hardware specification for platform project 'SOC_7SEG_AXI' is updated.
09:14:09 INFO  : Result from executing command 'getProjects': SOC_7SEG_AXI
09:14:09 INFO  : Result from executing command 'getPlatforms': SOC_7SEG_AXI|C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/SOC_7SEG_AXI.xpfm
09:15:10 INFO  : Checking for BSP changes to sync application flags for project 'SOC_7SEG_AXI_APP'...
09:15:18 INFO  : The hardware specification used by project 'SOC_7SEG_AXI_APP' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
09:15:18 INFO  : The file 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP\_ide\bitstream\SOC_7SEG_AXI.bit' stored in project is removed.
09:15:18 INFO  : The updated bitstream files are copied from platform to folder 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP\_ide\bitstream' in project 'SOC_7SEG_AXI_APP'.
09:15:18 INFO  : The file 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP\_ide\psinit\ps7_init.tcl' stored in project is removed.
09:15:23 INFO  : The updated ps init files are copied from platform to folder 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP\_ide\psinit' in project 'SOC_7SEG_AXI_APP'.
09:15:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:15:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:15:25 INFO  : 'jtag frequency' command is executed.
09:15:26 INFO  : Context for 'APU' is selected.
09:15:26 INFO  : System reset is completed.
09:15:29 INFO  : 'after 3000' command is executed.
09:15:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:15:31 INFO  : Device configured successfully with "C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit"
09:15:31 INFO  : Context for 'APU' is selected.
09:15:31 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa'.
09:15:31 INFO  : 'configparams force-mem-access 1' command is executed.
09:15:31 INFO  : Context for 'APU' is selected.
09:15:31 INFO  : Sourcing of 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl' is done.
09:15:31 INFO  : 'ps7_init' command is executed.
09:15:31 INFO  : 'ps7_post_config' command is executed.
09:15:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:15:32 INFO  : The application 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:15:32 INFO  : 'configparams force-mem-access 0' command is executed.
09:15:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

09:15:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:15:32 INFO  : 'con' command is executed.
09:15:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:15:32 INFO  : Launch script is exported to file 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP_system\_ide\scripts\debugger_soc_7seg_axi_app-default.tcl'
09:16:37 INFO  : Checking for BSP changes to sync application flags for project 'SOC_7SEG_AXI_APP'...
09:16:52 INFO  : Disconnected from the channel tcfchan#2.
09:16:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:16:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:16:59 INFO  : 'jtag frequency' command is executed.
09:16:59 INFO  : Context for 'APU' is selected.
09:16:59 INFO  : System reset is completed.
09:17:02 INFO  : 'after 3000' command is executed.
09:17:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:17:05 INFO  : Device configured successfully with "C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit"
09:17:05 INFO  : Context for 'APU' is selected.
09:17:05 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa'.
09:17:05 INFO  : 'configparams force-mem-access 1' command is executed.
09:17:05 INFO  : Context for 'APU' is selected.
09:17:05 INFO  : Sourcing of 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl' is done.
09:17:05 INFO  : 'ps7_init' command is executed.
09:17:05 INFO  : 'ps7_post_config' command is executed.
09:17:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:17:05 INFO  : The application 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:17:05 INFO  : 'configparams force-mem-access 0' command is executed.
09:17:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

09:17:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:17:05 INFO  : 'con' command is executed.
09:17:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:17:05 INFO  : Launch script is exported to file 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP_system\_ide\scripts\debugger_soc_7seg_axi_app-default.tcl'
09:17:26 INFO  : Disconnected from the channel tcfchan#3.
09:17:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:17:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:17:33 INFO  : 'jtag frequency' command is executed.
09:17:33 INFO  : Context for 'APU' is selected.
09:17:33 INFO  : System reset is completed.
09:17:36 INFO  : 'after 3000' command is executed.
09:17:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:17:38 INFO  : Device configured successfully with "C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit"
09:17:38 INFO  : Context for 'APU' is selected.
09:17:38 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa'.
09:17:38 INFO  : 'configparams force-mem-access 1' command is executed.
09:17:38 INFO  : Context for 'APU' is selected.
09:17:38 INFO  : Sourcing of 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl' is done.
09:17:38 INFO  : 'ps7_init' command is executed.
09:17:38 INFO  : 'ps7_post_config' command is executed.
09:17:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:17:38 INFO  : The application 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:17:38 INFO  : 'configparams force-mem-access 0' command is executed.
09:17:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

09:17:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:17:39 INFO  : 'con' command is executed.
09:17:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:17:39 INFO  : Launch script is exported to file 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP_system\_ide\scripts\debugger_soc_7seg_axi_app-default.tcl'
09:20:50 INFO  : Checking for BSP changes to sync application flags for project 'SOC_7SEG_AXI_APP'...
09:20:58 INFO  : Disconnected from the channel tcfchan#4.
09:21:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:21:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:21:03 INFO  : 'jtag frequency' command is executed.
09:21:03 INFO  : Context for 'APU' is selected.
09:21:03 INFO  : System reset is completed.
09:21:06 INFO  : 'after 3000' command is executed.
09:21:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:21:08 INFO  : Device configured successfully with "C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit"
09:21:08 INFO  : Context for 'APU' is selected.
09:21:08 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa'.
09:21:08 INFO  : 'configparams force-mem-access 1' command is executed.
09:21:08 INFO  : Context for 'APU' is selected.
09:21:08 INFO  : Sourcing of 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl' is done.
09:21:09 INFO  : 'ps7_init' command is executed.
09:21:09 INFO  : 'ps7_post_config' command is executed.
09:21:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:21:09 INFO  : The application 'C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:21:09 INFO  : 'configparams force-mem-access 0' command is executed.
09:21:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/bitstream/SOC_7SEG_AXI.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI/export/SOC_7SEG_AXI/hw/SOC_7SEG_AXI.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/SOC_7SEG_AXI/VITIS/SOC_7SEG_AXI_APP/Debug/SOC_7SEG_AXI_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

09:21:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:21:09 INFO  : 'con' command is executed.
09:21:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:21:09 INFO  : Launch script is exported to file 'C:\DevWorks\SOC_7SEG_AXI\VITIS\SOC_7SEG_AXI_APP_system\_ide\scripts\debugger_soc_7seg_axi_app-default.tcl'
09:21:39 INFO  : Disconnected from the channel tcfchan#5.
