Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date             : Wed Jan  4 17:57:00 2017
| Host             : pedro-nvme running 64-bit Ubuntu 16.10
| Command          : report_power -file ./results/post_route_power.rpt
| Design           : top
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 2.611  |
| Dynamic (W)              | 2.411  |
| Device Static (W)        | 0.201  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 54.9   |
| Junction Temperature (C) | 55.1   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.250 |        7 |       --- |             --- |
| Slice Logic              |     0.007 |    43057 |       --- |             --- |
|   LUT as Logic           |     0.005 |     3992 |     53200 |            7.50 |
|   Register               |     0.001 |    21412 |    106400 |           20.12 |
|   CARRY4                 |    <0.001 |      285 |     13300 |            2.14 |
|   LUT as Distributed RAM |    <0.001 |      152 |     17400 |            0.87 |
|   LUT as Shift Register  |    <0.001 |    13406 |     17400 |           77.05 |
|   F7/F8 Muxes            |    <0.001 |      107 |     53200 |            0.20 |
|   Others                 |     0.000 |     2022 |       --- |             --- |
| Signals                  |     0.010 |    36485 |       --- |             --- |
| Block RAM                |     0.637 |      132 |       140 |           94.29 |
| MMCM                     |     0.106 |        1 |         4 |           25.00 |
| DSPs                     |     0.000 |      192 |       220 |           87.27 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| PS7                      |     1.400 |        1 |       --- |             --- |
| Static Power             |     0.201 |          |           |                 |
| Total                    |     2.611 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.892 |       0.863 |      0.029 |
| Vccaux    |       1.800 |     0.081 |       0.059 |      0.023 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.001 |       0.000 |      0.001 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.055 |       0.041 |      0.013 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.761 |       0.718 |      0.043 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------+-----------------------------------------------------------+-----------------+
| Clock                                                                   | Domain                                                    | Constraint (ns) |
+-------------------------------------------------------------------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0                                                              | system_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0                                                              | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_out200_clk_wiz_0                                                    | instance_name/inst/clk_out200_clk_wiz_0                   |             5.0 |
| clkfbout_clk_wiz_0                                                      | instance_name/inst/clkfbout_clk_wiz_0                     |            10.0 |
| dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs         |            33.0 |
+-------------------------------------------------------------------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------+-----------+
| Name                                                                             | Power (W) |
+----------------------------------------------------------------------------------+-----------+
| top                                                                              |     2.411 |
|   dbg_hub                                                                        |     0.002 |
|     inst                                                                         |     0.002 |
|       CORE_XSDB.UUT_MASTER                                                       |     0.002 |
|         U_ICON_INTERFACE                                                         |     0.001 |
|           U_CMD1                                                                 |    <0.001 |
|           U_CMD2                                                                 |    <0.001 |
|           U_CMD3                                                                 |    <0.001 |
|           U_CMD4                                                                 |    <0.001 |
|           U_CMD5                                                                 |    <0.001 |
|           U_CMD6_RD                                                              |    <0.001 |
|             U_RD_FIFO                                                            |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst                              |    <0.001 |
|                 inst_fifo_gen                                                    |    <0.001 |
|                   gconvfifo.rf                                                   |    <0.001 |
|                     grf.rf                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                         gr1.gr1_int.rfwft                                        |    <0.001 |
|                         gras.rsts                                                |    <0.001 |
|                         rpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                         gwas.wsts                                                |    <0.001 |
|                         wpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                                      |    <0.001 |
|                         gdm.dm_gen.dm                                            |    <0.001 |
|                           RAM_reg_0_15_0_5                                       |    <0.001 |
|                           RAM_reg_0_15_12_15                                     |    <0.001 |
|                           RAM_reg_0_15_6_11                                      |    <0.001 |
|                       rstblk                                                     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|           U_CMD6_WR                                                              |    <0.001 |
|             U_WR_FIFO                                                            |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst                              |    <0.001 |
|                 inst_fifo_gen                                                    |    <0.001 |
|                   gconvfifo.rf                                                   |    <0.001 |
|                     grf.rf                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                         gras.rsts                                                |    <0.001 |
|                         rpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                         gwas.wsts                                                |    <0.001 |
|                         wpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                                      |    <0.001 |
|                         gdm.dm_gen.dm                                            |    <0.001 |
|                           RAM_reg_0_15_0_5                                       |    <0.001 |
|                           RAM_reg_0_15_12_15                                     |    <0.001 |
|                           RAM_reg_0_15_6_11                                      |    <0.001 |
|                       rstblk                                                     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|           U_CMD7_CTL                                                             |    <0.001 |
|           U_CMD7_STAT                                                            |    <0.001 |
|           U_STATIC_STATUS                                                        |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                           |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                    |    <0.001 |
|           U_RD_ABORT_FLAG                                                        |    <0.001 |
|           U_RD_REQ_FLAG                                                          |    <0.001 |
|           U_TIMER                                                                |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |    <0.001 |
|       CORE_XSDB.U_ICON                                                           |    <0.001 |
|         U_CMD                                                                    |    <0.001 |
|         U_STAT                                                                   |    <0.001 |
|         U_SYNC                                                                   |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
|   gen_code_label[0].heater_inst                                                  |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   gen_code_label[10].heater_inst                                                 |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |     0.000 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   gen_code_label[11].heater_inst                                                 |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |     0.000 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   gen_code_label[12].heater_inst                                                 |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |     0.000 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   gen_code_label[13].heater_inst                                                 |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |     0.000 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   gen_code_label[14].heater_inst                                                 |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |     0.000 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   gen_code_label[15].heater_inst                                                 |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |     0.000 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   gen_code_label[16].heater_inst                                                 |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |     0.000 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   gen_code_label[17].heater_inst                                                 |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |     0.000 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   gen_code_label[18].heater_inst                                                 |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |     0.000 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   gen_code_label[19].heater_inst                                                 |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |     0.000 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   gen_code_label[1].heater_inst                                                  |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |     0.000 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   gen_code_label[20].heater_inst                                                 |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |     0.000 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   gen_code_label[21].heater_inst                                                 |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |     0.000 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   gen_code_label[22].heater_inst                                                 |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |     0.000 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   gen_code_label[23].heater_inst                                                 |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |     0.000 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   gen_code_label[24].heater_inst                                                 |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |     0.000 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   gen_code_label[25].heater_inst                                                 |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |     0.000 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   gen_code_label[26].heater_inst                                                 |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |     0.000 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   gen_code_label[27].heater_inst                                                 |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |     0.000 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   gen_code_label[28].heater_inst                                                 |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |     0.000 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   gen_code_label[29].heater_inst                                                 |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |     0.000 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   gen_code_label[2].heater_inst                                                  |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |     0.000 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   gen_code_label[30].heater_inst                                                 |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |     0.000 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   gen_code_label[31].heater_inst                                                 |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |     0.000 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   gen_code_label[3].heater_inst                                                  |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |     0.000 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   gen_code_label[4].heater_inst                                                  |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |     0.000 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   gen_code_label[5].heater_inst                                                  |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |     0.000 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   gen_code_label[6].heater_inst                                                  |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |     0.000 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   gen_code_label[7].heater_inst                                                  |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |     0.000 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   gen_code_label[8].heater_inst                                                  |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |     0.000 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   gen_code_label[9].heater_inst                                                  |     0.027 |
|     dsp_0                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_1                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_2                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_3                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_4                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     dsp_5                                                                        |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_synth_option.i_synth_model                                           |    <0.001 |
|             opt_7series.i_uniwrap                                                |    <0.001 |
|     lfsr_check_inst                                                              |    <0.001 |
|       lfsr_inst                                                                  |     0.000 |
|     lfsr_gen_inst                                                                |    <0.001 |
|       lfsr_inst                                                                  |    <0.001 |
|     sp_bram_0                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_1                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_2                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     sp_bram_3                                                                    |     0.005 |
|       U0                                                                         |     0.005 |
|         inst_blk_mem_gen                                                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen                                   |     0.005 |
|             valid.cstr                                                           |     0.005 |
|               ramloop[0].ram.r                                                   |     0.005 |
|                 prim_noinit.ram                                                  |     0.005 |
|     srl32_0                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_1                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_2                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_3                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_4                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|     srl32_5                                                                      |    <0.001 |
|       U0                                                                         |    <0.001 |
|         i_synth                                                                  |    <0.001 |
|           i_bb_inst                                                              |    <0.001 |
|   ila1                                                                           |     0.024 |
|     inst                                                                         |     0.024 |
|       ila_core_inst                                                              |     0.024 |
|         ADV_TRIG.u_adv_trig                                                      |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_0_2                                           |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_12_14                                         |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_15_17                                         |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_18_20                                         |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_21_23                                         |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_3_5                                           |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_6_8                                           |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_9_11                                          |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_0_2                                         |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_12_14                                       |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_15_17                                       |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_18_20                                       |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_21_23                                       |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_3_5                                         |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_6_8                                         |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_9_11                                        |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_0_2                                           |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_12_14                                         |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_15_17                                         |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_18_20                                         |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_21_23                                         |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_3_5                                           |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_6_8                                           |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_9_11                                          |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_0_2                                         |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_12_14                                       |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_15_17                                       |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_18_20                                       |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_21_23                                       |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_3_5                                         |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_6_8                                         |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_9_11                                        |    <0.001 |
|         ADV_TRIG_MEM_READ.u_fsm_memory_read_inst                                 |    <0.001 |
|         COUNTER.u_count                                                          |    <0.001 |
|           G_COUNTER[0].U_COUNTER                                                 |    <0.001 |
|           G_COUNTER[1].U_COUNTER                                                 |    <0.001 |
|           G_COUNTER[2].U_COUNTER                                                 |    <0.001 |
|           G_COUNTER[3].U_COUNTER                                                 |    <0.001 |
|         ila_trace_memory_inst                                                    |     0.005 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                               |     0.005 |
|             inst_blk_mem_gen                                                     |     0.005 |
|               gnbram.gnativebmg.native_blk_mem_gen                               |     0.005 |
|                 valid.cstr                                                       |     0.005 |
|                   ramloop[0].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[1].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[2].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|                   ramloop[3].ram.r                                               |     0.001 |
|                     prim_noinit.ram                                              |     0.001 |
|         u_ila_cap_ctrl                                                           |     0.001 |
|           U_CDONE                                                                |    <0.001 |
|           U_NS0                                                                  |    <0.001 |
|           U_NS1                                                                  |    <0.001 |
|           u_cap_addrgen                                                          |    <0.001 |
|             U_CMPRESET                                                           |    <0.001 |
|             u_cap_sample_counter                                                 |    <0.001 |
|               U_SCE                                                              |    <0.001 |
|               U_SCMPCE                                                           |    <0.001 |
|               U_SCRST                                                            |    <0.001 |
|               u_scnt_cmp                                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|             u_cap_window_counter                                                 |    <0.001 |
|               U_WCE                                                              |    <0.001 |
|               U_WHCMPCE                                                          |    <0.001 |
|               U_WLCMPCE                                                          |    <0.001 |
|               u_wcnt_hcmp                                                        |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               u_wcnt_lcmp                                                        |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|         u_ila_regs                                                               |     0.010 |
|           ADV_TRIG_STREAM.reg_stream_ffc                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           ADV_TRIG_STREAM_READBACK.reg_stream_ffb                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           CNT.CNT_SRL[0].cnt_srl_reg                                             |    <0.001 |
|           CNT.CNT_SRL[1].cnt_srl_reg                                             |    <0.001 |
|           CNT.CNT_SRL[2].cnt_srl_reg                                             |    <0.001 |
|           CNT.CNT_SRL[3].cnt_srl_reg                                             |    <0.001 |
|           MU_SRL[0].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                   |    <0.001 |
|           STRG_QUAL.qual_strg_srl_reg                                            |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                   |    <0.001 |
|           TC_SRL[10].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[11].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[12].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[13].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[14].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[15].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[16].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[17].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[18].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[19].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[1].tc_srl_reg                                                   |    <0.001 |
|           TC_SRL[20].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[21].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[22].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[23].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[24].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[25].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[26].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[27].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[28].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[29].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[2].tc_srl_reg                                                   |    <0.001 |
|           TC_SRL[30].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[31].tc_srl_reg                                                  |    <0.001 |
|           TC_SRL[3].tc_srl_reg                                                   |    <0.001 |
|           TC_SRL[4].tc_srl_reg                                                   |    <0.001 |
|           TC_SRL[5].tc_srl_reg                                                   |    <0.001 |
|           TC_SRL[6].tc_srl_reg                                                   |    <0.001 |
|           TC_SRL[7].tc_srl_reg                                                   |    <0.001 |
|           TC_SRL[8].tc_srl_reg                                                   |    <0.001 |
|           TC_SRL[9].tc_srl_reg                                                   |    <0.001 |
|           U_XSDB_SLAVE                                                           |    <0.001 |
|           reg_15                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_16                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_17                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_18                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_19                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_1a                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_6                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_7                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_8                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           reg_80                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_81                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_82                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_83                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_84                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_85                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_887                                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           reg_88d                                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           reg_88f                                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           reg_890                                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           reg_892                                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           reg_9                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           reg_srl_fff                                                            |    <0.001 |
|           reg_stream_ffd                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_stream_ffe                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|         u_ila_reset_ctrl                                                         |    <0.001 |
|           arm_detection_inst                                                     |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                             |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                            |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                            |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                           |    <0.001 |
|           halt_detection_inst                                                    |    <0.001 |
|         u_trig                                                                   |     0.005 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                         |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[10].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[11].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[12].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[13].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[14].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[15].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[16].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[17].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[18].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[19].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[1].U_TC                                         |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[20].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[21].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[22].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[23].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[24].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[25].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[26].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[27].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[28].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[29].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[2].U_TC                                         |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[30].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[31].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[3].U_TC                                         |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[4].U_TC                                         |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[5].U_TC                                         |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[6].U_TC                                         |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[7].U_TC                                         |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[8].U_TC                                         |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[9].U_TC                                         |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           STRG_QUAL.U_STRG_QUAL                                                  |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           U_TM                                                                   |     0.003 |
|             N_DDR_MODE.G_NMU[0].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                  |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                  |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                  |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                  |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                  |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                  |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                  |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                  |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                  |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                  |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                  |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                  |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                  |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                  |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                  |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                  |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                  |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                  |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                  |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                  |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                  |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                  |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                  |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                  |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|         xsdb_memory_read_inst                                                    |    <0.001 |
|   instance_name                                                                  |     0.107 |
|     inst                                                                         |     0.107 |
|   system_i                                                                       |     1.412 |
|     axi_gpio_0                                                                   |    <0.001 |
|       U0                                                                         |    <0.001 |
|         AXI_LITE_IPIF_I                                                          |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                     |    <0.001 |
|             I_DECODER                                                            |    <0.001 |
|         gpio_core_1                                                              |    <0.001 |
|     axi_gpio_1                                                                   |     0.002 |
|       U0                                                                         |     0.002 |
|         AXI_LITE_IPIF_I                                                          |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                     |    <0.001 |
|             I_DECODER                                                            |    <0.001 |
|         gpio_core_1                                                              |     0.001 |
|           Dual.INPUT_DOUBLE_REGS5                                                |    <0.001 |
|     processing_system7_0                                                         |     1.401 |
|       inst                                                                       |     1.401 |
|     ps7_0_axi_periph                                                             |     0.005 |
|       s00_couplers                                                               |     0.004 |
|         auto_pc                                                                  |     0.004 |
|           inst                                                                   |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                 |     0.004 |
|               RD.ar_channel_0                                                    |    <0.001 |
|                 ar_cmd_fsm_0                                                     |    <0.001 |
|                 cmd_translator_0                                                 |    <0.001 |
|                   incr_cmd_0                                                     |    <0.001 |
|                   wrap_cmd_0                                                     |    <0.001 |
|               RD.r_channel_0                                                     |    <0.001 |
|                 rd_data_fifo_0                                                   |    <0.001 |
|                 transaction_fifo_0                                               |    <0.001 |
|               SI_REG                                                             |     0.002 |
|                 ar_pipe                                                          |    <0.001 |
|                 aw_pipe                                                          |    <0.001 |
|                 b_pipe                                                           |    <0.001 |
|                 r_pipe                                                           |    <0.001 |
|               WR.aw_channel_0                                                    |    <0.001 |
|                 aw_cmd_fsm_0                                                     |    <0.001 |
|                 cmd_translator_0                                                 |    <0.001 |
|                   incr_cmd_0                                                     |    <0.001 |
|                   wrap_cmd_0                                                     |    <0.001 |
|               WR.b_channel_0                                                     |    <0.001 |
|                 bid_fifo_0                                                       |    <0.001 |
|                 bresp_fifo_0                                                     |    <0.001 |
|       xbar                                                                       |    <0.001 |
|         inst                                                                     |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                               |    <0.001 |
|             addr_arbiter_inst                                                    |    <0.001 |
|             gen_decerr.decerr_slave_inst                                         |    <0.001 |
|             reg_slice_r                                                          |    <0.001 |
|             splitter_ar                                                          |    <0.001 |
|             splitter_aw                                                          |    <0.001 |
|     rst_ps7_0_100M                                                               |    <0.001 |
|       U0                                                                         |    <0.001 |
|         EXT_LPF                                                                  |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                              |    <0.001 |
|         SEQ                                                                      |    <0.001 |
|           SEQ_COUNTER                                                            |    <0.001 |
|     xadc_wiz_0                                                                   |     0.003 |
|       inst                                                                       |     0.003 |
|         AXI_LITE_IPIF_I                                                          |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                     |    <0.001 |
|             I_DECODER                                                            |    <0.001 |
|         AXI_XADC_CORE_I                                                          |     0.002 |
|         INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                                     |    <0.001 |
|         SOFT_RESET_I                                                             |    <0.001 |
+----------------------------------------------------------------------------------+-----------+


