Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct  8 15:53:39 2024
| Host         : LEGION-5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m_mod/flex_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: task_4d_mod/clk25m_mod/flex_clk_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: task_4d_mod/clkslow_mod/flex_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 261 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.498        0.000                      0                  195        0.265        0.000                      0                  195        4.500        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.498        0.000                      0                  195        0.265        0.000                      0                  195        4.500        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.498ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 task_4d_mod/clk25m_mod/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4d_mod/clk25m_mod/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.890ns (22.702%)  route 3.030ns (77.298%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.560     5.081    task_4d_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  task_4d_mod/clk25m_mod/COUNT_reg[8]/Q
                         net (fo=2, routed)           1.119     6.718    task_4d_mod/clk25m_mod/COUNT_reg[8]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     6.842 r  task_4d_mod/clk25m_mod/COUNT[0]_i_7__0/O
                         net (fo=1, routed)           0.797     7.640    task_4d_mod/clk25m_mod/COUNT[0]_i_7__0_n_0
    SLICE_X39Y37         LUT3 (Prop_lut3_I0_O)        0.124     7.764 r  task_4d_mod/clk25m_mod/COUNT[0]_i_4__0/O
                         net (fo=2, routed)           0.302     8.066    task_4d_mod/clk25m_mod/COUNT[0]_i_4__0_n_0
    SLICE_X39Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.190 r  task_4d_mod/clk25m_mod/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          0.812     9.002    task_4d_mod/clk25m_mod/clear
    SLICE_X38Y39         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.443    14.784    task_4d_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[24]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X38Y39         FDRE (Setup_fdre_C_R)       -0.524    14.500    task_4d_mod/clk25m_mod/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 task_4d_mod/clk25m_mod/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4d_mod/clk25m_mod/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.890ns (22.702%)  route 3.030ns (77.298%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.560     5.081    task_4d_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  task_4d_mod/clk25m_mod/COUNT_reg[8]/Q
                         net (fo=2, routed)           1.119     6.718    task_4d_mod/clk25m_mod/COUNT_reg[8]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     6.842 r  task_4d_mod/clk25m_mod/COUNT[0]_i_7__0/O
                         net (fo=1, routed)           0.797     7.640    task_4d_mod/clk25m_mod/COUNT[0]_i_7__0_n_0
    SLICE_X39Y37         LUT3 (Prop_lut3_I0_O)        0.124     7.764 r  task_4d_mod/clk25m_mod/COUNT[0]_i_4__0/O
                         net (fo=2, routed)           0.302     8.066    task_4d_mod/clk25m_mod/COUNT[0]_i_4__0_n_0
    SLICE_X39Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.190 r  task_4d_mod/clk25m_mod/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          0.812     9.002    task_4d_mod/clk25m_mod/clear
    SLICE_X38Y39         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.443    14.784    task_4d_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[25]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X38Y39         FDRE (Setup_fdre_C_R)       -0.524    14.500    task_4d_mod/clk25m_mod/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 task_4d_mod/clk25m_mod/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4d_mod/clk25m_mod/COUNT_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.890ns (22.702%)  route 3.030ns (77.298%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.560     5.081    task_4d_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  task_4d_mod/clk25m_mod/COUNT_reg[8]/Q
                         net (fo=2, routed)           1.119     6.718    task_4d_mod/clk25m_mod/COUNT_reg[8]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     6.842 r  task_4d_mod/clk25m_mod/COUNT[0]_i_7__0/O
                         net (fo=1, routed)           0.797     7.640    task_4d_mod/clk25m_mod/COUNT[0]_i_7__0_n_0
    SLICE_X39Y37         LUT3 (Prop_lut3_I0_O)        0.124     7.764 r  task_4d_mod/clk25m_mod/COUNT[0]_i_4__0/O
                         net (fo=2, routed)           0.302     8.066    task_4d_mod/clk25m_mod/COUNT[0]_i_4__0_n_0
    SLICE_X39Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.190 r  task_4d_mod/clk25m_mod/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          0.812     9.002    task_4d_mod/clk25m_mod/clear
    SLICE_X38Y39         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.443    14.784    task_4d_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[26]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X38Y39         FDRE (Setup_fdre_C_R)       -0.524    14.500    task_4d_mod/clk25m_mod/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 task_4d_mod/clk25m_mod/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4d_mod/clk25m_mod/COUNT_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.890ns (22.702%)  route 3.030ns (77.298%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.560     5.081    task_4d_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  task_4d_mod/clk25m_mod/COUNT_reg[8]/Q
                         net (fo=2, routed)           1.119     6.718    task_4d_mod/clk25m_mod/COUNT_reg[8]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     6.842 r  task_4d_mod/clk25m_mod/COUNT[0]_i_7__0/O
                         net (fo=1, routed)           0.797     7.640    task_4d_mod/clk25m_mod/COUNT[0]_i_7__0_n_0
    SLICE_X39Y37         LUT3 (Prop_lut3_I0_O)        0.124     7.764 r  task_4d_mod/clk25m_mod/COUNT[0]_i_4__0/O
                         net (fo=2, routed)           0.302     8.066    task_4d_mod/clk25m_mod/COUNT[0]_i_4__0_n_0
    SLICE_X39Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.190 r  task_4d_mod/clk25m_mod/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          0.812     9.002    task_4d_mod/clk25m_mod/clear
    SLICE_X38Y39         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.443    14.784    task_4d_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[27]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X38Y39         FDRE (Setup_fdre_C_R)       -0.524    14.500    task_4d_mod/clk25m_mod/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 clk6p25m_mod/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_mod/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 1.472ns (39.188%)  route 2.284ns (60.812%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.563     5.084    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  clk6p25m_mod/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  clk6p25m_mod/COUNT_reg[4]/Q
                         net (fo=3, routed)           1.100     6.641    clk6p25m_mod/COUNT_reg[4]
    SLICE_X37Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.765 r  clk6p25m_mod/COUNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.765    clk6p25m_mod/COUNT0_carry_i_3_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.315 r  clk6p25m_mod/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.315    clk6p25m_mod/COUNT0_carry_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  clk6p25m_mod/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.429    clk6p25m_mod/COUNT0_carry__0_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.657 r  clk6p25m_mod/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.184     8.841    clk6p25m_mod/clear
    SLICE_X36Y38         FDRE                                         r  clk6p25m_mod/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.442    14.783    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  clk6p25m_mod/COUNT_reg[0]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X36Y38         FDRE (Setup_fdre_C_R)       -0.618    14.405    clk6p25m_mod/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 clk6p25m_mod/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_mod/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 1.472ns (39.188%)  route 2.284ns (60.812%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.563     5.084    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  clk6p25m_mod/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  clk6p25m_mod/COUNT_reg[4]/Q
                         net (fo=3, routed)           1.100     6.641    clk6p25m_mod/COUNT_reg[4]
    SLICE_X37Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.765 r  clk6p25m_mod/COUNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.765    clk6p25m_mod/COUNT0_carry_i_3_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.315 r  clk6p25m_mod/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.315    clk6p25m_mod/COUNT0_carry_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  clk6p25m_mod/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.429    clk6p25m_mod/COUNT0_carry__0_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.657 r  clk6p25m_mod/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.184     8.841    clk6p25m_mod/clear
    SLICE_X36Y38         FDRE                                         r  clk6p25m_mod/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.442    14.783    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  clk6p25m_mod/COUNT_reg[1]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X36Y38         FDRE (Setup_fdre_C_R)       -0.618    14.405    clk6p25m_mod/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 clk6p25m_mod/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_mod/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 1.472ns (39.188%)  route 2.284ns (60.812%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.563     5.084    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  clk6p25m_mod/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  clk6p25m_mod/COUNT_reg[4]/Q
                         net (fo=3, routed)           1.100     6.641    clk6p25m_mod/COUNT_reg[4]
    SLICE_X37Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.765 r  clk6p25m_mod/COUNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.765    clk6p25m_mod/COUNT0_carry_i_3_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.315 r  clk6p25m_mod/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.315    clk6p25m_mod/COUNT0_carry_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  clk6p25m_mod/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.429    clk6p25m_mod/COUNT0_carry__0_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.657 r  clk6p25m_mod/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.184     8.841    clk6p25m_mod/clear
    SLICE_X36Y38         FDRE                                         r  clk6p25m_mod/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.442    14.783    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  clk6p25m_mod/COUNT_reg[2]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X36Y38         FDRE (Setup_fdre_C_R)       -0.618    14.405    clk6p25m_mod/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 clk6p25m_mod/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_mod/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 1.472ns (39.188%)  route 2.284ns (60.812%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.563     5.084    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  clk6p25m_mod/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  clk6p25m_mod/COUNT_reg[4]/Q
                         net (fo=3, routed)           1.100     6.641    clk6p25m_mod/COUNT_reg[4]
    SLICE_X37Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.765 r  clk6p25m_mod/COUNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.765    clk6p25m_mod/COUNT0_carry_i_3_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.315 r  clk6p25m_mod/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.315    clk6p25m_mod/COUNT0_carry_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  clk6p25m_mod/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.429    clk6p25m_mod/COUNT0_carry__0_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.657 r  clk6p25m_mod/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.184     8.841    clk6p25m_mod/clear
    SLICE_X36Y38         FDRE                                         r  clk6p25m_mod/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.442    14.783    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  clk6p25m_mod/COUNT_reg[3]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X36Y38         FDRE (Setup_fdre_C_R)       -0.618    14.405    clk6p25m_mod/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 task_4d_mod/clk25m_mod/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4d_mod/clk25m_mod/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.890ns (23.533%)  route 2.892ns (76.467%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.560     5.081    task_4d_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  task_4d_mod/clk25m_mod/COUNT_reg[8]/Q
                         net (fo=2, routed)           1.119     6.718    task_4d_mod/clk25m_mod/COUNT_reg[8]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     6.842 r  task_4d_mod/clk25m_mod/COUNT[0]_i_7__0/O
                         net (fo=1, routed)           0.797     7.640    task_4d_mod/clk25m_mod/COUNT[0]_i_7__0_n_0
    SLICE_X39Y37         LUT3 (Prop_lut3_I0_O)        0.124     7.764 r  task_4d_mod/clk25m_mod/COUNT[0]_i_4__0/O
                         net (fo=2, routed)           0.302     8.066    task_4d_mod/clk25m_mod/COUNT[0]_i_4__0_n_0
    SLICE_X39Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.190 r  task_4d_mod/clk25m_mod/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          0.673     8.863    task_4d_mod/clk25m_mod/clear
    SLICE_X38Y38         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.442    14.783    task_4d_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[20]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X38Y38         FDRE (Setup_fdre_C_R)       -0.524    14.499    task_4d_mod/clk25m_mod/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 task_4d_mod/clk25m_mod/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4d_mod/clk25m_mod/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.890ns (23.533%)  route 2.892ns (76.467%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.560     5.081    task_4d_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  task_4d_mod/clk25m_mod/COUNT_reg[8]/Q
                         net (fo=2, routed)           1.119     6.718    task_4d_mod/clk25m_mod/COUNT_reg[8]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     6.842 r  task_4d_mod/clk25m_mod/COUNT[0]_i_7__0/O
                         net (fo=1, routed)           0.797     7.640    task_4d_mod/clk25m_mod/COUNT[0]_i_7__0_n_0
    SLICE_X39Y37         LUT3 (Prop_lut3_I0_O)        0.124     7.764 r  task_4d_mod/clk25m_mod/COUNT[0]_i_4__0/O
                         net (fo=2, routed)           0.302     8.066    task_4d_mod/clk25m_mod/COUNT[0]_i_4__0_n_0
    SLICE_X39Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.190 r  task_4d_mod/clk25m_mod/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          0.673     8.863    task_4d_mod/clk25m_mod/clear
    SLICE_X38Y38         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.442    14.783    task_4d_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[21]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X38Y38         FDRE (Setup_fdre_C_R)       -0.524    14.499    task_4d_mod/clk25m_mod/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  5.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 task_4d_mod/clk25m_mod/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4d_mod/clk25m_mod/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.559     1.442    task_4d_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  task_4d_mod/clk25m_mod/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.125     1.732    task_4d_mod/clk25m_mod/COUNT_reg[10]
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.842 r  task_4d_mod/clk25m_mod/COUNT_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.842    task_4d_mod/clk25m_mod/COUNT_reg[8]_i_1__1_n_5
    SLICE_X38Y35         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.827     1.954    task_4d_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[10]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.134     1.576    task_4d_mod/clk25m_mod/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 task_4d_mod/clk25m_mod/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4d_mod/clk25m_mod/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.560     1.443    task_4d_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  task_4d_mod/clk25m_mod/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.125     1.733    task_4d_mod/clk25m_mod/COUNT_reg[18]
    SLICE_X38Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  task_4d_mod/clk25m_mod/COUNT_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.843    task_4d_mod/clk25m_mod/COUNT_reg[16]_i_1__1_n_5
    SLICE_X38Y37         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.828     1.955    task_4d_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[18]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X38Y37         FDRE (Hold_fdre_C_D)         0.134     1.577    task_4d_mod/clk25m_mod/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 task_4d_mod/clk25m_mod/COUNT_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4d_mod/clk25m_mod/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    task_4d_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  task_4d_mod/clk25m_mod/COUNT_reg[30]/Q
                         net (fo=2, routed)           0.125     1.735    task_4d_mod/clk25m_mod/COUNT_reg[30]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  task_4d_mod/clk25m_mod/COUNT_reg[28]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.845    task_4d_mod/clk25m_mod/COUNT_reg[28]_i_1__1_n_5
    SLICE_X38Y40         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.831     1.958    task_4d_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[30]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.134     1.579    task_4d_mod/clk25m_mod/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 task_4d_mod/clk25m_mod/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4d_mod/clk25m_mod/COUNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.559     1.442    task_4d_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  task_4d_mod/clk25m_mod/COUNT_reg[6]/Q
                         net (fo=2, routed)           0.125     1.732    task_4d_mod/clk25m_mod/COUNT_reg[6]
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.842 r  task_4d_mod/clk25m_mod/COUNT_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.842    task_4d_mod/clk25m_mod/COUNT_reg[4]_i_1__1_n_5
    SLICE_X38Y34         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.826     1.953    task_4d_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[6]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X38Y34         FDRE (Hold_fdre_C_D)         0.134     1.576    task_4d_mod/clk25m_mod/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 task_4d_mod/clk25m_mod/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4d_mod/clk25m_mod/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.561     1.444    task_4d_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  task_4d_mod/clk25m_mod/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.125     1.734    task_4d_mod/clk25m_mod/COUNT_reg[22]
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.844 r  task_4d_mod/clk25m_mod/COUNT_reg[20]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.844    task_4d_mod/clk25m_mod/COUNT_reg[20]_i_1__1_n_5
    SLICE_X38Y38         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.830     1.957    task_4d_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[22]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.134     1.578    task_4d_mod/clk25m_mod/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 task_4d_mod/clk25m_mod/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4d_mod/clk25m_mod/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.559     1.442    task_4d_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  task_4d_mod/clk25m_mod/COUNT_reg[14]/Q
                         net (fo=2, routed)           0.127     1.733    task_4d_mod/clk25m_mod/COUNT_reg[14]
    SLICE_X38Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  task_4d_mod/clk25m_mod/COUNT_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.843    task_4d_mod/clk25m_mod/COUNT_reg[12]_i_1__1_n_5
    SLICE_X38Y36         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.827     1.954    task_4d_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[14]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X38Y36         FDRE (Hold_fdre_C_D)         0.134     1.576    task_4d_mod/clk25m_mod/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 task_4d_mod/clk25m_mod/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4d_mod/clk25m_mod/COUNT_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.561     1.444    task_4d_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  task_4d_mod/clk25m_mod/COUNT_reg[26]/Q
                         net (fo=2, routed)           0.127     1.735    task_4d_mod/clk25m_mod/COUNT_reg[26]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  task_4d_mod/clk25m_mod/COUNT_reg[24]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.845    task_4d_mod/clk25m_mod/COUNT_reg[24]_i_1__1_n_5
    SLICE_X38Y39         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.830     1.957    task_4d_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[26]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.134     1.578    task_4d_mod/clk25m_mod/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 task_4d_mod/clk25m_mod/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4d_mod/clk25m_mod/COUNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.558     1.441    task_4d_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  task_4d_mod/clk25m_mod/COUNT_reg[2]/Q
                         net (fo=2, routed)           0.127     1.732    task_4d_mod/clk25m_mod/COUNT_reg[2]
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.842 r  task_4d_mod/clk25m_mod/COUNT_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.842    task_4d_mod/clk25m_mod/COUNT_reg[0]_i_2__0_n_5
    SLICE_X38Y33         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.825     1.952    task_4d_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  task_4d_mod/clk25m_mod/COUNT_reg[2]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.134     1.575    task_4d_mod/clk25m_mod/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 task_4d_mod/clk25m_mod/flex_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4d_mod/clk25m_mod/flex_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.559     1.442    task_4d_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X39Y35         FDRE                                         r  task_4d_mod/clk25m_mod/flex_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  task_4d_mod/clk25m_mod/flex_clk_reg/Q
                         net (fo=4, routed)           0.180     1.764    task_4d_mod/clk25m_mod/CLK
    SLICE_X39Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.809 r  task_4d_mod/clk25m_mod/flex_clk_i_1__1/O
                         net (fo=1, routed)           0.000     1.809    task_4d_mod/clk25m_mod/flex_clk_i_1__1_n_0
    SLICE_X39Y35         FDRE                                         r  task_4d_mod/clk25m_mod/flex_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.827     1.954    task_4d_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X39Y35         FDRE                                         r  task_4d_mod/clk25m_mod/flex_clk_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X39Y35         FDRE (Hold_fdre_C_D)         0.091     1.533    task_4d_mod/clk25m_mod/flex_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 clk6p25m_mod/flex_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_mod/flex_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.425%)  route 0.190ns (47.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.446    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  clk6p25m_mod/flex_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk6p25m_mod/flex_clk_reg/Q
                         net (fo=3, routed)           0.190     1.800    clk6p25m_mod/clk6p25m
    SLICE_X38Y44         LUT3 (Prop_lut3_I2_O)        0.045     1.845 r  clk6p25m_mod/flex_clk_i_1/O
                         net (fo=1, routed)           0.000     1.845    clk6p25m_mod/flex_clk_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  clk6p25m_mod/flex_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.832     1.959    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  clk6p25m_mod/flex_clk_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.120     1.566    clk6p25m_mod/flex_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y38   clk6p25m_mod/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   clk6p25m_mod/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   clk6p25m_mod/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y41   clk6p25m_mod/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y41   clk6p25m_mod/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y41   clk6p25m_mod/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y41   clk6p25m_mod/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   clk6p25m_mod/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   clk6p25m_mod/COUNT_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk6p25m_mod/COUNT_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk6p25m_mod/COUNT_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk6p25m_mod/COUNT_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   task_4d_mod/clkslow_mod/COUNT_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   task_4d_mod/clkslow_mod/COUNT_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   task_4d_mod/clkslow_mod/COUNT_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   task_4d_mod/clkslow_mod/COUNT_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   task_4d_mod/clkslow_mod/COUNT_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   task_4d_mod/clkslow_mod/COUNT_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   task_4d_mod/clkslow_mod/COUNT_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y36   task_4d_mod/clk25m_mod/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y36   task_4d_mod/clk25m_mod/COUNT_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y36   task_4d_mod/clk25m_mod/COUNT_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y33   task_4d_mod/clk25m_mod/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y35   task_4d_mod/clk25m_mod/COUNT_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y35   task_4d_mod/clk25m_mod/COUNT_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y35   task_4d_mod/clk25m_mod/flex_clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y36   task_4d_mod/clkslow_mod/COUNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y36   task_4d_mod/clkslow_mod/COUNT_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y36   task_4d_mod/clkslow_mod/COUNT_reg[3]/C



