ARM GAS  /tmp/ccSCttwH.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"deca_spi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.openspi,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	openspi
  21              		.arch armv7e-m
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  25              		.fpu fpv4-sp-d16
  27              	openspi:
  28              	.LFB133:
  29              		.file 1 "Middlewares/Decawave/platform/deca_spi.c"
   1:Middlewares/Decawave/platform/deca_spi.c **** /*! ----------------------------------------------------------------------------
   2:Middlewares/Decawave/platform/deca_spi.c ****  * @file    deca_spi.c
   3:Middlewares/Decawave/platform/deca_spi.c ****  * @brief   SPI access functions
   4:Middlewares/Decawave/platform/deca_spi.c ****  *
   5:Middlewares/Decawave/platform/deca_spi.c ****  * @attention
   6:Middlewares/Decawave/platform/deca_spi.c ****  *
   7:Middlewares/Decawave/platform/deca_spi.c ****  * Copyright 2015 (c) DecaWave Ltd, Dublin, Ireland.
   8:Middlewares/Decawave/platform/deca_spi.c ****  *
   9:Middlewares/Decawave/platform/deca_spi.c ****  * All rights reserved.
  10:Middlewares/Decawave/platform/deca_spi.c ****  *
  11:Middlewares/Decawave/platform/deca_spi.c ****  * @author DecaWave
  12:Middlewares/Decawave/platform/deca_spi.c ****  */
  13:Middlewares/Decawave/platform/deca_spi.c **** 
  14:Middlewares/Decawave/platform/deca_spi.c **** #include "deca_spi.h"
  15:Middlewares/Decawave/platform/deca_spi.c **** #include "deca_device_api.h"
  16:Middlewares/Decawave/platform/deca_spi.c **** #include "port.h"
  17:Middlewares/Decawave/platform/deca_spi.c **** #include "stm32l4xx_hal_def.h"
  18:Middlewares/Decawave/platform/deca_spi.c **** 
  19:Middlewares/Decawave/platform/deca_spi.c **** extern  SPI_HandleTypeDef hspi1;    /*clocked from 72MHz*/
  20:Middlewares/Decawave/platform/deca_spi.c **** 
  21:Middlewares/Decawave/platform/deca_spi.c **** /****************************************************************************//**
  22:Middlewares/Decawave/platform/deca_spi.c ****  *
  23:Middlewares/Decawave/platform/deca_spi.c ****  *                              DW1000 SPI section
  24:Middlewares/Decawave/platform/deca_spi.c ****  *
  25:Middlewares/Decawave/platform/deca_spi.c ****  *******************************************************************************/
  26:Middlewares/Decawave/platform/deca_spi.c **** /*! -----------------------------------------------------------------------------------------------
  27:Middlewares/Decawave/platform/deca_spi.c ****  * Function: openspi()
  28:Middlewares/Decawave/platform/deca_spi.c ****  *
  29:Middlewares/Decawave/platform/deca_spi.c ****  * Low level abstract function to open and initialise access to the SPI device.
ARM GAS  /tmp/ccSCttwH.s 			page 2


  30:Middlewares/Decawave/platform/deca_spi.c ****  * returns 0 for success, or -1 for error
  31:Middlewares/Decawave/platform/deca_spi.c ****  */
  32:Middlewares/Decawave/platform/deca_spi.c **** int openspi(/*SPI_TypeDef* SPIx*/)
  33:Middlewares/Decawave/platform/deca_spi.c **** {
  30              		.loc 1 33 1
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 1, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35 0000 80B4     		push	{r7}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 4
  38              		.cfi_offset 7, -4
  39 0002 00AF     		add	r7, sp, #0
  40              	.LCFI1:
  41              		.cfi_def_cfa_register 7
  34:Middlewares/Decawave/platform/deca_spi.c ****     return 0;
  42              		.loc 1 34 12
  43 0004 0023     		movs	r3, #0
  35:Middlewares/Decawave/platform/deca_spi.c **** } // end openspi()
  44              		.loc 1 35 1
  45 0006 1846     		mov	r0, r3
  46 0008 BD46     		mov	sp, r7
  47              	.LCFI2:
  48              		.cfi_def_cfa_register 13
  49              		@ sp needed
  50 000a 5DF8047B 		ldr	r7, [sp], #4
  51              	.LCFI3:
  52              		.cfi_restore 7
  53              		.cfi_def_cfa_offset 0
  54 000e 7047     		bx	lr
  55              		.cfi_endproc
  56              	.LFE133:
  58              		.section	.text.closespi,"ax",%progbits
  59              		.align	1
  60              		.p2align 2,,3
  61              		.global	closespi
  62              		.syntax unified
  63              		.thumb
  64              		.thumb_func
  65              		.fpu fpv4-sp-d16
  67              	closespi:
  68              	.LFB134:
  36:Middlewares/Decawave/platform/deca_spi.c **** 
  37:Middlewares/Decawave/platform/deca_spi.c **** /*! -----------------------------------------------------------------------------------------------
  38:Middlewares/Decawave/platform/deca_spi.c ****  * Function: closespi()
  39:Middlewares/Decawave/platform/deca_spi.c ****  *
  40:Middlewares/Decawave/platform/deca_spi.c ****  * Low level abstract function to close the the SPI device.
  41:Middlewares/Decawave/platform/deca_spi.c ****  * returns 0 for success, or -1 for error
  42:Middlewares/Decawave/platform/deca_spi.c ****  */
  43:Middlewares/Decawave/platform/deca_spi.c **** int closespi(void)
  44:Middlewares/Decawave/platform/deca_spi.c **** {
  69              		.loc 1 44 1
  70              		.cfi_startproc
  71              		@ args = 0, pretend = 0, frame = 0
  72              		@ frame_needed = 1, uses_anonymous_args = 0
  73              		@ link register save eliminated.
ARM GAS  /tmp/ccSCttwH.s 			page 3


  74 0000 80B4     		push	{r7}
  75              	.LCFI4:
  76              		.cfi_def_cfa_offset 4
  77              		.cfi_offset 7, -4
  78 0002 00AF     		add	r7, sp, #0
  79              	.LCFI5:
  80              		.cfi_def_cfa_register 7
  45:Middlewares/Decawave/platform/deca_spi.c ****     return 0;
  81              		.loc 1 45 12
  82 0004 0023     		movs	r3, #0
  46:Middlewares/Decawave/platform/deca_spi.c **** } // end closespi()
  83              		.loc 1 46 1
  84 0006 1846     		mov	r0, r3
  85 0008 BD46     		mov	sp, r7
  86              	.LCFI6:
  87              		.cfi_def_cfa_register 13
  88              		@ sp needed
  89 000a 5DF8047B 		ldr	r7, [sp], #4
  90              	.LCFI7:
  91              		.cfi_restore 7
  92              		.cfi_def_cfa_offset 0
  93 000e 7047     		bx	lr
  94              		.cfi_endproc
  95              	.LFE134:
  97              		.section	.text.writetospi,"ax",%progbits
  98              		.align	1
  99              		.p2align 2,,3
 100              		.global	writetospi
 101              		.syntax unified
 102              		.thumb
 103              		.thumb_func
 104              		.fpu fpv4-sp-d16
 106              	writetospi:
 107              	.LFB135:
  47:Middlewares/Decawave/platform/deca_spi.c **** 
  48:Middlewares/Decawave/platform/deca_spi.c **** /*! -----------------------------------------------------------------------------------------------
  49:Middlewares/Decawave/platform/deca_spi.c ****  * Function: writetospi()
  50:Middlewares/Decawave/platform/deca_spi.c ****  *
  51:Middlewares/Decawave/platform/deca_spi.c ****  * Low level abstract function to write to the SPI
  52:Middlewares/Decawave/platform/deca_spi.c ****  * Takes two separate byte buffers for write header and write data
  53:Middlewares/Decawave/platform/deca_spi.c ****  * returns 0 for success
  54:Middlewares/Decawave/platform/deca_spi.c ****  */
  55:Middlewares/Decawave/platform/deca_spi.c **** #pragma GCC optimize ("O3")
  56:Middlewares/Decawave/platform/deca_spi.c **** int writetospi(uint16 headerLength,
  57:Middlewares/Decawave/platform/deca_spi.c ****                const    uint8_t *headerBuffer,
  58:Middlewares/Decawave/platform/deca_spi.c ****                uint32 bodyLength,
  59:Middlewares/Decawave/platform/deca_spi.c ****                const    uint8_t *bodyBuffer)
  60:Middlewares/Decawave/platform/deca_spi.c **** {
 108              		.loc 1 60 1
 109              		.cfi_startproc
 110              		@ args = 0, pretend = 0, frame = 0
 111              		@ frame_needed = 0, uses_anonymous_args = 0
 112 0000 2DE97847 		push	{r3, r4, r5, r6, r8, r9, r10, lr}
 113              	.LCFI8:
 114              		.cfi_def_cfa_offset 32
 115              		.cfi_offset 3, -32
 116              		.cfi_offset 4, -28
ARM GAS  /tmp/ccSCttwH.s 			page 4


 117              		.cfi_offset 5, -24
 118              		.cfi_offset 6, -20
 119              		.cfi_offset 8, -16
 120              		.cfi_offset 9, -12
 121              		.cfi_offset 10, -8
 122              		.cfi_offset 14, -4
  61:Middlewares/Decawave/platform/deca_spi.c ****     // decaIrqStatus_t  stat ;
  62:Middlewares/Decawave/platform/deca_spi.c ****     // stat = decamutexon() ;
  63:Middlewares/Decawave/platform/deca_spi.c **** 
  64:Middlewares/Decawave/platform/deca_spi.c ****     while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 123              		.loc 1 64 12
 124 0004 134D     		ldr	r5, .L10
  60:Middlewares/Decawave/platform/deca_spi.c ****     // decaIrqStatus_t  stat ;
 125              		.loc 1 60 1
 126 0006 8246     		mov	r10, r0
 127 0008 8946     		mov	r9, r1
 128 000a 9046     		mov	r8, r2
 129 000c 1E46     		mov	r6, r3
 130              	.L6:
 131              		.loc 1 64 12 discriminator 1
 132 000e 2846     		mov	r0, r5
 133 0010 FFF7FEFF 		bl	HAL_SPI_GetState
 134              		.loc 1 64 11 discriminator 1
 135 0014 0128     		cmp	r0, #1
 136              		.loc 1 64 12 discriminator 1
 137 0016 0446     		mov	r4, r0
 138              		.loc 1 64 11 discriminator 1
 139 0018 F9D1     		bne	.L6
  65:Middlewares/Decawave/platform/deca_spi.c **** 
  66:Middlewares/Decawave/platform/deca_spi.c ****     HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_RESET); /**< Put chip select line low 
 140              		.loc 1 66 5
 141 001a 0F48     		ldr	r0, .L10+4
 142 001c 0022     		movs	r2, #0
 143 001e 0421     		movs	r1, #4
 144 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
  67:Middlewares/Decawave/platform/deca_spi.c **** 
  68:Middlewares/Decawave/platform/deca_spi.c ****     HAL_SPI_Transmit(&hspi1, (uint8_t *)&headerBuffer[0], headerLength, HAL_MAX_DELAY);    /* Send 
 145              		.loc 1 68 5
 146 0024 5246     		mov	r2, r10
 147 0026 4946     		mov	r1, r9
 148 0028 4FF0FF33 		mov	r3, #-1
 149 002c 0948     		ldr	r0, .L10
 150 002e FFF7FEFF 		bl	HAL_SPI_Transmit
  69:Middlewares/Decawave/platform/deca_spi.c ****     HAL_SPI_Transmit(&hspi1, (uint8_t *)&bodyBuffer[0], bodyLength, HAL_MAX_DELAY);        /* Send 
 151              		.loc 1 69 5
 152 0032 1FFA88F2 		uxth	r2, r8
 153 0036 3146     		mov	r1, r6
 154 0038 4FF0FF33 		mov	r3, #-1
 155 003c 0548     		ldr	r0, .L10
 156 003e FFF7FEFF 		bl	HAL_SPI_Transmit
  70:Middlewares/Decawave/platform/deca_spi.c **** 
  71:Middlewares/Decawave/platform/deca_spi.c ****     HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_SET); /**< Put chip select line high *
 157              		.loc 1 71 5
 158 0042 0548     		ldr	r0, .L10+4
 159 0044 2246     		mov	r2, r4
 160 0046 0421     		movs	r1, #4
 161 0048 FFF7FEFF 		bl	HAL_GPIO_WritePin
ARM GAS  /tmp/ccSCttwH.s 			page 5


  72:Middlewares/Decawave/platform/deca_spi.c **** 
  73:Middlewares/Decawave/platform/deca_spi.c ****     // decamutexoff(stat);
  74:Middlewares/Decawave/platform/deca_spi.c **** 	
  75:Middlewares/Decawave/platform/deca_spi.c ****     return 0;
  76:Middlewares/Decawave/platform/deca_spi.c **** }
 162              		.loc 1 76 1
 163 004c 0020     		movs	r0, #0
 164 004e BDE87887 		pop	{r3, r4, r5, r6, r8, r9, r10, pc}
 165              	.L11:
 166 0052 00BF     		.align	2
 167              	.L10:
 168 0054 00000000 		.word	hspi1
 169 0058 00040048 		.word	1207960576
 170              		.cfi_endproc
 171              	.LFE135:
 173              		.section	.text.readfromspi,"ax",%progbits
 174              		.align	1
 175              		.p2align 2,,3
 176              		.global	readfromspi
 177              		.syntax unified
 178              		.thumb
 179              		.thumb_func
 180              		.fpu fpv4-sp-d16
 182              	readfromspi:
 183              	.LFB136:
  77:Middlewares/Decawave/platform/deca_spi.c **** 
  78:Middlewares/Decawave/platform/deca_spi.c **** int readfromspi(uint16 headerLength,
  79:Middlewares/Decawave/platform/deca_spi.c ****                 const uint8_t *headerBuffer,
  80:Middlewares/Decawave/platform/deca_spi.c ****                 uint32 readlength,
  81:Middlewares/Decawave/platform/deca_spi.c ****                 uint8_t *readBuffer)
  82:Middlewares/Decawave/platform/deca_spi.c **** {
 184              		.loc 1 82 1
 185              		.cfi_startproc
 186              		@ args = 0, pretend = 0, frame = 8
 187              		@ frame_needed = 0, uses_anonymous_args = 0
 188 0000 2DE9704F 		push	{r4, r5, r6, r8, r9, r10, fp, lr}
 189              	.LCFI9:
 190              		.cfi_def_cfa_offset 32
 191              		.cfi_offset 4, -32
 192              		.cfi_offset 5, -28
 193              		.cfi_offset 6, -24
 194              		.cfi_offset 8, -20
 195              		.cfi_offset 9, -16
 196              		.cfi_offset 10, -12
 197              		.cfi_offset 11, -8
 198              		.cfi_offset 14, -4
 199 0004 84B0     		sub	sp, sp, #16
 200              	.LCFI10:
 201              		.cfi_def_cfa_offset 48
 202              		.loc 1 82 1
 203 0006 0546     		mov	r5, r0
 204 0008 8A46     		mov	r10, r1
 205 000a 9146     		mov	r9, r2
 206 000c 9846     		mov	r8, r3
  83:Middlewares/Decawave/platform/deca_spi.c ****     int i;
  84:Middlewares/Decawave/platform/deca_spi.c ****     decaIrqStatus_t  stat ;
  85:Middlewares/Decawave/platform/deca_spi.c ****     stat = decamutexon() ;
ARM GAS  /tmp/ccSCttwH.s 			page 6


 207              		.loc 1 85 12
 208 000e FFF7FEFF 		bl	decamutexon
  86:Middlewares/Decawave/platform/deca_spi.c **** 
  87:Middlewares/Decawave/platform/deca_spi.c ****     /* Blocking: Check whether previous transfer has been finished */
  88:Middlewares/Decawave/platform/deca_spi.c ****     while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 209              		.loc 1 88 12
 210 0012 1B4C     		ldr	r4, .L22
  85:Middlewares/Decawave/platform/deca_spi.c **** 
 211              		.loc 1 85 12
 212 0014 0646     		mov	r6, r0
 213              	.L13:
 214              		.loc 1 88 12 discriminator 1
 215 0016 2046     		mov	r0, r4
 216 0018 FFF7FEFF 		bl	HAL_SPI_GetState
 217              		.loc 1 88 11 discriminator 1
 218 001c 0128     		cmp	r0, #1
 219 001e FAD1     		bne	.L13
  89:Middlewares/Decawave/platform/deca_spi.c **** 
  90:Middlewares/Decawave/platform/deca_spi.c ****     HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_RESET); /**< Put chip select line low 
 220              		.loc 1 90 5
 221 0020 1848     		ldr	r0, .L22+4
 222 0022 0022     		movs	r2, #0
 223 0024 0421     		movs	r1, #4
 224 0026 FFF7FEFF 		bl	HAL_GPIO_WritePin
  91:Middlewares/Decawave/platform/deca_spi.c ****     char temp;
  92:Middlewares/Decawave/platform/deca_spi.c ****     /* Send header */
  93:Middlewares/Decawave/platform/deca_spi.c ****     for(i=0; i<headerLength; i++)
 225              		.loc 1 93 5
 226 002a 95B1     		cbz	r5, .L14
 227 002c 5446     		mov	r4, r10
  94:Middlewares/Decawave/platform/deca_spi.c ****     {
  95:Middlewares/Decawave/platform/deca_spi.c ****         // HAL_SPI_Transmit(&hspi1, &headerBuffer[i], 1, HAL_MAX_DELAY); //No timeout
  96:Middlewares/Decawave/platform/deca_spi.c ****         HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)&headerBuffer[i], (uint8_t *)&temp, 1, HAL_MAX_D
 228              		.loc 1 96 9
 229 002e DFF850A0 		ldr	r10, .L22
 230 0032 2544     		add	r5, r5, r4
 231 0034 4FF0FF3B 		mov	fp, #-1
 232              	.L15:
 233              		.loc 1 96 9 is_stmt 0 discriminator 3
 234 0038 0123     		movs	r3, #1
 235 003a 2146     		mov	r1, r4
 236 003c CDF800B0 		str	fp, [sp]
 237 0040 1C44     		add	r4, r4, r3
 238 0042 0DF10F02 		add	r2, sp, #15
 239 0046 5046     		mov	r0, r10
 240 0048 FFF7FEFF 		bl	HAL_SPI_TransmitReceive
  93:Middlewares/Decawave/platform/deca_spi.c ****     {
 241              		.loc 1 93 5 is_stmt 1 discriminator 3
 242 004c AC42     		cmp	r4, r5
 243 004e F3D1     		bne	.L15
 244 0050 A246     		mov	r10, r4
 245              	.L14:
  97:Middlewares/Decawave/platform/deca_spi.c ****     }
  98:Middlewares/Decawave/platform/deca_spi.c **** 
  99:Middlewares/Decawave/platform/deca_spi.c ****     /* for the data buffer use LL functions directly as the HAL SPI read function
 100:Middlewares/Decawave/platform/deca_spi.c ****      * has issue reading single bytes */
 101:Middlewares/Decawave/platform/deca_spi.c ****     HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)&headerBuffer[i], (uint8_t *)readBuffer, readlength,
ARM GAS  /tmp/ccSCttwH.s 			page 7


 246              		.loc 1 101 5
 247 0052 4FF0FF30 		mov	r0, #-1
 248 0056 1FFA89F3 		uxth	r3, r9
 249 005a 4246     		mov	r2, r8
 250 005c 5146     		mov	r1, r10
 251 005e 0090     		str	r0, [sp]
 252 0060 0748     		ldr	r0, .L22
 253 0062 FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 102:Middlewares/Decawave/platform/deca_spi.c **** 
 103:Middlewares/Decawave/platform/deca_spi.c ****     HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_SET); /**< Put chip select line high *
 254              		.loc 1 103 5
 255 0066 0122     		movs	r2, #1
 256 0068 0421     		movs	r1, #4
 257 006a 0648     		ldr	r0, .L22+4
 258 006c FFF7FEFF 		bl	HAL_GPIO_WritePin
 104:Middlewares/Decawave/platform/deca_spi.c **** 
 105:Middlewares/Decawave/platform/deca_spi.c ****     decamutexoff(stat);
 259              		.loc 1 105 5
 260 0070 3046     		mov	r0, r6
 261 0072 FFF7FEFF 		bl	decamutexoff
 106:Middlewares/Decawave/platform/deca_spi.c **** 
 107:Middlewares/Decawave/platform/deca_spi.c ****     return 0;
 108:Middlewares/Decawave/platform/deca_spi.c **** } 
 262              		.loc 1 108 1
 263 0076 0020     		movs	r0, #0
 264 0078 04B0     		add	sp, sp, #16
 265              	.LCFI11:
 266              		.cfi_def_cfa_offset 32
 267              		@ sp needed
 268 007a BDE8708F 		pop	{r4, r5, r6, r8, r9, r10, fp, pc}
 269              	.L23:
 270 007e 00BF     		.align	2
 271              	.L22:
 272 0080 00000000 		.word	hspi1
 273 0084 00040048 		.word	1207960576
 274              		.cfi_endproc
 275              	.LFE136:
 277              		.text
 278              	.Letext0:
 279              		.file 2 "Middlewares/Decawave/decadriver/deca_types.h"
 280              		.file 3 "Middlewares/Decawave/decadriver/deca_device_api.h"
 281              		.file 4 "/home/ilian/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/machine/_default
 282              		.file 5 "/home/ilian/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sys/_stdint.h"
 283              		.file 6 "/home/ilian/opt/gcc-arm-none-eabi-9-2020-q2-update/lib/gcc/arm-none-eabi/9.3.1/include/st
 284              		.file 7 "/home/ilian/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sys/_types.h"
 285              		.file 8 "/home/ilian/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sys/reent.h"
 286              		.file 9 "/home/ilian/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sys/lock.h"
 287              		.file 10 "/home/ilian/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/stdlib.h"
 288              		.file 11 "/home/ilian/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/math.h"
 289              		.file 12 "Drivers/CMSIS/Include/core_cm4.h"
 290              		.file 13 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 291              		.file 14 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l433xx.h"
 292              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 293              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 294              		.file 17 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 295              		.file 18 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h"
 296              		.file 19 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h"
ARM GAS  /tmp/ccSCttwH.s 			page 8


 297              		.file 20 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 298              		.file 21 "Middlewares/Decawave/platform/port.h"
ARM GAS  /tmp/ccSCttwH.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 deca_spi.c
     /tmp/ccSCttwH.s:18     .text.openspi:0000000000000000 $t
     /tmp/ccSCttwH.s:27     .text.openspi:0000000000000000 openspi
     /tmp/ccSCttwH.s:59     .text.closespi:0000000000000000 $t
     /tmp/ccSCttwH.s:67     .text.closespi:0000000000000000 closespi
     /tmp/ccSCttwH.s:98     .text.writetospi:0000000000000000 $t
     /tmp/ccSCttwH.s:106    .text.writetospi:0000000000000000 writetospi
     /tmp/ccSCttwH.s:168    .text.writetospi:0000000000000054 $d
     /tmp/ccSCttwH.s:174    .text.readfromspi:0000000000000000 $t
     /tmp/ccSCttwH.s:182    .text.readfromspi:0000000000000000 readfromspi
     /tmp/ccSCttwH.s:272    .text.readfromspi:0000000000000080 $d

UNDEFINED SYMBOLS
HAL_SPI_GetState
HAL_GPIO_WritePin
HAL_SPI_Transmit
hspi1
decamutexon
HAL_SPI_TransmitReceive
decamutexoff
