

================================================================
== Vitis HLS Report for 'dut'
================================================================
* Date:           Sun Nov 10 15:50:02 2024

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        bnn.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.130 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3835|     3835|  38.350 us|  38.350 us|  3836|  3836|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                         |                              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_dut_Pipeline_VITIS_LOOP_26_1_fu_359  |dut_Pipeline_VITIS_LOOP_26_1  |      130|      130|   1.300 us|   1.300 us|   130|   130|       no|
        |grp_bnn_xcel_fu_367                      |bnn_xcel                      |     3702|     3702|  37.020 us|  37.020 us|  3702|  3702|       no|
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        9|     -|     5839|    45190|    0|
|Memory               |        0|     -|        2|        9|    0|
|Multiplexer          |        -|     -|        -|       99|    -|
|Register             |        -|     -|        6|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        9|     0|     5847|    45298|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       10|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|        3|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------+---------+----+------+-------+-----+
    |                 Instance                |            Module            | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-----------------------------------------+------------------------------+---------+----+------+-------+-----+
    |grp_bnn_xcel_fu_367                      |bnn_xcel                      |        9|   0|  5741|  44004|    0|
    |grp_dut_Pipeline_VITIS_LOOP_26_1_fu_359  |dut_Pipeline_VITIS_LOOP_26_1  |        0|   0|    98|   1186|    0|
    +-----------------------------------------+------------------------------+---------+----+------+-------+-----+
    |Total                                    |                              |        9|   0|  5839|  45190|    0|
    +-----------------------------------------+------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |         Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |input_0_U  |input_0_RAM_AUTO_1R1W  |        0|  2|   9|    0|   256|    1|     1|          256|
    +-----------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                       |        0|  2|   9|    0|   256|    1|     1|          256|
    +-----------+-----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  26|          5|    1|          5|
    |input_0_address0  |  14|          3|    8|         24|
    |input_0_ce0       |  14|          3|    1|          3|
    |input_0_ce1       |   9|          2|    1|          2|
    |input_0_we0       |   9|          2|    1|          2|
    |input_0_we1       |   9|          2|    1|          2|
    |strm_in_read      |   9|          2|    1|          2|
    |strm_out_blk_n    |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  99|         21|   15|         42|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+---+----+-----+-----------+
    |                         Name                         | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                             |  4|   0|    4|          0|
    |grp_bnn_xcel_fu_367_ap_start_reg                      |  1|   0|    1|          0|
    |grp_dut_Pipeline_VITIS_LOOP_26_1_fu_359_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------+---+----+-----+-----------+
    |Total                                                 |  6|   0|    6|          0|
    +------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|           dut|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|           dut|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|           dut|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|           dut|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|           dut|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|           dut|  return value|
|strm_in_dout     |   in|   32|     ap_fifo|       strm_in|       pointer|
|strm_in_empty_n  |   in|    1|     ap_fifo|       strm_in|       pointer|
|strm_in_read     |  out|    1|     ap_fifo|       strm_in|       pointer|
|strm_out_din     |  out|   32|     ap_fifo|      strm_out|       pointer|
|strm_out_full_n  |   in|    1|     ap_fifo|      strm_out|       pointer|
|strm_out_write   |  out|    1|     ap_fifo|      strm_out|       pointer|
+-----------------+-----+-----+------------+--------------+--------------+

