{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543796974073 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543796974077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 19:29:33 2018 " "Processing started: Sun Dec 02 19:29:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543796974077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796974077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProjectAlejandroWill -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProjectAlejandroWill -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796974077 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ram1test.qip " "Tcl Script File ram1test.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ram1test.qip " "set_global_assignment -name QIP_FILE ram1test.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543796974229 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543796974229 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ramTEST.qip " "Tcl Script File ramTEST.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ramTEST.qip " "set_global_assignment -name QIP_FILE ramTEST.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543796974229 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543796974229 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ramsad.qip " "Tcl Script File ramsad.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ramsad.qip " "set_global_assignment -name QIP_FILE ramsad.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543796974229 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543796974229 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543796974406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543796974406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarttest/uarttest_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file uarttest/uarttest_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UARTtest " "Found entity 1: UARTtest" {  } { { "UARTtest/UARTtest_bb.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/UARTtest/UARTtest_bb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796982382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796982382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpiotest.v 1 1 " "Found 1 design units, including 1 entities, in source file gpiotest.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzing " "Found entity 1: buzzing" {  } { { "GPIOTest.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/GPIOTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796982383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796982383 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "audioTest/unnamed_bb.v " "Can't analyze file -- file audioTest/unnamed_bb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543796982385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 3 3 " "Found 3 design units, including 3 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 mouse_Inner_controller " "Found entity 1: mouse_Inner_controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/PS2_Controller.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796982387 ""} { "Info" "ISGN_ENTITY_NAME" "2 Altera_UP_PS2_Data_In " "Found entity 2: Altera_UP_PS2_Data_In" {  } { { "PS2_Controller.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/PS2_Controller.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796982387 ""} { "Info" "ISGN_ENTITY_NAME" "3 Altera_UP_PS2_Command_Out " "Found entity 3: Altera_UP_PS2_Command_Out" {  } { { "PS2_Controller.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/PS2_Controller.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796982387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796982387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.v 4 4 " "Found 4 design units, including 4 entities, in source file mouse.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2Mouse " "Found entity 1: ps2Mouse" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/mouse.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796982388 ""} { "Info" "ISGN_ENTITY_NAME" "2 twoComp " "Found entity 2: twoComp" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/mouse.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796982388 ""} { "Info" "ISGN_ENTITY_NAME" "3 fullAdder " "Found entity 3: fullAdder" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/mouse.v" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796982388 ""} { "Info" "ISGN_ENTITY_NAME" "4 bit8Adder " "Found entity 4: bit8Adder" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/mouse.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796982388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796982388 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard.v(57) " "Verilog HDL information at keyboard.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "keyboard.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/keyboard.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543796982389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2Keyboard " "Found entity 1: ps2Keyboard" {  } { { "keyboard.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/keyboard.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796982390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796982390 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IH8Verilog_main.v(115) " "Verilog HDL information at IH8Verilog_main.v(115): always construct contains both blocking and non-blocking assignments" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 115 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543796982392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ih8verilog_main.v 3 3 " "Found 3 design units, including 3 entities, in source file ih8verilog_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 PP2VerilogDrawingController " "Found entity 1: PP2VerilogDrawingController" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796982392 ""} { "Info" "ISGN_ENTITY_NAME" "2 animations " "Found entity 2: animations" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796982392 ""} { "Info" "ISGN_ENTITY_NAME" "3 collsMod " "Found entity 3: collsMod" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796982392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796982392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 2 2 " "Found 2 design units, including 2 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796982393 ""} { "Info" "ISGN_ENTITY_NAME" "2 enjoy " "Found entity 2: enjoy" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796982393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796982393 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGADriver.v(57) " "Verilog HDL information at VGADriver.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "VGADriver.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/VGADriver.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543796982395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgadriver.v 1 1 " "Found 1 design units, including 1 entities, in source file vgadriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGADriver " "Found entity 1: VGADriver" {  } { { "VGADriver.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/VGADriver.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796982395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796982395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UARTold " "Found entity 1: UARTold" {  } { { "UART.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/UART.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796982396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796982396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramtimestable.v 1 1 " "Found 1 design units, including 1 entities, in source file ramtimestable.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramtimesTable " "Found entity 1: ramtimesTable" {  } { { "ramtimesTable.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/ramtimesTable.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796982397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796982397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rameinstein.v 1 1 " "Found 1 design units, including 1 entities, in source file rameinstein.v" { { "Info" "ISGN_ENTITY_NAME" "1 rameinstein " "Found entity 1: rameinstein" {  } { { "rameinstein.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/rameinstein.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796982399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796982399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rampeter.v 1 1 " "Found 1 design units, including 1 entities, in source file rampeter.v" { { "Info" "ISGN_ENTITY_NAME" "1 rampeter " "Found entity 1: rampeter" {  } { { "rampeter.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/rampeter.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796982400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796982400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rambasic_transparency.v 1 1 " "Found 1 design units, including 1 entities, in source file rambasic_transparency.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramBasic_transparency " "Found entity 1: ramBasic_transparency" {  } { { "ramBasic_transparency.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/ramBasic_transparency.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796982402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796982402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rambouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file rambouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 rambouncer " "Found entity 1: rambouncer" {  } { { "rambouncer.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/rambouncer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796982403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796982403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart2.v 1 1 " "Found 1 design units, including 1 entities, in source file uart2.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART2 " "Found entity 1: UART2" {  } { { "UART2.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/UART2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796982405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796982405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/test.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796982406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796982406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/cao_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file test/cao_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 cao_fifo " "Found entity 1: cao_fifo" {  } { { "test/cao_fifo.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/test/cao_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796982476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796982476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/cao_merge.v 1 1 " "Found 1 design units, including 1 entities, in source file test/cao_merge.v" { { "Info" "ISGN_ENTITY_NAME" "1 cao_merge " "Found entity 1: cao_merge" {  } { { "test/cao_merge.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/test/cao_merge.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796982553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796982553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/cao_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file test/cao_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 cao_avalon " "Found entity 1: cao_avalon" {  } { { "test/cao_avalon.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/test/cao_avalon.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796982614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796982614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/cao_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file test/cao_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 cao_registers " "Found entity 1: cao_registers" {  } { { "test/cao_registers.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/test/cao_registers.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796982686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796982686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/altera_cao_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file test/altera_cao_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_cao_reset_synchronizer " "Found entity 1: altera_cao_reset_synchronizer" {  } { { "test/altera_cao_reset_synchronizer.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/test/altera_cao_reset_synchronizer.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796982748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796982748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test/clocked_audio_output.v 1 1 " "Found 1 design units, including 1 entities, in source file test/clocked_audio_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 clocked_audio_output " "Found entity 1: clocked_audio_output" {  } { { "test/clocked_audio_output.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/test/clocked_audio_output.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796982809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796982809 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mouse.v(185) " "Verilog HDL Instantiation warning at mouse.v(185): instance has no name" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/mouse.v" 185 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1543796982812 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543796982994 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds\[9\] main.v(13) " "Output port \"leds\[9\]\" at main.v(13) has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543796982995 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds\[7..6\] main.v(13) " "Output port \"leds\[7..6\]\" at main.v(13) has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543796982995 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds\[3..2\] main.v(13) " "Output port \"leds\[3..2\]\" at main.v(13) has no driver" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543796982995 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGADriver VGADriver:driver " "Elaborating entity \"VGADriver\" for hierarchy \"VGADriver:driver\"" {  } { { "main.v" "driver" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796982996 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGADriver.v(27) " "Verilog HDL assignment warning at VGADriver.v(27): truncated value with size 32 to match size of target (10)" {  } { { "VGADriver.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/VGADriver.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796982997 "|main|VGADriver:driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 VGADriver.v(29) " "Verilog HDL assignment warning at VGADriver.v(29): truncated value with size 11 to match size of target (9)" {  } { { "VGADriver.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/VGADriver.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796982997 "|main|VGADriver:driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGADriver.v(66) " "Verilog HDL assignment warning at VGADriver.v(66): truncated value with size 32 to match size of target (11)" {  } { { "VGADriver.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/VGADriver.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796982997 "|main|VGADriver:driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGADriver.v(70) " "Verilog HDL assignment warning at VGADriver.v(70): truncated value with size 32 to match size of target (11)" {  } { { "VGADriver.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/VGADriver.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796982997 "|main|VGADriver:driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PP2VerilogDrawingController PP2VerilogDrawingController:drawings " "Elaborating entity \"PP2VerilogDrawingController\" for hierarchy \"PP2VerilogDrawingController:drawings\"" {  } { { "main.v" "drawings" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796982997 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IH8Verilog_main.v(36) " "Verilog HDL assignment warning at IH8Verilog_main.v(36): truncated value with size 32 to match size of target (8)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796982998 "|main|PP2VerilogDrawingController:drawings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IH8Verilog_main.v(37) " "Verilog HDL assignment warning at IH8Verilog_main.v(37): truncated value with size 32 to match size of target (8)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796982998 "|main|PP2VerilogDrawingController:drawings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IH8Verilog_main.v(38) " "Verilog HDL assignment warning at IH8Verilog_main.v(38): truncated value with size 32 to match size of target (8)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796982998 "|main|PP2VerilogDrawingController:drawings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IH8Verilog_main.v(45) " "Verilog HDL assignment warning at IH8Verilog_main.v(45): truncated value with size 32 to match size of target (8)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796982998 "|main|PP2VerilogDrawingController:drawings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IH8Verilog_main.v(46) " "Verilog HDL assignment warning at IH8Verilog_main.v(46): truncated value with size 32 to match size of target (8)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796982999 "|main|PP2VerilogDrawingController:drawings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IH8Verilog_main.v(47) " "Verilog HDL assignment warning at IH8Verilog_main.v(47): truncated value with size 32 to match size of target (8)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796982999 "|main|PP2VerilogDrawingController:drawings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IH8Verilog_main.v(58) " "Verilog HDL assignment warning at IH8Verilog_main.v(58): truncated value with size 32 to match size of target (8)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796982999 "|main|PP2VerilogDrawingController:drawings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IH8Verilog_main.v(59) " "Verilog HDL assignment warning at IH8Verilog_main.v(59): truncated value with size 32 to match size of target (8)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796982999 "|main|PP2VerilogDrawingController:drawings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IH8Verilog_main.v(60) " "Verilog HDL assignment warning at IH8Verilog_main.v(60): truncated value with size 32 to match size of target (8)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796982999 "|main|PP2VerilogDrawingController:drawings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IH8Verilog_main.v(65) " "Verilog HDL assignment warning at IH8Verilog_main.v(65): truncated value with size 32 to match size of target (8)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796982999 "|main|PP2VerilogDrawingController:drawings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IH8Verilog_main.v(66) " "Verilog HDL assignment warning at IH8Verilog_main.v(66): truncated value with size 32 to match size of target (8)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796983000 "|main|PP2VerilogDrawingController:drawings"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IH8Verilog_main.v(67) " "Verilog HDL assignment warning at IH8Verilog_main.v(67): truncated value with size 32 to match size of target (8)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796983000 "|main|PP2VerilogDrawingController:drawings"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "animations PP2VerilogDrawingController:drawings\|animations:anim1 " "Elaborating entity \"animations\" for hierarchy \"PP2VerilogDrawingController:drawings\|animations:anim1\"" {  } { { "IH8Verilog_main.v" "anim1" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796983029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IH8Verilog_main.v(130) " "Verilog HDL assignment warning at IH8Verilog_main.v(130): truncated value with size 32 to match size of target (10)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796983030 "|main|PP2VerilogDrawingController:drawings|animations:anim1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IH8Verilog_main.v(131) " "Verilog HDL assignment warning at IH8Verilog_main.v(131): truncated value with size 32 to match size of target (10)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796983030 "|main|PP2VerilogDrawingController:drawings|animations:anim1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IH8Verilog_main.v(132) " "Verilog HDL assignment warning at IH8Verilog_main.v(132): truncated value with size 32 to match size of target (10)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796983030 "|main|PP2VerilogDrawingController:drawings|animations:anim1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IH8Verilog_main.v(133) " "Verilog HDL assignment warning at IH8Verilog_main.v(133): truncated value with size 32 to match size of target (10)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796983030 "|main|PP2VerilogDrawingController:drawings|animations:anim1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IH8Verilog_main.v(145) " "Verilog HDL assignment warning at IH8Verilog_main.v(145): truncated value with size 32 to match size of target (10)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796983030 "|main|PP2VerilogDrawingController:drawings|animations:anim1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IH8Verilog_main.v(156) " "Verilog HDL assignment warning at IH8Verilog_main.v(156): truncated value with size 32 to match size of target (10)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796983031 "|main|PP2VerilogDrawingController:drawings|animations:anim1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IH8Verilog_main.v(167) " "Verilog HDL assignment warning at IH8Verilog_main.v(167): truncated value with size 32 to match size of target (10)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796983031 "|main|PP2VerilogDrawingController:drawings|animations:anim1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IH8Verilog_main.v(178) " "Verilog HDL assignment warning at IH8Verilog_main.v(178): truncated value with size 32 to match size of target (10)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796983031 "|main|PP2VerilogDrawingController:drawings|animations:anim1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IH8Verilog_main.v(186) " "Verilog HDL assignment warning at IH8Verilog_main.v(186): truncated value with size 32 to match size of target (1)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796983031 "|main|PP2VerilogDrawingController:drawings|animations:anim1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IH8Verilog_main.v(190) " "Verilog HDL assignment warning at IH8Verilog_main.v(190): truncated value with size 32 to match size of target (10)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796983031 "|main|PP2VerilogDrawingController:drawings|animations:anim1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IH8Verilog_main.v(201) " "Verilog HDL assignment warning at IH8Verilog_main.v(201): truncated value with size 32 to match size of target (10)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796983031 "|main|PP2VerilogDrawingController:drawings|animations:anim1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IH8Verilog_main.v(208) " "Verilog HDL assignment warning at IH8Verilog_main.v(208): truncated value with size 32 to match size of target (1)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796983032 "|main|PP2VerilogDrawingController:drawings|animations:anim1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IH8Verilog_main.v(212) " "Verilog HDL assignment warning at IH8Verilog_main.v(212): truncated value with size 32 to match size of target (10)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796983032 "|main|PP2VerilogDrawingController:drawings|animations:anim1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IH8Verilog_main.v(223) " "Verilog HDL assignment warning at IH8Verilog_main.v(223): truncated value with size 32 to match size of target (10)" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796983032 "|main|PP2VerilogDrawingController:drawings|animations:anim1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collsMod PP2VerilogDrawingController:drawings\|collsMod:mod " "Elaborating entity \"collsMod\" for hierarchy \"PP2VerilogDrawingController:drawings\|collsMod:mod\"" {  } { { "IH8Verilog_main.v" "mod" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796983052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rameinstein PP2VerilogDrawingController:drawings\|rameinstein:einsteinram " "Elaborating entity \"rameinstein\" for hierarchy \"PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\"" {  } { { "IH8Verilog_main.v" "einsteinram" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796983069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\|altsyncram:altsyncram_component\"" {  } { { "rameinstein.v" "altsyncram_component" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/rameinstein.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796983103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\|altsyncram:altsyncram_component\"" {  } { { "rameinstein.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/rameinstein.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796983103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\|altsyncram:altsyncram_component " "Instantiated megafunction \"PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../memInitialization/rameinstein.mif " "Parameter \"init_file\" = \"../memInitialization/rameinstein.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983104 ""}  } { { "rameinstein.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/rameinstein.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543796983104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p6k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p6k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p6k1 " "Found entity 1: altsyncram_p6k1" {  } { { "db/altsyncram_p6k1.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/altsyncram_p6k1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796983149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796983149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p6k1 PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\|altsyncram:altsyncram_component\|altsyncram_p6k1:auto_generated " "Elaborating entity \"altsyncram_p6k1\" for hierarchy \"PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\|altsyncram:altsyncram_component\|altsyncram_p6k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796983149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796983189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796983189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\|altsyncram:altsyncram_component\|altsyncram_p6k1:auto_generated\|decode_msa:decode3 " "Elaborating entity \"decode_msa\" for hierarchy \"PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\|altsyncram:altsyncram_component\|altsyncram_p6k1:auto_generated\|decode_msa:decode3\"" {  } { { "db/altsyncram_p6k1.tdf" "decode3" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/altsyncram_p6k1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796983190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796983225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796983225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\|altsyncram:altsyncram_component\|altsyncram_p6k1:auto_generated\|decode_f8a:rden_decode " "Elaborating entity \"decode_f8a\" for hierarchy \"PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\|altsyncram:altsyncram_component\|altsyncram_p6k1:auto_generated\|decode_f8a:rden_decode\"" {  } { { "db/altsyncram_p6k1.tdf" "rden_decode" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/altsyncram_p6k1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796983225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_kob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kob " "Found entity 1: mux_kob" {  } { { "db/mux_kob.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/mux_kob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796983260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796983260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kob PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\|altsyncram:altsyncram_component\|altsyncram_p6k1:auto_generated\|mux_kob:mux2 " "Elaborating entity \"mux_kob\" for hierarchy \"PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\|altsyncram:altsyncram_component\|altsyncram_p6k1:auto_generated\|mux_kob:mux2\"" {  } { { "db/altsyncram_p6k1.tdf" "mux2" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/altsyncram_p6k1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796983260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rampeter PP2VerilogDrawingController:drawings\|rampeter:peterram " "Elaborating entity \"rampeter\" for hierarchy \"PP2VerilogDrawingController:drawings\|rampeter:peterram\"" {  } { { "IH8Verilog_main.v" "peterram" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796983270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PP2VerilogDrawingController:drawings\|rampeter:peterram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"PP2VerilogDrawingController:drawings\|rampeter:peterram\|altsyncram:altsyncram_component\"" {  } { { "rampeter.v" "altsyncram_component" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/rampeter.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796983276 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PP2VerilogDrawingController:drawings\|rampeter:peterram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|rampeter:peterram\|altsyncram:altsyncram_component\"" {  } { { "rampeter.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/rampeter.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796983277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PP2VerilogDrawingController:drawings\|rampeter:peterram\|altsyncram:altsyncram_component " "Instantiated megafunction \"PP2VerilogDrawingController:drawings\|rampeter:peterram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../memInitialization/rampeter.mif " "Parameter \"init_file\" = \"../memInitialization/rampeter.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983277 ""}  } { { "rampeter.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/rampeter.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543796983277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qsj1 " "Found entity 1: altsyncram_qsj1" {  } { { "db/altsyncram_qsj1.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/altsyncram_qsj1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796983319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796983319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qsj1 PP2VerilogDrawingController:drawings\|rampeter:peterram\|altsyncram:altsyncram_component\|altsyncram_qsj1:auto_generated " "Elaborating entity \"altsyncram_qsj1\" for hierarchy \"PP2VerilogDrawingController:drawings\|rampeter:peterram\|altsyncram:altsyncram_component\|altsyncram_qsj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796983319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rambouncer PP2VerilogDrawingController:drawings\|rambouncer:bouncerram " "Elaborating entity \"rambouncer\" for hierarchy \"PP2VerilogDrawingController:drawings\|rambouncer:bouncerram\"" {  } { { "IH8Verilog_main.v" "bouncerram" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796983331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PP2VerilogDrawingController:drawings\|rambouncer:bouncerram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"PP2VerilogDrawingController:drawings\|rambouncer:bouncerram\|altsyncram:altsyncram_component\"" {  } { { "rambouncer.v" "altsyncram_component" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/rambouncer.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796983336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PP2VerilogDrawingController:drawings\|rambouncer:bouncerram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|rambouncer:bouncerram\|altsyncram:altsyncram_component\"" {  } { { "rambouncer.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/rambouncer.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796983337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PP2VerilogDrawingController:drawings\|rambouncer:bouncerram\|altsyncram:altsyncram_component " "Instantiated megafunction \"PP2VerilogDrawingController:drawings\|rambouncer:bouncerram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../memInitialization/rambouncer.mif " "Parameter \"init_file\" = \"../memInitialization/rambouncer.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796983337 ""}  } { { "rambouncer.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/rambouncer.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543796983337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_83k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_83k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_83k1 " "Found entity 1: altsyncram_83k1" {  } { { "db/altsyncram_83k1.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/altsyncram_83k1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796983385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796983385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_83k1 PP2VerilogDrawingController:drawings\|rambouncer:bouncerram\|altsyncram:altsyncram_component\|altsyncram_83k1:auto_generated " "Elaborating entity \"altsyncram_83k1\" for hierarchy \"PP2VerilogDrawingController:drawings\|rambouncer:bouncerram\|altsyncram:altsyncram_component\|altsyncram_83k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796983386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796983423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796983423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa PP2VerilogDrawingController:drawings\|rambouncer:bouncerram\|altsyncram:altsyncram_component\|altsyncram_83k1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"PP2VerilogDrawingController:drawings\|rambouncer:bouncerram\|altsyncram:altsyncram_component\|altsyncram_83k1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_83k1.tdf" "decode3" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/altsyncram_83k1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796983423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796983457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796983457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a PP2VerilogDrawingController:drawings\|rambouncer:bouncerram\|altsyncram:altsyncram_component\|altsyncram_83k1:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"PP2VerilogDrawingController:drawings\|rambouncer:bouncerram\|altsyncram:altsyncram_component\|altsyncram_83k1:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_83k1.tdf" "rden_decode" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/altsyncram_83k1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796983458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pob " "Found entity 1: mux_pob" {  } { { "db/mux_pob.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/mux_pob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796983495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796983495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pob PP2VerilogDrawingController:drawings\|rambouncer:bouncerram\|altsyncram:altsyncram_component\|altsyncram_83k1:auto_generated\|mux_pob:mux2 " "Elaborating entity \"mux_pob\" for hierarchy \"PP2VerilogDrawingController:drawings\|rambouncer:bouncerram\|altsyncram:altsyncram_component\|altsyncram_83k1:auto_generated\|mux_pob:mux2\"" {  } { { "db/altsyncram_83k1.tdf" "mux2" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/altsyncram_83k1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796983496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2Keyboard ps2Keyboard:keyboard " "Elaborating entity \"ps2Keyboard\" for hierarchy \"ps2Keyboard:keyboard\"" {  } { { "main.v" "keyboard" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796983503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mouse_Inner_controller ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse " "Elaborating entity \"mouse_Inner_controller\" for hierarchy \"ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\"" {  } { { "keyboard.v" "innerMouse" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/keyboard.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796983504 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PS2_Controller.v(31) " "Verilog HDL assignment warning at PS2_Controller.v(31): truncated value with size 32 to match size of target (1)" {  } { { "PS2_Controller.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/PS2_Controller.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796983504 "|main|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PS2_Controller.v(32) " "Verilog HDL assignment warning at PS2_Controller.v(32): truncated value with size 32 to match size of target (1)" {  } { { "PS2_Controller.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/PS2_Controller.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796983504 "|main|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/PS2_Controller.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796983505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/PS2_Controller.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796983506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2Mouse ps2Mouse:mouse " "Elaborating entity \"ps2Mouse\" for hierarchy \"ps2Mouse:mouse\"" {  } { { "main.v" "mouse" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796983507 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mouse.v(89) " "Verilog HDL assignment warning at mouse.v(89): truncated value with size 32 to match size of target (2)" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/mouse.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796983508 "|main|ps2Mouse:mouse"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mouse.v(96) " "Verilog HDL assignment warning at mouse.v(96): truncated value with size 32 to match size of target (2)" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/mouse.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796983508 "|main|ps2Mouse:mouse"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 mouse.v(107) " "Verilog HDL assignment warning at mouse.v(107): truncated value with size 32 to match size of target (11)" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/mouse.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796983508 "|main|ps2Mouse:mouse"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 mouse.v(120) " "Verilog HDL assignment warning at mouse.v(120): truncated value with size 32 to match size of target (11)" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/mouse.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796983508 "|main|ps2Mouse:mouse"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mouse.v(127) " "Verilog HDL assignment warning at mouse.v(127): truncated value with size 32 to match size of target (2)" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/mouse.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796983508 "|main|ps2Mouse:mouse"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 mouse.v(137) " "Verilog HDL assignment warning at mouse.v(137): truncated value with size 32 to match size of target (11)" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/mouse.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796983508 "|main|ps2Mouse:mouse"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 mouse.v(153) " "Verilog HDL assignment warning at mouse.v(153): truncated value with size 32 to match size of target (11)" {  } { { "mouse.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/mouse.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796983508 "|main|ps2Mouse:mouse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoComp ps2Mouse:mouse\|twoComp:compX " "Elaborating entity \"twoComp\" for hierarchy \"ps2Mouse:mouse\|twoComp:compX\"" {  } { { "mouse.v" "compX" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/mouse.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796983510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit8Adder ps2Mouse:mouse\|twoComp:compX\|bit8Adder:comb_11 " "Elaborating entity \"bit8Adder\" for hierarchy \"ps2Mouse:mouse\|twoComp:compX\|bit8Adder:comb_11\"" {  } { { "mouse.v" "comb_11" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/mouse.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796983511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder ps2Mouse:mouse\|twoComp:compX\|bit8Adder:comb_11\|fullAdder:bit1 " "Elaborating entity \"fullAdder\" for hierarchy \"ps2Mouse:mouse\|twoComp:compX\|bit8Adder:comb_11\|fullAdder:bit1\"" {  } { { "mouse.v" "bit1" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/mouse.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796983512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzing buzzing:buz " "Elaborating entity \"buzzing\" for hierarchy \"buzzing:buz\"" {  } { { "main.v" "buz" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796983516 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 GPIOTest.v(34) " "Verilog HDL assignment warning at GPIOTest.v(34): truncated value with size 32 to match size of target (30)" {  } { { "GPIOTest.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/GPIOTest.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796983517 "|main|buzzing:buz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 10 GPIOTest.v(65) " "Verilog HDL assignment warning at GPIOTest.v(65): truncated value with size 40 to match size of target (10)" {  } { { "GPIOTest.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/GPIOTest.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796983517 "|main|buzzing:buz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 GPIOTest.v(72) " "Verilog HDL assignment warning at GPIOTest.v(72): truncated value with size 32 to match size of target (30)" {  } { { "GPIOTest.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/GPIOTest.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796983517 "|main|buzzing:buz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enjoy enjoy:joy " "Elaborating entity \"enjoy\" for hierarchy \"enjoy:joy\"" {  } { { "main.v" "joy" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796983518 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 main.v(130) " "Verilog HDL assignment warning at main.v(130): truncated value with size 32 to match size of target (10)" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796983519 "|main|enjoy:joy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 main.v(149) " "Verilog HDL assignment warning at main.v(149): truncated value with size 32 to match size of target (10)" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543796983519 "|main|enjoy:joy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART2 enjoy:joy\|UART2:uart " "Elaborating entity \"UART2\" for hierarchy \"enjoy:joy\|UART2:uart\"" {  } { { "main.v" "uart" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796983519 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 PS2_Data_In 1 8 " "Port \"ordered port 8\" on the entity instantiation of \"PS2_Data_In\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/PS2_Controller.v" 145 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1543796983613 "|main|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "PP2VerilogDrawingController:drawings\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PP2VerilogDrawingController:drawings\|Mult0\"" {  } { { "IH8Verilog_main.v" "Mult0" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 83 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543796985190 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PP2VerilogDrawingController:drawings\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PP2VerilogDrawingController:drawings\|Mult1\"" {  } { { "IH8Verilog_main.v" "Mult1" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 85 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543796985190 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "buzzing:buz\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"buzzing:buz\|Div0\"" {  } { { "GPIOTest.v" "Div0" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/GPIOTest.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543796985190 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PP2VerilogDrawingController:drawings\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PP2VerilogDrawingController:drawings\|Mult2\"" {  } { { "IH8Verilog_main.v" "Mult2" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 87 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543796985190 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "buzzing:buz\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"buzzing:buz\|Div1\"" {  } { { "GPIOTest.v" "Div1" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/GPIOTest.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543796985190 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543796985190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\"" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 83 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796985226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult0 " "Instantiated megafunction \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985226 ""}  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 83 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543796985226 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\|multcore:mult_core PP2VerilogDrawingController:drawings\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 83 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796985255 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder PP2VerilogDrawingController:drawings\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 83 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796985279 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] PP2VerilogDrawingController:drawings\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 83 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796985306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/add_sub_lgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796985344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796985344 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add PP2VerilogDrawingController:drawings\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 83 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796985353 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] PP2VerilogDrawingController:drawings\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 83 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796985357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pgh " "Found entity 1: add_sub_pgh" {  } { { "db/add_sub_pgh.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/add_sub_pgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796985395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796985395 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\|altshift:external_latency_ffs PP2VerilogDrawingController:drawings\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 83 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796985409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult1\"" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 85 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796985416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult1 " "Instantiated megafunction \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985416 ""}  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 85 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543796985416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "buzzing:buz\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"buzzing:buz\|lpm_divide:Div0\"" {  } { { "GPIOTest.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/GPIOTest.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796985463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "buzzing:buz\|lpm_divide:Div0 " "Instantiated megafunction \"buzzing:buz\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 40 " "Parameter \"LPM_WIDTHD\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985463 ""}  } { { "GPIOTest.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/GPIOTest.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543796985463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/lpm_divide_ikm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796985522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796985522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796985533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796985533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796985677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796985677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796985767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796985767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796985805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796985805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult2\"" {  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796985818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult2 " "Instantiated megafunction \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985818 ""}  } { { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543796985818 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult2\|multcore:mult_core PP2VerilogDrawingController:drawings\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 87 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796985823 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder PP2VerilogDrawingController:drawings\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 87 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796985824 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] PP2VerilogDrawingController:drawings\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 87 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796985827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/add_sub_mgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796985866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796985866 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add PP2VerilogDrawingController:drawings\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 87 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796985871 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] PP2VerilogDrawingController:drawings\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 87 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796985874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/add_sub_qgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796985913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796985913 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PP2VerilogDrawingController:drawings\|lpm_mult:Mult2\|altshift:external_latency_ffs PP2VerilogDrawingController:drawings\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"PP2VerilogDrawingController:drawings\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "IH8Verilog_main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/IH8Verilog_main.v" 87 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796985918 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "buzzing:buz\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"buzzing:buz\|lpm_divide:Div1\"" {  } { { "GPIOTest.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/GPIOTest.v" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796985927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "buzzing:buz\|lpm_divide:Div1 " "Instantiated megafunction \"buzzing:buz\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 40 " "Parameter \"LPM_WIDTHN\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543796985927 ""}  } { { "GPIOTest.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/GPIOTest.v" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543796985927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ajm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ajm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ajm " "Found entity 1: lpm_divide_ajm" {  } { { "db/lpm_divide_ajm.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/lpm_divide_ajm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796985970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796985970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2mh " "Found entity 1: sign_div_unsign_2mh" {  } { { "db/sign_div_unsign_2mh.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/sign_div_unsign_2mh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796985980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796985980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_b7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_b7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_b7f " "Found entity 1: alt_u_div_b7f" {  } { { "db/alt_u_div_b7f.tdf" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/db/alt_u_div_b7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543796986034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796986034 ""}
{ "Warning" "WSGN_USE_OPENCORE" "" "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "SDI Interface (SD, HD) " "\"SDI Interface (SD, HD)\" does not support the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12192 "\"%1!s!\" does not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1543796986712 ""}  } {  } 0 12191 "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1543796986712 ""}  } {  } 0 12189 "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" 0 0 "Analysis & Synthesis" 0 -1 1543796986712 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543796986762 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGAsync GND " "Pin \"VGAsync\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543796988132 "|main|VGAsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543796988132 "|main|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543796988132 "|main|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543796988132 "|main|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543796988132 "|main|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[9\] GND " "Pin \"leds\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543796988132 "|main|leds[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543796988132 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543796988299 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "40 " "40 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543796989919 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clocked_audio_output 13 " "Ignored 13 assignments for entity \"clocked_audio_output\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1543796990026 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "test 16 " "Ignored 16 assignments for entity \"test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME clocked_audio_output -entity test -sip test.sip -library lib_test " "Assignment for entity set_global_assignment -name IP_TOOL_NAME clocked_audio_output -entity test -sip test.sip -library lib_test was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543796990026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity test -sip test.sip -library lib_test " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity test -sip test.sip -library lib_test was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543796990026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity test -sip test.sip -library lib_test " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity test -sip test.sip -library lib_test was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543796990026 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1543796990026 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/output_files/main.map.smsg " "Generated suppressed messages file C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796990094 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543796990426 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543796990426 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543796990703 "|main|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543796990703 "|main|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543796990703 "|main|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543796990703 "|main|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543796990703 "|main|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543796990703 "|main|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543796990703 "|main|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543796990703 "|main|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543796990703 "|main|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543796990703 "|main|sw[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[10\] " "No output dependent on input pin \"sw\[10\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543796990703 "|main|sw[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[11\] " "No output dependent on input pin \"sw\[11\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543796990703 "|main|sw[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[12\] " "No output dependent on input pin \"sw\[12\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543796990703 "|main|sw[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[13\] " "No output dependent on input pin \"sw\[13\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543796990703 "|main|sw[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[14\] " "No output dependent on input pin \"sw\[14\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543796990703 "|main|sw[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[15\] " "No output dependent on input pin \"sw\[15\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543796990703 "|main|sw[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[16\] " "No output dependent on input pin \"sw\[16\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543796990703 "|main|sw[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[17\] " "No output dependent on input pin \"sw\[17\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543796990703 "|main|sw[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543796990703 "|main|key[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543796990703 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4687 " "Implemented 4687 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543796990704 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543796990704 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1543796990704 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4367 " "Implemented 4367 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543796990704 ""} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Implemented 240 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543796990704 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543796990704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 90 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543796990758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 02 19:29:50 2018 " "Processing ended: Sun Dec 02 19:29:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543796990758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543796990758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543796990758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543796990758 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ram1test.qip " "Tcl Script File ram1test.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ram1test.qip " "set_global_assignment -name QIP_FILE ram1test.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543796992003 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543796992003 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ramTEST.qip " "Tcl Script File ramTEST.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ramTEST.qip " "set_global_assignment -name QIP_FILE ramTEST.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543796992003 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543796992003 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ramsad.qip " "Tcl Script File ramsad.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ramsad.qip " "set_global_assignment -name QIP_FILE ramsad.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543796992003 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543796992003 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1543796992024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543796992025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 19:29:51 2018 " "Processing started: Sun Dec 02 19:29:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543796992025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543796992025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FinalProjectAlejandroWill -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FinalProjectAlejandroWill -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543796992025 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543796992131 ""}
{ "Info" "0" "" "Project  = FinalProjectAlejandroWill" {  } {  } 0 0 "Project  = FinalProjectAlejandroWill" 0 0 "Fitter" 0 0 1543796992132 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1543796992132 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1543796992259 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543796992259 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543796992300 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543796992345 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543796992346 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\|altsyncram:altsyncram_component\|altsyncram_p6k1:auto_generated\|ram_block1a25 " "Atom \"PP2VerilogDrawingController:drawings\|rameinstein:einsteinram\|altsyncram:altsyncram_component\|altsyncram_p6k1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1543796992392 "|main|PP2VerilogDrawingController:drawings|rameinstein:einsteinram|altsyncram:altsyncram_component|altsyncram_p6k1:auto_generated|ram_block1a25"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1543796992392 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543796992689 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543796992694 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543796992817 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543796992817 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543796992817 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543796992817 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543796992817 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543796992817 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543796992817 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543796992817 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543796992817 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543796992817 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/" { { 0 { 0 ""} 0 13423 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543796992825 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/" { { 0 { 0 ""} 0 13425 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543796992825 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/" { { 0 { 0 ""} 0 13427 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543796992825 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/" { { 0 { 0 ""} 0 13429 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543796992825 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/" { { 0 { 0 ""} 0 13431 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543796992825 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543796992825 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543796992827 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1543796993337 ""}
{ "Info" "ISTA_SDC_FOUND" "test/clocked_audio_output.sdc " "Reading SDC File: 'test/clocked_audio_output.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1543796994660 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "clocked_audio_output.sdc 28 *cao_avalon:*\|avalon_wadd_gray_meta\[*\] keeper " "Ignored filter at clocked_audio_output.sdc(28): *cao_avalon:*\|avalon_wadd_gray_meta\[*\] could not be matched with a keeper" {  } { { "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/test/clocked_audio_output.sdc" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/test/clocked_audio_output.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1543796994672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path clocked_audio_output.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at clocked_audio_output.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*cao_avalon:*\|avalon_wadd_gray_meta\[*\]\}\] " "set_false_path -to \[get_keepers \{*cao_avalon:*\|avalon_wadd_gray_meta\[*\]\}\]" {  } { { "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/test/clocked_audio_output.sdc" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/test/clocked_audio_output.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543796994673 ""}  } { { "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/test/clocked_audio_output.sdc" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/test/clocked_audio_output.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1543796994673 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543796994673 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1543796994704 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1543796994704 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543796994705 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543796994985 ""}  } { { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/" { { 0 { 0 ""} 0 13415 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543796994985 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGADriver:driver\|animationCLOCK  " "Automatically promoted node VGADriver:driver\|animationCLOCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543796994985 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGADriver:driver\|animationCLOCK~8 " "Destination node VGADriver:driver\|animationCLOCK~8" {  } { { "VGADriver.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/VGADriver.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/" { { 0 { 0 ""} 0 7447 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543796994985 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543796994985 ""}  } { { "VGADriver.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/VGADriver.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/" { { 0 { 0 ""} 0 1137 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543796994985 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en\[0\]  " "Automatically promoted node ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543796994985 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Data_In:PS2_Data_In\|Selector2~0 " "Destination node ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Data_In:PS2_Data_In\|Selector2~0" {  } { { "PS2_Controller.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/PS2_Controller.v" 183 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/" { { 0 { 0 ""} 0 8946 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543796994985 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Selector0~2 " "Destination node ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Selector0~2" {  } { { "PS2_Controller.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/PS2_Controller.v" 75 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/" { { 0 { 0 ""} 0 9216 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543796994985 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543796994985 ""}  } { { "PS2_Controller.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/PS2_Controller.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/" { { 0 { 0 ""} 0 602 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543796994985 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543796995506 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543796995508 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543796995508 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543796995511 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543796995514 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543796995516 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543796995516 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543796995517 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543796995669 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1543796995670 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543796995670 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDaddr\[0\] " "Node \"SDaddr\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDaddr\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDaddr\[10\] " "Node \"SDaddr\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDaddr\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDaddr\[11\] " "Node \"SDaddr\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDaddr\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDaddr\[12\] " "Node \"SDaddr\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDaddr\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDaddr\[1\] " "Node \"SDaddr\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDaddr\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDaddr\[2\] " "Node \"SDaddr\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDaddr\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDaddr\[3\] " "Node \"SDaddr\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDaddr\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDaddr\[4\] " "Node \"SDaddr\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDaddr\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDaddr\[5\] " "Node \"SDaddr\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDaddr\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDaddr\[6\] " "Node \"SDaddr\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDaddr\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDaddr\[7\] " "Node \"SDaddr\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDaddr\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDaddr\[8\] " "Node \"SDaddr\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDaddr\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDaddr\[9\] " "Node \"SDaddr\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDaddr\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDba\[0\] " "Node \"SDba\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDba\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDba\[1\] " "Node \"SDba\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDba\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDcas " "Node \"SDcas\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDcas" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDclk " "Node \"SDclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDclke " "Node \"SDclke\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDclke" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDcs " "Node \"SDcs\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDcs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDdq\[0\] " "Node \"SDdq\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDdq\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDdq\[1\] " "Node \"SDdq\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDdq\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDdt\[0\] " "Node \"SDdt\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDdt\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDdt\[10\] " "Node \"SDdt\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDdt\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDdt\[11\] " "Node \"SDdt\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDdt\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDdt\[12\] " "Node \"SDdt\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDdt\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDdt\[13\] " "Node \"SDdt\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDdt\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDdt\[14\] " "Node \"SDdt\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDdt\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDdt\[15\] " "Node \"SDdt\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDdt\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDdt\[1\] " "Node \"SDdt\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDdt\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDdt\[2\] " "Node \"SDdt\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDdt\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDdt\[3\] " "Node \"SDdt\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDdt\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDdt\[4\] " "Node \"SDdt\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDdt\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDdt\[5\] " "Node \"SDdt\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDdt\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDdt\[6\] " "Node \"SDdt\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDdt\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDdt\[7\] " "Node \"SDdt\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDdt\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDdt\[8\] " "Node \"SDdt\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDdt\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDdt\[9\] " "Node \"SDdt\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDdt\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDras " "Node \"SDras\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDras" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDwe " "Node \"SDwe\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDwe" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543796996273 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1543796996273 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543796996275 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1543796996288 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543796998623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543796999436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543796999497 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543797020812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543797020812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543797021508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1543797026544 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543797026544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1543797035691 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543797035691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543797035696 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.44 " "Total time spent on timing analysis during the Fitter is 3.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1543797035897 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543797035935 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543797036458 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543797036459 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543797036980 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543797037821 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1543797038659 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2ck2 a permanently disabled " "Pin ps2ck2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ps2ck2 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2ck2" } } } } { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/" { { 0 { 0 ""} 0 139 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1543797038683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2dt2 a permanently disabled " "Pin ps2dt2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ps2dt2 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2dt2" } } } } { "main.v" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/main.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/" { { 0 { 0 ""} 0 140 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1543797038683 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1543797038683 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/output_files/main.fit.smsg " "Generated suppressed messages file C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543797038979 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 51 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5858 " "Peak virtual memory: 5858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543797040740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 02 19:30:40 2018 " "Processing ended: Sun Dec 02 19:30:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543797040740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543797040740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:37 " "Total CPU time (on all processors): 00:01:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543797040740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543797040740 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543797041971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543797041975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 19:30:41 2018 " "Processing started: Sun Dec 02 19:30:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543797041975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1543797041975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FinalProjectAlejandroWill -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FinalProjectAlejandroWill -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1543797041975 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ram1test.qip " "Tcl Script File ram1test.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ram1test.qip " "set_global_assignment -name QIP_FILE ram1test.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543797042125 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1543797042125 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ramTEST.qip " "Tcl Script File ramTEST.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ramTEST.qip " "set_global_assignment -name QIP_FILE ramTEST.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543797042125 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1543797042125 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ramsad.qip " "Tcl Script File ramsad.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ramsad.qip " "set_global_assignment -name QIP_FILE ramsad.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543797042125 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1543797042125 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1543797042515 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1543797045107 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1543797045207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 4 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543797045564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 02 19:30:45 2018 " "Processing ended: Sun Dec 02 19:30:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543797045564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543797045564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543797045564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1543797045564 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1543797046273 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ram1test.qip " "Tcl Script File ram1test.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ram1test.qip " "set_global_assignment -name QIP_FILE ram1test.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543797046810 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1543797046810 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ramTEST.qip " "Tcl Script File ramTEST.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ramTEST.qip " "set_global_assignment -name QIP_FILE ramTEST.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543797046810 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1543797046810 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ramsad.qip " "Tcl Script File ramsad.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ramsad.qip " "set_global_assignment -name QIP_FILE ramsad.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543797046810 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1543797046810 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1543797046832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543797046833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 19:30:46 2018 " "Processing started: Sun Dec 02 19:30:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543797046833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797046833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FinalProjectAlejandroWill -c main " "Command: quartus_sta FinalProjectAlejandroWill -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797046833 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1543797046931 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clocked_audio_output 13 " "Ignored 13 assignments for entity \"clocked_audio_output\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797047086 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "test 16 " "Ignored 16 assignments for entity \"test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME clocked_audio_output -entity test -sip test.sip -library lib_test " "Assignment for entity set_global_assignment -name IP_TOOL_NAME clocked_audio_output -entity test -sip test.sip -library lib_test was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543797047087 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity test -sip test.sip -library lib_test " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity test -sip test.sip -library lib_test was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543797047087 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity test -sip test.sip -library lib_test " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity test -sip test.sip -library lib_test was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543797047087 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797047087 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797047288 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797047288 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797047336 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797047336 ""}
{ "Info" "ISTA_SDC_FOUND" "test/clocked_audio_output.sdc " "Reading SDC File: 'test/clocked_audio_output.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797047907 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "clocked_audio_output.sdc 28 *cao_avalon:*\|avalon_wadd_gray_meta\[*\] keeper " "Ignored filter at clocked_audio_output.sdc(28): *cao_avalon:*\|avalon_wadd_gray_meta\[*\] could not be matched with a keeper" {  } { { "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/test/clocked_audio_output.sdc" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/test/clocked_audio_output.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797047919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path clocked_audio_output.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at clocked_audio_output.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*cao_avalon:*\|avalon_wadd_gray_meta\[*\]\}\] " "set_false_path -to \[get_keepers \{*cao_avalon:*\|avalon_wadd_gray_meta\[*\]\}\]" {  } { { "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/test/clocked_audio_output.sdc" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/test/clocked_audio_output.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1543797047920 ""}  } { { "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/test/clocked_audio_output.sdc" "" { Text "C:/Users/cabrera/Documents/GitHub/ECE287Project/VerilogExample/test/clocked_audio_output.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797047920 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797047926 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543797047928 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGADriver:driver\|animationCLOCK VGADriver:driver\|animationCLOCK " "create_clock -period 1.000 -name VGADriver:driver\|animationCLOCK VGADriver:driver\|animationCLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543797047928 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en\[0\] ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en\[0\] " "create_clock -period 1.000 -name ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en\[0\] ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543797047928 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797047928 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797047949 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797047950 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1543797047951 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1543797047992 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1543797048618 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797048618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -163.429 " "Worst-case setup slack is -163.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797048622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797048622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -163.429          -16493.279 CLOCK  " " -163.429          -16493.279 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797048622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.492            -238.393 VGADriver:driver\|animationCLOCK  " "   -6.492            -238.393 VGADriver:driver\|animationCLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797048622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.497             -10.402 ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en\[0\]  " "   -1.497             -10.402 ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797048622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797048622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.386 " "Worst-case hold slack is 0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797048645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797048645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 VGADriver:driver\|animationCLOCK  " "    0.386               0.000 VGADriver:driver\|animationCLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797048645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 CLOCK  " "    0.402               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797048645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en\[0\]  " "    0.404               0.000 ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797048645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797048645 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797048652 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797048659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797048662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797048662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2542.055 CLOCK  " "   -3.000           -2542.055 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797048662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -79.670 VGADriver:driver\|animationCLOCK  " "   -1.285             -79.670 VGADriver:driver\|animationCLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797048662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -11.565 ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en\[0\]  " "   -1.285             -11.565 ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797048662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797048662 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 185 synchronizer chains. " "Report Metastability: Found 185 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543797076215 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797076215 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1543797076224 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797076249 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797076815 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797077030 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1543797077091 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797077091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -146.850 " "Worst-case setup slack is -146.850" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797077098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797077098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -146.850          -14802.634 CLOCK  " " -146.850          -14802.634 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797077098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.827            -211.748 VGADriver:driver\|animationCLOCK  " "   -5.827            -211.748 VGADriver:driver\|animationCLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797077098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.303              -8.745 ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en\[0\]  " "   -1.303              -8.745 ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797077098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797077098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797077131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797077131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 VGADriver:driver\|animationCLOCK  " "    0.338               0.000 VGADriver:driver\|animationCLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797077131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 CLOCK  " "    0.353               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797077131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en\[0\]  " "    0.354               0.000 ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797077131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797077131 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797077140 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797077148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797077159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797077159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2510.375 CLOCK  " "   -3.000           -2510.375 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797077159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -79.670 VGADriver:driver\|animationCLOCK  " "   -1.285             -79.670 VGADriver:driver\|animationCLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797077159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -11.565 ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en\[0\]  " "   -1.285             -11.565 ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797077159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797077159 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 185 synchronizer chains. " "Report Metastability: Found 185 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543797104613 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797104613 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1543797104623 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797104773 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1543797104797 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797104797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -80.791 " "Worst-case setup slack is -80.791" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797104807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797104807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -80.791           -7511.687 CLOCK  " "  -80.791           -7511.687 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797104807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.685             -83.560 VGADriver:driver\|animationCLOCK  " "   -2.685             -83.560 VGADriver:driver\|animationCLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797104807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.179              -0.910 ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en\[0\]  " "   -0.179              -0.910 ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797104807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797104807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.154 " "Worst-case hold slack is 0.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797104840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797104840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en\[0\]  " "    0.154               0.000 ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797104840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 VGADriver:driver\|animationCLOCK  " "    0.172               0.000 VGADriver:driver\|animationCLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797104840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 CLOCK  " "    0.180               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797104840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797104840 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797104850 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797104860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797104869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797104869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1303.979 CLOCK  " "   -3.000           -1303.979 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797104869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -62.000 VGADriver:driver\|animationCLOCK  " "   -1.000             -62.000 VGADriver:driver\|animationCLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797104869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en\[0\]  " "   -1.000              -9.000 ps2Keyboard:keyboard\|mouse_Inner_controller:innerMouse\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543797104869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797104869 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 185 synchronizer chains. " "Report Metastability: Found 185 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543797132771 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797132771 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797133188 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797133205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5011 " "Peak virtual memory: 5011 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543797133399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 02 19:32:13 2018 " "Processing ended: Sun Dec 02 19:32:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543797133399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:27 " "Elapsed time: 00:01:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543797133399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543797133399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797133399 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 159 s " "Quartus Prime Full Compilation was successful. 0 errors, 159 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1543797134207 ""}
