#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Mar 11 17:54:11 2025
# Process ID: 74857
# Current directory: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/vivado.log
# Journal file: /data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/vivado.jou
# Running On: olhsw-01.cern.ch, OS: Linux, CPU Frequency: 3600.000 MHz, CPU Physical cores: 26, Host memory: 134520 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xcvu13p-flga2577-2-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1542.062 ; gain = 38.805 ; free physical = 19312 ; free virtual = 122439
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xcvu13p-flga2577-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu13p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu13p'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 74870
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1969.602 ; gain = 413.578 ; free physical = 18597 ; free virtual = 121737
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'myproject' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_transpose_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_transpose_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'myproject_transpose_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_transpose_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_transpose_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_transpose_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'myproject_transpose_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_transpose_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
INFO: [Synth 8-3876] $readmem data file './myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb.dat' is read successfully [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb.v:28]
INFO: [Synth 8-6155] done synthesizing module 'myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_14s_14s_28_1_1' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mul_14s_14s_28_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_14s_14s_28_1_1' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mul_14s_14s_28_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_14s_8ns_22_1_1' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mul_14s_8ns_22_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_14s_8ns_22_1_1' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mul_14s_8ns_22_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'myproject_mac_muladd_22s_11ns_21s_33_1_1' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_21s_33_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_21s_33_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_21s_33_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mac_muladd_22s_11ns_21s_33_1_1' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_21s_33_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'myproject_mac_muladd_22s_10ns_20s_32_1_1' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_10ns_20s_32_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_10ns_20s_32_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_10ns_20s_32_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mac_muladd_22s_10ns_20s_32_1_1' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_10ns_20s_32_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'myproject_mac_muladd_22s_11ns_18ns_33_1_1' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_18ns_33_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_18ns_33_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_18ns_33_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mac_muladd_22s_11ns_18ns_33_1_1' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_18ns_33_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'myproject_mac_muladd_22s_10ns_21s_32_1_1' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_10ns_21s_32_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_10ns_21s_32_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_10ns_21s_32_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mac_muladd_22s_10ns_21s_32_1_1' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_10ns_21s_32_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'myproject_mac_muladd_22s_10ns_20ns_32_1_1' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_10ns_20ns_32_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_10ns_20ns_32_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_10ns_20ns_32_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mac_muladd_22s_10ns_20ns_32_1_1' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_10ns_20ns_32_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'myproject_mac_muladd_22s_11ns_17ns_33_1_1' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_17ns_33_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5' [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_17ns_33_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_17ns_33_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mac_muladd_22s_11ns_17ns_33_1_1' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_22s_11ns_17ns_33_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'myproject' (0#1) [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject.v:9]
WARNING: [Synth 8-7129] Port reset in module myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2064.539 ; gain = 508.516 ; free physical = 18496 ; free virtual = 121640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2082.352 ; gain = 526.328 ; free physical = 18488 ; free virtual = 121631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu13p-flga2577-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu13p-flga2577-2-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2099.262 ; gain = 543.238 ; free physical = 18480 ; free virtual = 121624
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln81_3_reg_5115_reg' and it is trimmed from '15' to '14' bits. [/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/syn/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.v:1363]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2099.262 ; gain = 543.238 ; free physical = 18464 ; free virtual = 121617
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   15 Bit       Adders := 140   
	   3 Input   15 Bit       Adders := 80    
	   2 Input   14 Bit       Adders := 150   
	   2 Input   12 Bit       Adders := 20    
+---XORs : 
	   2 Input      1 Bit         XORs := 1040  
	   3 Input      1 Bit         XORs := 20    
+---Registers : 
	             1280 Bit    Registers := 1     
	               22 Bit    Registers := 80    
	               14 Bit    Registers := 670   
	               12 Bit    Registers := 10    
	                8 Bit    Registers := 10    
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 179   
+---ROMs : 
	                    ROMs := 10    
+---Muxes : 
	   2 Input 1280 Bit        Muxes := 1     
	   3 Input   14 Bit        Muxes := 190   
	   2 Input   14 Bit        Muxes := 20    
	   2 Input   12 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 322   
	   3 Input    1 Bit        Muxes := 80    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_14s_14s_28_1_1_U82/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U82/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U82/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U83/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U83/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U83/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U84/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U84/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U84/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U85/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U85/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U85/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U86/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U86/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U86/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U87/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_11_reg_5209_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U87/tmp_product.
DSP Report: register select_ln87_11_reg_5209_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U87/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U87/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U87/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U88/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_13_reg_5215_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U88/tmp_product.
DSP Report: register select_ln87_13_reg_5215_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U88/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U88/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U88/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U89/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_15_reg_5221_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U89/tmp_product.
DSP Report: register select_ln87_15_reg_5221_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U89/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U89/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U89/tmp_product.
DSP Report: Generating DSP mul_ln102_reg_5315_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_1_reg_5179_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: register select_ln87_1_reg_5179_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: register mul_ln102_reg_5315_reg is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U90/tmp_product is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p, operation Mode is: (C:0xfffffff6c000)+A*(B:0x49d).
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln102_2_reg_5320_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_3_reg_5185_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: register select_ln87_3_reg_5185_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: register mul_ln102_2_reg_5320_reg is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U91/tmp_product is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p, operation Mode is: (C:0xfffffffac000)+A*(B:0x3e1).
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_ln102_4_reg_5325_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_5_reg_5191_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: register select_ln87_5_reg_5191_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: register mul_ln102_4_reg_5325_reg is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U92/tmp_product is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p, operation Mode is: (C:0xfffffff84000)+A*(B:0x320).
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_ln102_6_reg_5330_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_7_reg_5197_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: register select_ln87_7_reg_5197_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: register mul_ln102_6_reg_5330_reg is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U93/tmp_product is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p, operation Mode is: (C:0x24000)+A*(B:0x43a).
DSP Report: operator mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mul_ln102_8_reg_5335_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_9_reg_5203_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: register select_ln87_9_reg_5203_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: register mul_ln102_8_reg_5335_reg is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U94/tmp_product is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p, operation Mode is: (C:0xfffffff50000)+A*(B:0x390).
DSP Report: operator mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mul_ln102_10_reg_5340_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_11_reg_5209_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: register select_ln87_11_reg_5209_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: register mul_ln102_10_reg_5340_reg is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U95/tmp_product is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p, operation Mode is: (C:0xe0000)+A*(B:0x370).
DSP Report: operator mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/m is absorbed into DSP mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p.
DSP Report: Generating DSP mul_ln102_12_reg_5345_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_13_reg_5215_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: register select_ln87_13_reg_5215_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: register mul_ln102_12_reg_5345_reg is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U96/tmp_product is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p, operation Mode is: (C:0xfffffff24000)+A*(B:0x429).
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln102_14_reg_5350_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_15_reg_5221_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: register select_ln87_15_reg_5221_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: register mul_ln102_14_reg_5350_reg is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U97/tmp_product is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p, operation Mode is: (C:0x18000)+A*(B:0x455).
DSP Report: operator mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p is absorbed into DSP mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p.
DSP Report: operator mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/m is absorbed into DSP mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U82/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U82/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U82/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U83/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U83/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U83/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U84/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U84/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U84/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U85/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U85/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U85/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U86/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U86/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U86/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U87/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_11_reg_5209_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U87/tmp_product.
DSP Report: register select_ln87_11_reg_5209_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U87/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U87/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U87/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U88/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_13_reg_5215_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U88/tmp_product.
DSP Report: register select_ln87_13_reg_5215_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U88/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U88/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U88/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U89/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_15_reg_5221_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U89/tmp_product.
DSP Report: register select_ln87_15_reg_5221_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U89/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U89/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U89/tmp_product.
DSP Report: Generating DSP mul_ln102_reg_5315_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_1_reg_5179_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: register select_ln87_1_reg_5179_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: register mul_ln102_reg_5315_reg is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U90/tmp_product is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p, operation Mode is: (C:0xfffffff6c000)+A*(B:0x49d).
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln102_2_reg_5320_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_3_reg_5185_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: register select_ln87_3_reg_5185_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: register mul_ln102_2_reg_5320_reg is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U91/tmp_product is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p, operation Mode is: (C:0xfffffffac000)+A*(B:0x3e1).
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_ln102_4_reg_5325_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_5_reg_5191_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: register select_ln87_5_reg_5191_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: register mul_ln102_4_reg_5325_reg is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U92/tmp_product is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p, operation Mode is: (C:0xfffffff84000)+A*(B:0x320).
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_ln102_6_reg_5330_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_7_reg_5197_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: register select_ln87_7_reg_5197_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: register mul_ln102_6_reg_5330_reg is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U93/tmp_product is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p, operation Mode is: (C:0x24000)+A*(B:0x43a).
DSP Report: operator mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mul_ln102_8_reg_5335_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_9_reg_5203_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: register select_ln87_9_reg_5203_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: register mul_ln102_8_reg_5335_reg is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U94/tmp_product is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p, operation Mode is: (C:0xfffffff50000)+A*(B:0x390).
DSP Report: operator mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mul_ln102_10_reg_5340_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_11_reg_5209_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: register select_ln87_11_reg_5209_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: register mul_ln102_10_reg_5340_reg is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U95/tmp_product is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p, operation Mode is: (C:0xe0000)+A*(B:0x370).
DSP Report: operator mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/m is absorbed into DSP mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p.
DSP Report: Generating DSP mul_ln102_12_reg_5345_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_13_reg_5215_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: register select_ln87_13_reg_5215_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: register mul_ln102_12_reg_5345_reg is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U96/tmp_product is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p, operation Mode is: (C:0xfffffff24000)+A*(B:0x429).
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln102_14_reg_5350_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_15_reg_5221_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: register select_ln87_15_reg_5221_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: register mul_ln102_14_reg_5350_reg is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U97/tmp_product is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p, operation Mode is: (C:0x18000)+A*(B:0x455).
DSP Report: operator mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p is absorbed into DSP mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p.
DSP Report: operator mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/m is absorbed into DSP mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U82/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U82/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U82/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U83/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U83/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U83/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U84/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U84/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U84/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U85/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U85/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U85/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U86/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U86/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U86/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U87/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_11_reg_5209_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U87/tmp_product.
DSP Report: register select_ln87_11_reg_5209_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U87/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U87/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U87/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U88/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_13_reg_5215_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U88/tmp_product.
DSP Report: register select_ln87_13_reg_5215_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U88/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U88/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U88/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U89/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_15_reg_5221_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U89/tmp_product.
DSP Report: register select_ln87_15_reg_5221_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U89/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U89/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U89/tmp_product.
DSP Report: Generating DSP mul_ln102_reg_5315_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_1_reg_5179_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: register select_ln87_1_reg_5179_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: register mul_ln102_reg_5315_reg is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U90/tmp_product is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p, operation Mode is: (C:0xfffffff6c000)+A*(B:0x49d).
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln102_2_reg_5320_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_3_reg_5185_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: register select_ln87_3_reg_5185_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: register mul_ln102_2_reg_5320_reg is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U91/tmp_product is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p, operation Mode is: (C:0xfffffffac000)+A*(B:0x3e1).
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_ln102_4_reg_5325_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_5_reg_5191_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: register select_ln87_5_reg_5191_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: register mul_ln102_4_reg_5325_reg is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U92/tmp_product is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p, operation Mode is: (C:0xfffffff84000)+A*(B:0x320).
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_ln102_6_reg_5330_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_7_reg_5197_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: register select_ln87_7_reg_5197_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: register mul_ln102_6_reg_5330_reg is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U93/tmp_product is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p, operation Mode is: (C:0x24000)+A*(B:0x43a).
DSP Report: operator mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mul_ln102_8_reg_5335_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_9_reg_5203_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: register select_ln87_9_reg_5203_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: register mul_ln102_8_reg_5335_reg is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U94/tmp_product is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p, operation Mode is: (C:0xfffffff50000)+A*(B:0x390).
DSP Report: operator mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mul_ln102_10_reg_5340_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_11_reg_5209_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: register select_ln87_11_reg_5209_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: register mul_ln102_10_reg_5340_reg is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U95/tmp_product is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p, operation Mode is: (C:0xe0000)+A*(B:0x370).
DSP Report: operator mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/m is absorbed into DSP mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p.
DSP Report: Generating DSP mul_ln102_12_reg_5345_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_13_reg_5215_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: register select_ln87_13_reg_5215_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: register mul_ln102_12_reg_5345_reg is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U96/tmp_product is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p, operation Mode is: (C:0xfffffff24000)+A*(B:0x429).
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln102_14_reg_5350_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_15_reg_5221_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: register select_ln87_15_reg_5221_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: register mul_ln102_14_reg_5350_reg is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U97/tmp_product is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p, operation Mode is: (C:0x18000)+A*(B:0x455).
DSP Report: operator mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p is absorbed into DSP mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p.
DSP Report: operator mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/m is absorbed into DSP mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U82/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U82/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U82/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U83/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U83/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U83/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U84/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U84/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U84/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U85/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U85/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U85/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U86/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U86/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U86/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U87/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_11_reg_5209_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U87/tmp_product.
DSP Report: register select_ln87_11_reg_5209_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U87/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U87/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U87/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U88/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_13_reg_5215_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U88/tmp_product.
DSP Report: register select_ln87_13_reg_5215_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U88/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U88/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U88/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U89/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_15_reg_5221_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U89/tmp_product.
DSP Report: register select_ln87_15_reg_5221_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U89/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U89/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U89/tmp_product.
DSP Report: Generating DSP mul_ln102_reg_5315_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_1_reg_5179_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: register select_ln87_1_reg_5179_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: register mul_ln102_reg_5315_reg is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U90/tmp_product is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p, operation Mode is: (C:0xfffffff6c000)+A*(B:0x49d).
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln102_2_reg_5320_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_3_reg_5185_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: register select_ln87_3_reg_5185_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: register mul_ln102_2_reg_5320_reg is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U91/tmp_product is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p, operation Mode is: (C:0xfffffffac000)+A*(B:0x3e1).
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_ln102_4_reg_5325_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_5_reg_5191_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: register select_ln87_5_reg_5191_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: register mul_ln102_4_reg_5325_reg is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U92/tmp_product is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p, operation Mode is: (C:0xfffffff84000)+A*(B:0x320).
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_ln102_6_reg_5330_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_7_reg_5197_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: register select_ln87_7_reg_5197_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: register mul_ln102_6_reg_5330_reg is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U93/tmp_product is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p, operation Mode is: (C:0x24000)+A*(B:0x43a).
DSP Report: operator mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mul_ln102_8_reg_5335_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_9_reg_5203_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: register select_ln87_9_reg_5203_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: register mul_ln102_8_reg_5335_reg is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U94/tmp_product is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p, operation Mode is: (C:0xfffffff50000)+A*(B:0x390).
DSP Report: operator mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mul_ln102_10_reg_5340_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_11_reg_5209_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: register select_ln87_11_reg_5209_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: register mul_ln102_10_reg_5340_reg is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U95/tmp_product is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p, operation Mode is: (C:0xe0000)+A*(B:0x370).
DSP Report: operator mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/m is absorbed into DSP mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p.
DSP Report: Generating DSP mul_ln102_12_reg_5345_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_13_reg_5215_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: register select_ln87_13_reg_5215_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: register mul_ln102_12_reg_5345_reg is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U96/tmp_product is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p, operation Mode is: (C:0xfffffff24000)+A*(B:0x429).
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln102_14_reg_5350_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_15_reg_5221_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: register select_ln87_15_reg_5221_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: register mul_ln102_14_reg_5350_reg is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U97/tmp_product is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p, operation Mode is: (C:0x18000)+A*(B:0x455).
DSP Report: operator mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p is absorbed into DSP mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p.
DSP Report: operator mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/m is absorbed into DSP mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U82/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U82/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U82/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U83/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U83/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U83/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U84/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U84/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U84/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U85/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U85/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U85/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U86/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U86/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U86/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U87/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_11_reg_5209_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U87/tmp_product.
DSP Report: register select_ln87_11_reg_5209_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U87/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U87/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U87/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U88/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_13_reg_5215_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U88/tmp_product.
DSP Report: register select_ln87_13_reg_5215_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U88/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U88/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U88/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U89/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_15_reg_5221_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U89/tmp_product.
DSP Report: register select_ln87_15_reg_5221_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U89/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U89/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U89/tmp_product.
DSP Report: Generating DSP mul_ln102_reg_5315_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_1_reg_5179_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: register select_ln87_1_reg_5179_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: register mul_ln102_reg_5315_reg is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U90/tmp_product is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p, operation Mode is: (C:0xfffffff6c000)+A*(B:0x49d).
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln102_2_reg_5320_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_3_reg_5185_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: register select_ln87_3_reg_5185_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: register mul_ln102_2_reg_5320_reg is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U91/tmp_product is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p, operation Mode is: (C:0xfffffffac000)+A*(B:0x3e1).
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_ln102_4_reg_5325_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_5_reg_5191_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: register select_ln87_5_reg_5191_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: register mul_ln102_4_reg_5325_reg is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U92/tmp_product is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p, operation Mode is: (C:0xfffffff84000)+A*(B:0x320).
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_ln102_6_reg_5330_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_7_reg_5197_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: register select_ln87_7_reg_5197_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: register mul_ln102_6_reg_5330_reg is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U93/tmp_product is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p, operation Mode is: (C:0x24000)+A*(B:0x43a).
DSP Report: operator mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mul_ln102_8_reg_5335_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_9_reg_5203_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: register select_ln87_9_reg_5203_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: register mul_ln102_8_reg_5335_reg is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U94/tmp_product is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p, operation Mode is: (C:0xfffffff50000)+A*(B:0x390).
DSP Report: operator mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mul_ln102_10_reg_5340_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_11_reg_5209_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: register select_ln87_11_reg_5209_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: register mul_ln102_10_reg_5340_reg is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U95/tmp_product is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p, operation Mode is: (C:0xe0000)+A*(B:0x370).
DSP Report: operator mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/m is absorbed into DSP mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p.
DSP Report: Generating DSP mul_ln102_12_reg_5345_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_13_reg_5215_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: register select_ln87_13_reg_5215_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: register mul_ln102_12_reg_5345_reg is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U96/tmp_product is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p, operation Mode is: (C:0xfffffff24000)+A*(B:0x429).
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln102_14_reg_5350_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_15_reg_5221_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: register select_ln87_15_reg_5221_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: register mul_ln102_14_reg_5350_reg is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U97/tmp_product is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p, operation Mode is: (C:0x18000)+A*(B:0x455).
DSP Report: operator mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p is absorbed into DSP mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p.
DSP Report: operator mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/m is absorbed into DSP mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U82/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U82/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U82/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U83/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U83/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U83/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U84/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U84/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U84/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U85/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U85/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U85/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U86/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U86/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U86/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U87/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_11_reg_5209_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U87/tmp_product.
DSP Report: register select_ln87_11_reg_5209_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U87/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U87/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U87/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U88/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_13_reg_5215_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U88/tmp_product.
DSP Report: register select_ln87_13_reg_5215_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U88/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U88/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U88/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U89/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_15_reg_5221_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U89/tmp_product.
DSP Report: register select_ln87_15_reg_5221_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U89/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U89/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U89/tmp_product.
DSP Report: Generating DSP mul_ln102_reg_5315_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_1_reg_5179_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: register select_ln87_1_reg_5179_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: register mul_ln102_reg_5315_reg is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U90/tmp_product is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p, operation Mode is: (C:0xfffffff6c000)+A*(B:0x49d).
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln102_2_reg_5320_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_3_reg_5185_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: register select_ln87_3_reg_5185_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: register mul_ln102_2_reg_5320_reg is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U91/tmp_product is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p, operation Mode is: (C:0xfffffffac000)+A*(B:0x3e1).
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_ln102_4_reg_5325_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_5_reg_5191_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: register select_ln87_5_reg_5191_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: register mul_ln102_4_reg_5325_reg is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U92/tmp_product is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p, operation Mode is: (C:0xfffffff84000)+A*(B:0x320).
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_ln102_6_reg_5330_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_7_reg_5197_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: register select_ln87_7_reg_5197_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: register mul_ln102_6_reg_5330_reg is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U93/tmp_product is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p, operation Mode is: (C:0x24000)+A*(B:0x43a).
DSP Report: operator mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mul_ln102_8_reg_5335_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_9_reg_5203_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: register select_ln87_9_reg_5203_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: register mul_ln102_8_reg_5335_reg is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U94/tmp_product is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p, operation Mode is: (C:0xfffffff50000)+A*(B:0x390).
DSP Report: operator mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mul_ln102_10_reg_5340_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_11_reg_5209_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: register select_ln87_11_reg_5209_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: register mul_ln102_10_reg_5340_reg is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U95/tmp_product is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p, operation Mode is: (C:0xe0000)+A*(B:0x370).
DSP Report: operator mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/m is absorbed into DSP mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p.
DSP Report: Generating DSP mul_ln102_12_reg_5345_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_13_reg_5215_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: register select_ln87_13_reg_5215_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: register mul_ln102_12_reg_5345_reg is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U96/tmp_product is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p, operation Mode is: (C:0xfffffff24000)+A*(B:0x429).
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln102_14_reg_5350_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_15_reg_5221_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: register select_ln87_15_reg_5221_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: register mul_ln102_14_reg_5350_reg is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U97/tmp_product is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p, operation Mode is: (C:0x18000)+A*(B:0x455).
DSP Report: operator mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p is absorbed into DSP mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p.
DSP Report: operator mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/m is absorbed into DSP mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U82/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U82/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U82/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U83/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U83/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U83/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U84/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U84/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U84/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U85/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U85/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U85/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U86/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U86/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U86/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U87/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_11_reg_5209_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U87/tmp_product.
DSP Report: register select_ln87_11_reg_5209_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U87/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U87/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U87/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U88/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_13_reg_5215_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U88/tmp_product.
DSP Report: register select_ln87_13_reg_5215_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U88/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U88/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U88/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U89/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_15_reg_5221_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U89/tmp_product.
DSP Report: register select_ln87_15_reg_5221_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U89/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U89/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U89/tmp_product.
DSP Report: Generating DSP mul_ln102_reg_5315_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_1_reg_5179_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: register select_ln87_1_reg_5179_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: register mul_ln102_reg_5315_reg is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U90/tmp_product is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p, operation Mode is: (C:0xfffffff6c000)+A*(B:0x49d).
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln102_2_reg_5320_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_3_reg_5185_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: register select_ln87_3_reg_5185_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: register mul_ln102_2_reg_5320_reg is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U91/tmp_product is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p, operation Mode is: (C:0xfffffffac000)+A*(B:0x3e1).
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_ln102_4_reg_5325_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_5_reg_5191_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: register select_ln87_5_reg_5191_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: register mul_ln102_4_reg_5325_reg is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U92/tmp_product is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p, operation Mode is: (C:0xfffffff84000)+A*(B:0x320).
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_ln102_6_reg_5330_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_7_reg_5197_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: register select_ln87_7_reg_5197_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: register mul_ln102_6_reg_5330_reg is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U93/tmp_product is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p, operation Mode is: (C:0x24000)+A*(B:0x43a).
DSP Report: operator mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mul_ln102_8_reg_5335_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_9_reg_5203_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: register select_ln87_9_reg_5203_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: register mul_ln102_8_reg_5335_reg is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U94/tmp_product is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p, operation Mode is: (C:0xfffffff50000)+A*(B:0x390).
DSP Report: operator mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mul_ln102_10_reg_5340_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_11_reg_5209_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: register select_ln87_11_reg_5209_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: register mul_ln102_10_reg_5340_reg is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U95/tmp_product is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p, operation Mode is: (C:0xe0000)+A*(B:0x370).
DSP Report: operator mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/m is absorbed into DSP mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p.
DSP Report: Generating DSP mul_ln102_12_reg_5345_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_13_reg_5215_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: register select_ln87_13_reg_5215_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: register mul_ln102_12_reg_5345_reg is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U96/tmp_product is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p, operation Mode is: (C:0xfffffff24000)+A*(B:0x429).
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln102_14_reg_5350_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_15_reg_5221_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: register select_ln87_15_reg_5221_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: register mul_ln102_14_reg_5350_reg is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U97/tmp_product is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p, operation Mode is: (C:0x18000)+A*(B:0x455).
DSP Report: operator mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p is absorbed into DSP mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p.
DSP Report: operator mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/m is absorbed into DSP mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U82/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U82/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U82/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U83/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U83/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U83/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U84/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U84/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U84/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U85/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U85/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U85/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U86/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U86/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U86/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U87/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_11_reg_5209_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U87/tmp_product.
DSP Report: register select_ln87_11_reg_5209_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U87/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U87/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U87/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U88/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_13_reg_5215_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U88/tmp_product.
DSP Report: register select_ln87_13_reg_5215_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U88/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U88/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U88/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U89/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_15_reg_5221_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U89/tmp_product.
DSP Report: register select_ln87_15_reg_5221_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U89/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U89/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U89/tmp_product.
DSP Report: Generating DSP mul_ln102_reg_5315_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_1_reg_5179_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: register select_ln87_1_reg_5179_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: register mul_ln102_reg_5315_reg is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U90/tmp_product is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p, operation Mode is: (C:0xfffffff6c000)+A*(B:0x49d).
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln102_2_reg_5320_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_3_reg_5185_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: register select_ln87_3_reg_5185_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: register mul_ln102_2_reg_5320_reg is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U91/tmp_product is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p, operation Mode is: (C:0xfffffffac000)+A*(B:0x3e1).
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_ln102_4_reg_5325_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_5_reg_5191_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: register select_ln87_5_reg_5191_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: register mul_ln102_4_reg_5325_reg is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U92/tmp_product is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p, operation Mode is: (C:0xfffffff84000)+A*(B:0x320).
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_ln102_6_reg_5330_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_7_reg_5197_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: register select_ln87_7_reg_5197_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: register mul_ln102_6_reg_5330_reg is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U93/tmp_product is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p, operation Mode is: (C:0x24000)+A*(B:0x43a).
DSP Report: operator mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mul_ln102_8_reg_5335_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_9_reg_5203_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: register select_ln87_9_reg_5203_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: register mul_ln102_8_reg_5335_reg is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U94/tmp_product is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p, operation Mode is: (C:0xfffffff50000)+A*(B:0x390).
DSP Report: operator mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mul_ln102_10_reg_5340_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_11_reg_5209_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: register select_ln87_11_reg_5209_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: register mul_ln102_10_reg_5340_reg is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U95/tmp_product is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p, operation Mode is: (C:0xe0000)+A*(B:0x370).
DSP Report: operator mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/m is absorbed into DSP mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p.
DSP Report: Generating DSP mul_ln102_12_reg_5345_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_13_reg_5215_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: register select_ln87_13_reg_5215_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: register mul_ln102_12_reg_5345_reg is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U96/tmp_product is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p, operation Mode is: (C:0xfffffff24000)+A*(B:0x429).
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln102_14_reg_5350_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_15_reg_5221_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: register select_ln87_15_reg_5221_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: register mul_ln102_14_reg_5350_reg is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U97/tmp_product is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p, operation Mode is: (C:0x18000)+A*(B:0x455).
DSP Report: operator mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p is absorbed into DSP mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p.
DSP Report: operator mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/m is absorbed into DSP mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U82/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U82/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U82/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U83/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U83/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U83/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U84/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U84/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U84/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U85/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U85/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U85/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U86/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U86/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U86/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U87/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_11_reg_5209_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U87/tmp_product.
DSP Report: register select_ln87_11_reg_5209_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U87/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U87/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U87/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U88/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_13_reg_5215_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U88/tmp_product.
DSP Report: register select_ln87_13_reg_5215_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U88/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U88/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U88/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U89/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_15_reg_5221_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U89/tmp_product.
DSP Report: register select_ln87_15_reg_5221_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U89/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U89/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U89/tmp_product.
DSP Report: Generating DSP mul_ln102_reg_5315_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_1_reg_5179_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: register select_ln87_1_reg_5179_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: register mul_ln102_reg_5315_reg is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U90/tmp_product is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p, operation Mode is: (C:0xfffffff6c000)+A*(B:0x49d).
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln102_2_reg_5320_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_3_reg_5185_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: register select_ln87_3_reg_5185_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: register mul_ln102_2_reg_5320_reg is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U91/tmp_product is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p, operation Mode is: (C:0xfffffffac000)+A*(B:0x3e1).
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_ln102_4_reg_5325_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_5_reg_5191_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: register select_ln87_5_reg_5191_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: register mul_ln102_4_reg_5325_reg is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U92/tmp_product is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p, operation Mode is: (C:0xfffffff84000)+A*(B:0x320).
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_ln102_6_reg_5330_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_7_reg_5197_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: register select_ln87_7_reg_5197_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: register mul_ln102_6_reg_5330_reg is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U93/tmp_product is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p, operation Mode is: (C:0x24000)+A*(B:0x43a).
DSP Report: operator mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mul_ln102_8_reg_5335_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_9_reg_5203_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: register select_ln87_9_reg_5203_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: register mul_ln102_8_reg_5335_reg is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U94/tmp_product is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p, operation Mode is: (C:0xfffffff50000)+A*(B:0x390).
DSP Report: operator mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mul_ln102_10_reg_5340_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_11_reg_5209_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: register select_ln87_11_reg_5209_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: register mul_ln102_10_reg_5340_reg is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U95/tmp_product is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p, operation Mode is: (C:0xe0000)+A*(B:0x370).
DSP Report: operator mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/m is absorbed into DSP mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p.
DSP Report: Generating DSP mul_ln102_12_reg_5345_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_13_reg_5215_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: register select_ln87_13_reg_5215_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: register mul_ln102_12_reg_5345_reg is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U96/tmp_product is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p, operation Mode is: (C:0xfffffff24000)+A*(B:0x429).
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln102_14_reg_5350_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_15_reg_5221_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: register select_ln87_15_reg_5221_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: register mul_ln102_14_reg_5350_reg is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U97/tmp_product is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p, operation Mode is: (C:0x18000)+A*(B:0x455).
DSP Report: operator mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p is absorbed into DSP mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p.
DSP Report: operator mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/m is absorbed into DSP mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U82/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U82/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U82/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U83/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U83/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U83/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U84/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U84/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U84/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U85/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U85/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U85/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U86/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_14s_14s_28_1_1_U86/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U86/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U87/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_11_reg_5209_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U87/tmp_product.
DSP Report: register select_ln87_11_reg_5209_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U87/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U87/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U87/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U88/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_13_reg_5215_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U88/tmp_product.
DSP Report: register select_ln87_13_reg_5215_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U88/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U88/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U88/tmp_product.
DSP Report: Generating DSP mul_14s_14s_28_1_1_U89/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln87_15_reg_5221_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U89/tmp_product.
DSP Report: register select_ln87_15_reg_5221_pp0_iter3_reg_reg is absorbed into DSP mul_14s_14s_28_1_1_U89/tmp_product.
DSP Report: operator mul_14s_14s_28_1_1_U89/tmp_product is absorbed into DSP mul_14s_14s_28_1_1_U89/tmp_product.
DSP Report: Generating DSP mul_ln102_reg_5315_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_1_reg_5179_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: register select_ln87_1_reg_5179_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: register mul_ln102_reg_5315_reg is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U90/tmp_product is absorbed into DSP mul_ln102_reg_5315_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p, operation Mode is: (C:0xfffffff6c000)+A*(B:0x49d).
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln102_2_reg_5320_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_3_reg_5185_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: register select_ln87_3_reg_5185_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: register mul_ln102_2_reg_5320_reg is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U91/tmp_product is absorbed into DSP mul_ln102_2_reg_5320_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p, operation Mode is: (C:0xfffffffac000)+A*(B:0x3e1).
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_ln102_4_reg_5325_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_5_reg_5191_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: register select_ln87_5_reg_5191_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: register mul_ln102_4_reg_5325_reg is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U92/tmp_product is absorbed into DSP mul_ln102_4_reg_5325_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p, operation Mode is: (C:0xfffffff84000)+A*(B:0x320).
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_ln102_6_reg_5330_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_7_reg_5197_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: register select_ln87_7_reg_5197_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: register mul_ln102_6_reg_5330_reg is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U93/tmp_product is absorbed into DSP mul_ln102_6_reg_5330_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p, operation Mode is: (C:0x24000)+A*(B:0x43a).
DSP Report: operator mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mul_ln102_8_reg_5335_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_9_reg_5203_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: register select_ln87_9_reg_5203_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: register mul_ln102_8_reg_5335_reg is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U94/tmp_product is absorbed into DSP mul_ln102_8_reg_5335_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p, operation Mode is: (C:0xfffffff50000)+A*(B:0x390).
DSP Report: operator mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mul_ln102_10_reg_5340_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_11_reg_5209_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: register select_ln87_11_reg_5209_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: register mul_ln102_10_reg_5340_reg is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U95/tmp_product is absorbed into DSP mul_ln102_10_reg_5340_reg.
DSP Report: Generating DSP mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p, operation Mode is: (C:0xe0000)+A*(B:0x370).
DSP Report: operator mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/m is absorbed into DSP mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p.
DSP Report: Generating DSP mul_ln102_12_reg_5345_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_13_reg_5215_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: register select_ln87_13_reg_5215_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: register mul_ln102_12_reg_5345_reg is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U96/tmp_product is absorbed into DSP mul_ln102_12_reg_5345_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p, operation Mode is: (C:0xfffffff24000)+A*(B:0x429).
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln102_14_reg_5350_reg, operation Mode is: (A''*B)'.
DSP Report: register select_ln87_15_reg_5221_pp0_iter5_reg_reg is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: register select_ln87_15_reg_5221_pp0_iter6_reg_reg is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: register mul_ln102_14_reg_5350_reg is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: operator mul_14s_8ns_22_1_1_U97/tmp_product is absorbed into DSP mul_ln102_14_reg_5350_reg.
DSP Report: Generating DSP mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p, operation Mode is: (C:0x18000)+A*(B:0x455).
DSP Report: operator mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p is absorbed into DSP mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p.
DSP Report: operator mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/m is absorbed into DSP mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3163.098 ; gain = 1607.074 ; free physical = 17286 ; free virtual = 120544
---------------------------------------------------------------------------------
 Sort Area is  mul_14s_14s_28_1_1_U87/tmp_product_25 : 0 0 : 1522 1522 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U87/tmp_product_3d : 0 0 : 1522 1522 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U87/tmp_product_55 : 0 0 : 1522 1522 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U87/tmp_product_6 : 0 0 : 1522 1522 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U87/tmp_product_6d : 0 0 : 1522 1522 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U87/tmp_product_85 : 0 0 : 1522 1522 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U87/tmp_product_9d : 0 0 : 1522 1522 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U87/tmp_product_b5 : 0 0 : 1522 1522 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U87/tmp_product_cd : 0 0 : 1522 1522 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U87/tmp_product_e5 : 0 0 : 1522 1522 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U88/tmp_product_26 : 0 0 : 1522 1522 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U88/tmp_product_3e : 0 0 : 1522 1522 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U88/tmp_product_56 : 0 0 : 1522 1522 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U88/tmp_product_6e : 0 0 : 1522 1522 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U88/tmp_product_8 : 0 0 : 1522 1522 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U88/tmp_product_86 : 0 0 : 1522 1522 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U88/tmp_product_9e : 0 0 : 1522 1522 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U88/tmp_product_b6 : 0 0 : 1522 1522 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U88/tmp_product_ce : 0 0 : 1522 1522 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U88/tmp_product_e6 : 0 0 : 1522 1522 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U89/tmp_product_27 : 0 0 : 1522 1522 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U89/tmp_product_3f : 0 0 : 1522 1522 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U89/tmp_product_57 : 0 0 : 1522 1522 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U89/tmp_product_6f : 0 0 : 1522 1522 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U89/tmp_product_87 : 0 0 : 1522 1522 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U89/tmp_product_9 : 0 0 : 1522 1522 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U89/tmp_product_9f : 0 0 : 1522 1522 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U89/tmp_product_b7 : 0 0 : 1522 1522 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U89/tmp_product_cf : 0 0 : 1522 1522 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U89/tmp_product_e7 : 0 0 : 1522 1522 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U82/tmp_product_0 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U82/tmp_product_20 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U82/tmp_product_38 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U82/tmp_product_50 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U82/tmp_product_68 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U82/tmp_product_80 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U82/tmp_product_98 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U82/tmp_product_b0 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U82/tmp_product_c8 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U82/tmp_product_e0 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U83/tmp_product_2 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U83/tmp_product_21 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U83/tmp_product_39 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U83/tmp_product_51 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U83/tmp_product_69 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U83/tmp_product_81 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U83/tmp_product_99 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U83/tmp_product_b1 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U83/tmp_product_c9 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U83/tmp_product_e1 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U84/tmp_product_22 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U84/tmp_product_3 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U84/tmp_product_3a : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U84/tmp_product_52 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U84/tmp_product_6a : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U84/tmp_product_82 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U84/tmp_product_9a : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U84/tmp_product_b2 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U84/tmp_product_ca : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U84/tmp_product_e2 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U85/tmp_product_23 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U85/tmp_product_3b : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U85/tmp_product_4 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U85/tmp_product_53 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U85/tmp_product_6b : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U85/tmp_product_83 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U85/tmp_product_9b : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U85/tmp_product_b3 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U85/tmp_product_cb : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U85/tmp_product_e3 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U86/tmp_product_24 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U86/tmp_product_3c : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U86/tmp_product_5 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U86/tmp_product_54 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U86/tmp_product_6c : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U86/tmp_product_84 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U86/tmp_product_9c : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U86/tmp_product_b4 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U86/tmp_product_cc : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mul_14s_14s_28_1_1_U86/tmp_product_e4 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p_1c : 0 0 : 939 939 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p_35 : 0 0 : 939 939 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p_4d : 0 0 : 939 939 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p_65 : 0 0 : 939 939 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p_7d : 0 0 : 939 939 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p_95 : 0 0 : 939 939 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p_ad : 0 0 : 939 939 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p_c5 : 0 0 : 939 939 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p_dd : 0 0 : 939 939 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_21s_33_1_1_U104/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p_f5 : 0 0 : 939 939 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p_29 : 0 0 : 939 939 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p_41 : 0 0 : 939 939 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p_59 : 0 0 : 939 939 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p_71 : 0 0 : 939 939 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p_89 : 0 0 : 939 939 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p_a1 : 0 0 : 939 939 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p_b9 : 0 0 : 939 939 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p_c : 0 0 : 939 939 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p_d1 : 0 0 : 939 939 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_21s_33_1_1_U98/myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U/p_e9 : 0 0 : 939 939 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_12 : 0 0 : 923 923 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_2d : 0 0 : 923 923 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_45 : 0 0 : 923 923 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_5d : 0 0 : 923 923 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_75 : 0 0 : 923 923 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_8d : 0 0 : 923 923 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_a5 : 0 0 : 923 923 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_bd : 0 0 : 923 923 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_d5 : 0 0 : 923 923 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_ed : 0 0 : 923 923 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_2b : 0 0 : 923 923 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_43 : 0 0 : 923 923 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_5b : 0 0 : 923 923 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_73 : 0 0 : 923 923 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_8b : 0 0 : 923 923 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_a3 : 0 0 : 923 923 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_bb : 0 0 : 923 923 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_d3 : 0 0 : 923 923 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_eb : 0 0 : 923 923 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_20s_32_1_1_U99/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_f : 0 0 : 923 923 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p_1e : 0 0 : 918 918 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p_37 : 0 0 : 918 918 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p_4f : 0 0 : 918 918 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p_67 : 0 0 : 918 918 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p_7f : 0 0 : 918 918 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p_97 : 0 0 : 918 918 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p_af : 0 0 : 918 918 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p_c7 : 0 0 : 918 918 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p_df : 0 0 : 918 918 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_17ns_33_1_1_U105/myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U/p_f7 : 0 0 : 918 918 : Used 1 time 0
 Sort Area is  mul_ln102_10_reg_5340_reg_19 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_10_reg_5340_reg_32 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_10_reg_5340_reg_4a : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_10_reg_5340_reg_62 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_10_reg_5340_reg_7a : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_10_reg_5340_reg_92 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_10_reg_5340_reg_aa : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_10_reg_5340_reg_c2 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_10_reg_5340_reg_da : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_10_reg_5340_reg_f2 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_12_reg_5345_reg_1b : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_12_reg_5345_reg_34 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_12_reg_5345_reg_4c : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_12_reg_5345_reg_64 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_12_reg_5345_reg_7c : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_12_reg_5345_reg_94 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_12_reg_5345_reg_ac : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_12_reg_5345_reg_c4 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_12_reg_5345_reg_dc : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_12_reg_5345_reg_f4 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_14_reg_5350_reg_1d : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_14_reg_5350_reg_36 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_14_reg_5350_reg_4e : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_14_reg_5350_reg_66 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_14_reg_5350_reg_7e : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_14_reg_5350_reg_96 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_14_reg_5350_reg_ae : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_14_reg_5350_reg_c6 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_14_reg_5350_reg_de : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_14_reg_5350_reg_f6 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_2_reg_5320_reg_2a : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_2_reg_5320_reg_42 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_2_reg_5320_reg_5a : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_2_reg_5320_reg_72 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_2_reg_5320_reg_8a : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_2_reg_5320_reg_a2 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_2_reg_5320_reg_ba : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_2_reg_5320_reg_d2 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_2_reg_5320_reg_e : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_2_reg_5320_reg_ea : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_4_reg_5325_reg_11 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_4_reg_5325_reg_2c : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_4_reg_5325_reg_44 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_4_reg_5325_reg_5c : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_4_reg_5325_reg_74 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_4_reg_5325_reg_8c : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_4_reg_5325_reg_a4 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_4_reg_5325_reg_bc : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_4_reg_5325_reg_d4 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_4_reg_5325_reg_ec : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_6_reg_5330_reg_13 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_6_reg_5330_reg_2e : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_6_reg_5330_reg_46 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_6_reg_5330_reg_5e : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_6_reg_5330_reg_76 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_6_reg_5330_reg_8e : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_6_reg_5330_reg_a6 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_6_reg_5330_reg_be : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_6_reg_5330_reg_d6 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_6_reg_5330_reg_ee : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_8_reg_5335_reg_16 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_8_reg_5335_reg_30 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_8_reg_5335_reg_48 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_8_reg_5335_reg_60 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_8_reg_5335_reg_78 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_8_reg_5335_reg_90 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_8_reg_5335_reg_a8 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_8_reg_5335_reg_c0 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_8_reg_5335_reg_d8 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_8_reg_5335_reg_f0 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_reg_5315_reg_28 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_reg_5315_reg_40 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_reg_5315_reg_58 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_reg_5315_reg_70 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_reg_5315_reg_88 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_reg_5315_reg_a : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_reg_5315_reg_a0 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_reg_5315_reg_b8 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_reg_5315_reg_d0 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mul_ln102_reg_5315_reg_e8 : 0 0 : 898 898 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p_1a : 0 0 : 698 698 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p_33 : 0 0 : 698 698 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p_4b : 0 0 : 698 698 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p_63 : 0 0 : 698 698 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p_7b : 0 0 : 698 698 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p_93 : 0 0 : 698 698 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p_ab : 0 0 : 698 698 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p_c3 : 0 0 : 698 698 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p_db : 0 0 : 698 698 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_20ns_32_1_1_U103/myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U/p_f3 : 0 0 : 698 698 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p_17 : 0 0 : 698 698 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p_31 : 0 0 : 698 698 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p_49 : 0 0 : 698 698 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p_61 : 0 0 : 698 698 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p_79 : 0 0 : 698 698 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p_91 : 0 0 : 698 698 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p_a9 : 0 0 : 698 698 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p_c1 : 0 0 : 698 698 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p_d9 : 0 0 : 698 698 : Used 1 time 0
 Sort Area is  mac_muladd_22s_10ns_21s_32_1_1_U102/myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U/p_f1 : 0 0 : 698 698 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p_14 : 0 0 : 685 685 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p_2f : 0 0 : 685 685 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p_47 : 0 0 : 685 685 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p_5f : 0 0 : 685 685 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p_77 : 0 0 : 685 685 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p_8f : 0 0 : 685 685 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p_a7 : 0 0 : 685 685 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p_bf : 0 0 : 685 685 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p_d7 : 0 0 : 685 685 : Used 1 time 0
 Sort Area is  mac_muladd_22s_11ns_18ns_33_1_1_U101/myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U/p_ef : 0 0 : 685 685 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------------------------------------------------------------------+---------------------------+---------------+----------------+
|Module Name                                                               | RTL Object                | Depth x Width | Implemented As | 
+--------------------------------------------------------------------------+---------------------------+---------------+----------------+
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | invert_sqr_table_U/q0_reg | 4096x8        | Block RAM      | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | invert_sqr_table_U/q0_reg | 4096x8        | Block RAM      | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | invert_sqr_table_U/q0_reg | 4096x8        | Block RAM      | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | invert_sqr_table_U/q0_reg | 4096x8        | Block RAM      | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | invert_sqr_table_U/q0_reg | 4096x8        | Block RAM      | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | invert_sqr_table_U/q0_reg | 4096x8        | Block RAM      | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | invert_sqr_table_U/q0_reg | 4096x8        | Block RAM      | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | invert_sqr_table_U/q0_reg | 4096x8        | Block RAM      | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | invert_sqr_table_U/q0_reg | 4096x8        | Block RAM      | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | invert_sqr_table_U/q0_reg | 4096x8        | Block RAM      | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | invert_sqr_table_U/q0_reg | 4096x8        | Block RAM      | 
+--------------------------------------------------------------------------+---------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------------------------------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                               | DSP Mapping                    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | (C:0xfffffff6c000)+A*(B:0x49d) | 22     | 12     | 21     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | (C:0xfffffffac000)+A*(B:0x3e1) | 22     | 11     | 20     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | (C:0xfffffff84000)+A*(B:0x320) | 22     | 11     | 20     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2                         | (C:0x24000)+A*(B:0x43a)        | 22     | 12     | 19     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3                          | (C:0xfffffff50000)+A*(B:0x390) | 22     | 11     | 21     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4                         | (C:0xe0000)+A*(B:0x370)        | 22     | 11     | 21     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | (C:0xfffffff24000)+A*(B:0x429) | 22     | 12     | 21     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5                         | (C:0x18000)+A*(B:0x455)        | 22     | 12     | 18     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | (C:0xfffffff6c000)+A*(B:0x49d) | 22     | 12     | 21     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | (C:0xfffffffac000)+A*(B:0x3e1) | 22     | 11     | 20     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | (C:0xfffffff84000)+A*(B:0x320) | 22     | 11     | 20     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2                         | (C:0x24000)+A*(B:0x43a)        | 22     | 12     | 19     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3                          | (C:0xfffffff50000)+A*(B:0x390) | 22     | 11     | 21     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4                         | (C:0xe0000)+A*(B:0x370)        | 22     | 11     | 21     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | (C:0xfffffff24000)+A*(B:0x429) | 22     | 12     | 21     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5                         | (C:0x18000)+A*(B:0x455)        | 22     | 12     | 18     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | (C:0xfffffff6c000)+A*(B:0x49d) | 22     | 12     | 21     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | (C:0xfffffffac000)+A*(B:0x3e1) | 22     | 11     | 20     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | (C:0xfffffff84000)+A*(B:0x320) | 22     | 11     | 20     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2                         | (C:0x24000)+A*(B:0x43a)        | 22     | 12     | 19     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3                          | (C:0xfffffff50000)+A*(B:0x390) | 22     | 11     | 21     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4                         | (C:0xe0000)+A*(B:0x370)        | 22     | 11     | 21     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | (C:0xfffffff24000)+A*(B:0x429) | 22     | 12     | 21     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5                         | (C:0x18000)+A*(B:0x455)        | 22     | 12     | 18     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | (C:0xfffffff6c000)+A*(B:0x49d) | 22     | 12     | 21     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | (C:0xfffffffac000)+A*(B:0x3e1) | 22     | 11     | 20     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | (C:0xfffffff84000)+A*(B:0x320) | 22     | 11     | 20     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2                         | (C:0x24000)+A*(B:0x43a)        | 22     | 12     | 19     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3                          | (C:0xfffffff50000)+A*(B:0x390) | 22     | 11     | 21     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4                         | (C:0xe0000)+A*(B:0x370)        | 22     | 11     | 21     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | (C:0xfffffff24000)+A*(B:0x429) | 22     | 12     | 21     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5                         | (C:0x18000)+A*(B:0x455)        | 22     | 12     | 18     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | (C:0xfffffff6c000)+A*(B:0x49d) | 22     | 12     | 21     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | (C:0xfffffffac000)+A*(B:0x3e1) | 22     | 11     | 20     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | (C:0xfffffff84000)+A*(B:0x320) | 22     | 11     | 20     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2                         | (C:0x24000)+A*(B:0x43a)        | 22     | 12     | 19     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3                          | (C:0xfffffff50000)+A*(B:0x390) | 22     | 11     | 21     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4                         | (C:0xe0000)+A*(B:0x370)        | 22     | 11     | 21     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | (C:0xfffffff24000)+A*(B:0x429) | 22     | 12     | 21     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5                         | (C:0x18000)+A*(B:0x455)        | 22     | 12     | 18     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | (C:0xfffffff6c000)+A*(B:0x49d) | 22     | 12     | 21     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | (C:0xfffffffac000)+A*(B:0x3e1) | 22     | 11     | 20     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | (C:0xfffffff84000)+A*(B:0x320) | 22     | 11     | 20     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2                         | (C:0x24000)+A*(B:0x43a)        | 22     | 12     | 19     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3                          | (C:0xfffffff50000)+A*(B:0x390) | 22     | 11     | 21     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4                         | (C:0xe0000)+A*(B:0x370)        | 22     | 11     | 21     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | (C:0xfffffff24000)+A*(B:0x429) | 22     | 12     | 21     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5                         | (C:0x18000)+A*(B:0x455)        | 22     | 12     | 18     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | (C:0xfffffff6c000)+A*(B:0x49d) | 22     | 12     | 21     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | (C:0xfffffffac000)+A*(B:0x3e1) | 22     | 11     | 20     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | (C:0xfffffff84000)+A*(B:0x320) | 22     | 11     | 20     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2                         | (C:0x24000)+A*(B:0x43a)        | 22     | 12     | 19     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3                          | (C:0xfffffff50000)+A*(B:0x390) | 22     | 11     | 21     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4                         | (C:0xe0000)+A*(B:0x370)        | 22     | 11     | 21     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | (C:0xfffffff24000)+A*(B:0x429) | 22     | 12     | 21     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5                         | (C:0x18000)+A*(B:0x455)        | 22     | 12     | 18     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | (C:0xfffffff6c000)+A*(B:0x49d) | 22     | 12     | 21     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | (C:0xfffffffac000)+A*(B:0x3e1) | 22     | 11     | 20     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | (C:0xfffffff84000)+A*(B:0x320) | 22     | 11     | 20     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2                         | (C:0x24000)+A*(B:0x43a)        | 22     | 12     | 19     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3                          | (C:0xfffffff50000)+A*(B:0x390) | 22     | 11     | 21     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4                         | (C:0xe0000)+A*(B:0x370)        | 22     | 11     | 21     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | (C:0xfffffff24000)+A*(B:0x429) | 22     | 12     | 21     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5                         | (C:0x18000)+A*(B:0x455)        | 22     | 12     | 18     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | (C:0xfffffff6c000)+A*(B:0x49d) | 22     | 12     | 21     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | (C:0xfffffffac000)+A*(B:0x3e1) | 22     | 11     | 20     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | (C:0xfffffff84000)+A*(B:0x320) | 22     | 11     | 20     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2                         | (C:0x24000)+A*(B:0x43a)        | 22     | 12     | 19     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3                          | (C:0xfffffff50000)+A*(B:0x390) | 22     | 11     | 21     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4                         | (C:0xe0000)+A*(B:0x370)        | 22     | 11     | 21     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | (C:0xfffffff24000)+A*(B:0x429) | 22     | 12     | 21     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5                         | (C:0x18000)+A*(B:0x455)        | 22     | 12     | 18     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B                            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A2*B2                          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | (C:0xfffffff6c000)+A*(B:0x49d) | 22     | 12     | 21     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | (C:0xfffffffac000)+A*(B:0x3e1) | 22     | 11     | 20     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | (C:0xfffffff84000)+A*(B:0x320) | 22     | 11     | 20     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2                         | (C:0x24000)+A*(B:0x43a)        | 22     | 12     | 19     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3                          | (C:0xfffffff50000)+A*(B:0x390) | 22     | 11     | 21     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4                         | (C:0xe0000)+A*(B:0x370)        | 22     | 11     | 21     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | (C:0xfffffff24000)+A*(B:0x429) | 22     | 12     | 21     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'                       | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5                         | (C:0x18000)+A*(B:0x455)        | 22     | 12     | 18     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 3163.098 ; gain = 1607.074 ; free physical = 17285 ; free virtual = 120543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_648/invert_sqr_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_648/invert_sqr_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/invert_sqr_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/invert_sqr_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/invert_sqr_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/invert_sqr_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780/invert_sqr_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780/invert_sqr_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_824/invert_sqr_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_824/invert_sqr_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 3333.535 ; gain = 1777.512 ; free physical = 17111 ; free virtual = 120369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3333.535 ; gain = 1777.512 ; free physical = 17115 ; free virtual = 120373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3333.535 ; gain = 1777.512 ; free physical = 17115 ; free virtual = 120373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3333.535 ; gain = 1777.512 ; free physical = 17115 ; free virtual = 120373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 3333.535 ; gain = 1777.512 ; free physical = 17115 ; free virtual = 120373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 3333.535 ; gain = 1777.512 ; free physical = 17115 ; free virtual = 120373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 3333.535 ; gain = 1777.512 ; free physical = 17115 ; free virtual = 120373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                               | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4                         | C+A*B       | 30     | 10     | 20     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | C+A*B       | 30     | 10     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | C+A*B       | 30     | 10     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3                          | C+A*B       | 30     | 10     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5                         | C+A*B       | 30     | 11     | 17     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2                         | C+A*B       | 30     | 11     | 18     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | C+A*B       | 30     | 11     | 48     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | C+A*B       | 30     | 11     | 48     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4                         | C+A*B       | 30     | 10     | 20     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | C+A*B       | 30     | 10     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | C+A*B       | 30     | 10     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3                          | C+A*B       | 30     | 10     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5                         | C+A*B       | 30     | 11     | 17     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2                         | C+A*B       | 30     | 11     | 18     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | C+A*B       | 30     | 11     | 48     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | C+A*B       | 30     | 11     | 48     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4                         | C+A*B       | 30     | 10     | 20     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | C+A*B       | 30     | 10     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | C+A*B       | 30     | 10     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3                          | C+A*B       | 30     | 10     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5                         | C+A*B       | 30     | 11     | 17     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2                         | C+A*B       | 30     | 11     | 18     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | C+A*B       | 30     | 11     | 48     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | C+A*B       | 30     | 11     | 48     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4                         | C+A*B       | 30     | 10     | 20     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | C+A*B       | 30     | 10     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | C+A*B       | 30     | 10     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3                          | C+A*B       | 30     | 10     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5                         | C+A*B       | 30     | 11     | 17     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2                         | C+A*B       | 30     | 11     | 18     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | C+A*B       | 30     | 11     | 48     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | C+A*B       | 30     | 11     | 48     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4                         | C+A*B       | 30     | 10     | 20     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | C+A*B       | 30     | 10     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | C+A*B       | 30     | 10     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3                          | C+A*B       | 30     | 10     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5                         | C+A*B       | 30     | 11     | 17     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2                         | C+A*B       | 30     | 11     | 18     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | C+A*B       | 30     | 11     | 48     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | C+A*B       | 30     | 11     | 48     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4                         | C+A*B       | 30     | 10     | 20     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | C+A*B       | 30     | 10     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | C+A*B       | 30     | 10     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3                          | C+A*B       | 30     | 10     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5                         | C+A*B       | 30     | 11     | 17     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2                         | C+A*B       | 30     | 11     | 18     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | C+A*B       | 30     | 11     | 48     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | C+A*B       | 30     | 11     | 48     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4                         | C+A*B       | 30     | 10     | 20     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | C+A*B       | 30     | 10     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | C+A*B       | 30     | 10     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3                          | C+A*B       | 30     | 10     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5                         | C+A*B       | 30     | 11     | 17     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2                         | C+A*B       | 30     | 11     | 18     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | C+A*B       | 30     | 11     | 48     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | C+A*B       | 30     | 11     | 48     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4                         | C+A*B       | 30     | 10     | 20     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | C+A*B       | 30     | 10     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | C+A*B       | 30     | 10     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3                          | C+A*B       | 30     | 10     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5                         | C+A*B       | 30     | 11     | 17     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2                         | C+A*B       | 30     | 11     | 18     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | C+A*B       | 30     | 11     | 48     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | C+A*B       | 30     | 11     | 48     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4                         | C+A*B       | 30     | 10     | 20     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | C+A*B       | 30     | 10     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | C+A*B       | 30     | 10     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3                          | C+A*B       | 30     | 10     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5                         | C+A*B       | 30     | 11     | 17     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2                         | C+A*B       | 30     | 11     | 18     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | C+A*B       | 30     | 11     | 48     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | C+A*B       | 30     | 11     | 48     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | (A''*B)'    | 30     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4                         | C+A*B       | 30     | 10     | 20     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | C+A*B       | 30     | 10     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                          | C+A*B       | 30     | 10     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3                          | C+A*B       | 30     | 10     | 48     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5                         | C+A*B       | 30     | 11     | 17     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2                         | C+A*B       | 30     | 11     | 18     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | C+A*B       | 30     | 11     | 48     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                          | C+A*B       | 30     | 11     | 48     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_14s_14s_28_1_1                                              | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s | A'*B'       | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |   580|
|3     |DSP48E2         |     8|
|4     |DSP_ALU         |   232|
|5     |DSP_A_B_DATA    |   232|
|6     |DSP_C_DATA      |   232|
|7     |DSP_MULTIPLIER  |   232|
|8     |DSP_M_DATA      |   232|
|9     |DSP_OUTPUT      |   232|
|10    |DSP_PREADD      |   232|
|11    |DSP_PREADD_DATA |   232|
|12    |LUT1            |   320|
|13    |LUT2            |   974|
|14    |LUT3            |  2218|
|15    |LUT4            |  4621|
|16    |LUT5            |  1200|
|17    |LUT6            |  1141|
|18    |RAMB36E2        |     5|
|19    |FDRE            |  5329|
|20    |FDSE            |  3250|
|21    |IBUF            |  1284|
|22    |OBUF            |  2723|
+------+----------------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
|      |Instance                                                                       |Module                                                                                                                                                                                                                                                        |Cells |
+------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
|1     |top                                                                            |                                                                                                                                                                                                                                                              | 25510|
|2     |  grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848 |myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s                                                                                                                                                                                   | 20207|
|3     |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_648 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s                                                                                                                                                                                     |  1972|
|4     |      mul_ln102_reg_5315_reg                                                   |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__59                                                                    |     8|
|5     |      mul_ln102_2_reg_5320_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__22                                                                    |     8|
|6     |      mul_ln102_4_reg_5325_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__43                                                                    |     8|
|7     |      mul_ln102_6_reg_5330_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__57                                                                    |     8|
|8     |      mul_ln102_8_reg_5335_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__8                                                                     |     8|
|9     |      mul_ln102_10_reg_5340_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__41                                                                    |     8|
|10    |      mul_ln102_12_reg_5345_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__66                                                                    |     8|
|11    |      mul_ln102_14_reg_5350_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__3                                                                     |     8|
|12    |      invert_sqr_table_U                                                       |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_215                                                                                                                                                                |    22|
|13    |      mac_muladd_22s_10ns_20ns_32_1_1_U103                                     |myproject_mac_muladd_22s_10ns_20ns_32_1_1_216                                                                                                                                                                                                                 |     8|
|14    |        myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U                    |myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_239                                                                                                                                                                                                         |     8|
|15    |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__17  |     8|
|16    |      mac_muladd_22s_10ns_20s_32_1_1_U100                                      |myproject_mac_muladd_22s_10ns_20s_32_1_1_217                                                                                                                                                                                                                  |     8|
|17    |        myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U                     |myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_238                                                                                                                                                                                                          |     8|
|18    |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__63  |     8|
|19    |      mac_muladd_22s_10ns_20s_32_1_1_U99                                       |myproject_mac_muladd_22s_10ns_20s_32_1_1_218                                                                                                                                                                                                                  |     8|
|20    |        myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U                     |myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_237                                                                                                                                                                                                          |     8|
|21    |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__39  |     8|
|22    |      mac_muladd_22s_10ns_21s_32_1_1_U102                                      |myproject_mac_muladd_22s_10ns_21s_32_1_1_219                                                                                                                                                                                                                  |     8|
|23    |        myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U                     |myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_236                                                                                                                                                                                                          |     8|
|24    |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__7   |     8|
|25    |      mac_muladd_22s_11ns_17ns_33_1_1_U105                                     |myproject_mac_muladd_22s_11ns_17ns_33_1_1_220                                                                                                                                                                                                                 |     8|
|26    |        myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U                    |myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_235                                                                                                                                                                                                         |     8|
|27    |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__30  |     8|
|28    |      mac_muladd_22s_11ns_18ns_33_1_1_U101                                     |myproject_mac_muladd_22s_11ns_18ns_33_1_1_221                                                                                                                                                                                                                 |     8|
|29    |        myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U                    |myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_234                                                                                                                                                                                                         |     8|
|30    |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__9   |     8|
|31    |      mac_muladd_22s_11ns_21s_33_1_1_U104                                      |myproject_mac_muladd_22s_11ns_21s_33_1_1_222                                                                                                                                                                                                                  |     8|
|32    |        myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U                     |myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_233                                                                                                                                                                                                          |     8|
|33    |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__21  |     8|
|34    |      mac_muladd_22s_11ns_21s_33_1_1_U98                                       |myproject_mac_muladd_22s_11ns_21s_33_1_1_223                                                                                                                                                                                                                  |     8|
|35    |        myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U                     |myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_232                                                                                                                                                                                                          |     8|
|36    |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__1   |     8|
|37    |      mul_14s_14s_28_1_1_U82                                                   |myproject_mul_14s_14s_28_1_1_224                                                                                                                                                                                                                              |    26|
|38    |      mul_14s_14s_28_1_1_U83                                                   |myproject_mul_14s_14s_28_1_1_225                                                                                                                                                                                                                              |    26|
|39    |      mul_14s_14s_28_1_1_U84                                                   |myproject_mul_14s_14s_28_1_1_226                                                                                                                                                                                                                              |    26|
|40    |      mul_14s_14s_28_1_1_U85                                                   |myproject_mul_14s_14s_28_1_1_227                                                                                                                                                                                                                              |    26|
|41    |      mul_14s_14s_28_1_1_U86                                                   |myproject_mul_14s_14s_28_1_1_228                                                                                                                                                                                                                              |    26|
|42    |      mul_14s_14s_28_1_1_U87                                                   |myproject_mul_14s_14s_28_1_1_229                                                                                                                                                                                                                              |    26|
|43    |      mul_14s_14s_28_1_1_U88                                                   |myproject_mul_14s_14s_28_1_1_230                                                                                                                                                                                                                              |    26|
|44    |      mul_14s_14s_28_1_1_U89                                                   |myproject_mul_14s_14s_28_1_1_231                                                                                                                                                                                                                              |    26|
|45    |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_670 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_0                                                                                                                                                                                   |  2025|
|46    |      mul_ln102_reg_5315_reg                                                   |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__76                                                                    |     8|
|47    |      mul_ln102_2_reg_5320_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__18                                                                    |     8|
|48    |      mul_ln102_4_reg_5325_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__32                                                                    |     8|
|49    |      mul_ln102_6_reg_5330_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__70                                                                    |     8|
|50    |      mul_ln102_8_reg_5335_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__79                                                                    |     8|
|51    |      mul_ln102_10_reg_5340_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__63                                                                    |     8|
|52    |      mul_ln102_12_reg_5345_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__35                                                                    |     8|
|53    |      mul_ln102_14_reg_5350_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__38                                                                    |     8|
|54    |      mac_muladd_22s_10ns_20ns_32_1_1_U103                                     |myproject_mac_muladd_22s_10ns_20ns_32_1_1_191                                                                                                                                                                                                                 |     8|
|55    |        myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U                    |myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_214                                                                                                                                                                                                         |     8|
|56    |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__62  |     8|
|57    |      mac_muladd_22s_10ns_20s_32_1_1_U100                                      |myproject_mac_muladd_22s_10ns_20s_32_1_1_192                                                                                                                                                                                                                  |     8|
|58    |        myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U                     |myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_213                                                                                                                                                                                                          |     8|
|59    |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__11  |     8|
|60    |      mac_muladd_22s_10ns_20s_32_1_1_U99                                       |myproject_mac_muladd_22s_10ns_20s_32_1_1_193                                                                                                                                                                                                                  |     8|
|61    |        myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U                     |myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_212                                                                                                                                                                                                          |     8|
|62    |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__25  |     8|
|63    |      mac_muladd_22s_10ns_21s_32_1_1_U102                                      |myproject_mac_muladd_22s_10ns_21s_32_1_1_194                                                                                                                                                                                                                  |     8|
|64    |        myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U                     |myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_211                                                                                                                                                                                                          |     8|
|65    |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__45  |     8|
|66    |      mac_muladd_22s_11ns_17ns_33_1_1_U105                                     |myproject_mac_muladd_22s_11ns_17ns_33_1_1_195                                                                                                                                                                                                                 |     8|
|67    |        myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U                    |myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_210                                                                                                                                                                                                         |     8|
|68    |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__43  |     8|
|69    |      mac_muladd_22s_11ns_18ns_33_1_1_U101                                     |myproject_mac_muladd_22s_11ns_18ns_33_1_1_196                                                                                                                                                                                                                 |     8|
|70    |        myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U                    |myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_209                                                                                                                                                                                                         |     8|
|71    |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__54  |     8|
|72    |      mac_muladd_22s_11ns_21s_33_1_1_U104                                      |myproject_mac_muladd_22s_11ns_21s_33_1_1_197                                                                                                                                                                                                                  |     8|
|73    |        myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U                     |myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_208                                                                                                                                                                                                          |     8|
|74    |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__15  |     8|
|75    |      mac_muladd_22s_11ns_21s_33_1_1_U98                                       |myproject_mac_muladd_22s_11ns_21s_33_1_1_198                                                                                                                                                                                                                  |     8|
|76    |        myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U                     |myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_207                                                                                                                                                                                                          |     8|
|77    |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__79  |     8|
|78    |      mul_14s_14s_28_1_1_U82                                                   |myproject_mul_14s_14s_28_1_1_199                                                                                                                                                                                                                              |    33|
|79    |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__21                                                        |     8|
|80    |      mul_14s_14s_28_1_1_U83                                                   |myproject_mul_14s_14s_28_1_1_200                                                                                                                                                                                                                              |    33|
|81    |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__38                                                        |     8|
|82    |      mul_14s_14s_28_1_1_U84                                                   |myproject_mul_14s_14s_28_1_1_201                                                                                                                                                                                                                              |    33|
|83    |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__28                                                        |     8|
|84    |      mul_14s_14s_28_1_1_U85                                                   |myproject_mul_14s_14s_28_1_1_202                                                                                                                                                                                                                              |    33|
|85    |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__20                                                        |     8|
|86    |      mul_14s_14s_28_1_1_U86                                                   |myproject_mul_14s_14s_28_1_1_203                                                                                                                                                                                                                              |    33|
|87    |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__11                                                        |     8|
|88    |      mul_14s_14s_28_1_1_U87                                                   |myproject_mul_14s_14s_28_1_1_204                                                                                                                                                                                                                              |    33|
|89    |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780/mul_14s_14s_28_1_1_U87/tmp_product_funnel__17                                                        |     8|
|90    |      mul_14s_14s_28_1_1_U88                                                   |myproject_mul_14s_14s_28_1_1_205                                                                                                                                                                                                                              |    33|
|91    |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780/mul_14s_14s_28_1_1_U87/tmp_product_funnel__24                                                        |     8|
|92    |      mul_14s_14s_28_1_1_U89                                                   |myproject_mul_14s_14s_28_1_1_206                                                                                                                                                                                                                              |    33|
|93    |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780/mul_14s_14s_28_1_1_U87/tmp_product_funnel__26                                                        |     8|
|94    |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_1                                                                                                                                                                                   |  2026|
|95    |      mul_ln102_reg_5315_reg                                                   |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__7                                                                     |     8|
|96    |      mul_ln102_2_reg_5320_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__24                                                                    |     8|
|97    |      mul_ln102_4_reg_5325_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__46                                                                    |     8|
|98    |      mul_ln102_6_reg_5330_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__20                                                                    |     8|
|99    |      mul_ln102_8_reg_5335_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__52                                                                    |     8|
|100   |      mul_ln102_10_reg_5340_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__21                                                                    |     8|
|101   |      mul_ln102_12_reg_5345_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__74                                                                    |     8|
|102   |      mul_ln102_14_reg_5350_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__58                                                                    |     8|
|103   |      invert_sqr_table_U                                                       |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_166                                                                                                                                                                |    22|
|104   |      mac_muladd_22s_10ns_20ns_32_1_1_U103                                     |myproject_mac_muladd_22s_10ns_20ns_32_1_1_167                                                                                                                                                                                                                 |     8|
|105   |        myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U                    |myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_190                                                                                                                                                                                                         |     8|
|106   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__14  |     8|
|107   |      mac_muladd_22s_10ns_20s_32_1_1_U100                                      |myproject_mac_muladd_22s_10ns_20s_32_1_1_168                                                                                                                                                                                                                  |     8|
|108   |        myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U                     |myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_189                                                                                                                                                                                                          |     8|
|109   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__50  |     8|
|110   |      mac_muladd_22s_10ns_20s_32_1_1_U99                                       |myproject_mac_muladd_22s_10ns_20s_32_1_1_169                                                                                                                                                                                                                  |     8|
|111   |        myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U                     |myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_188                                                                                                                                                                                                          |     8|
|112   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__16  |     8|
|113   |      mac_muladd_22s_10ns_21s_32_1_1_U102                                      |myproject_mac_muladd_22s_10ns_21s_32_1_1_170                                                                                                                                                                                                                  |     8|
|114   |        myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U                     |myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_187                                                                                                                                                                                                          |     8|
|115   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__3   |     8|
|116   |      mac_muladd_22s_11ns_17ns_33_1_1_U105                                     |myproject_mac_muladd_22s_11ns_17ns_33_1_1_171                                                                                                                                                                                                                 |     8|
|117   |        myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U                    |myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_186                                                                                                                                                                                                         |     8|
|118   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__12  |     8|
|119   |      mac_muladd_22s_11ns_18ns_33_1_1_U101                                     |myproject_mac_muladd_22s_11ns_18ns_33_1_1_172                                                                                                                                                                                                                 |     8|
|120   |        myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U                    |myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_185                                                                                                                                                                                                         |     8|
|121   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__31  |     8|
|122   |      mac_muladd_22s_11ns_21s_33_1_1_U104                                      |myproject_mac_muladd_22s_11ns_21s_33_1_1_173                                                                                                                                                                                                                  |     8|
|123   |        myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U                     |myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_184                                                                                                                                                                                                          |     8|
|124   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__40  |     8|
|125   |      mac_muladd_22s_11ns_21s_33_1_1_U98                                       |myproject_mac_muladd_22s_11ns_21s_33_1_1_174                                                                                                                                                                                                                  |     8|
|126   |        myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U                     |myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_183                                                                                                                                                                                                          |     8|
|127   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__4   |     8|
|128   |      mul_14s_14s_28_1_1_U82                                                   |myproject_mul_14s_14s_28_1_1_175                                                                                                                                                                                                                              |    33|
|129   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel                                                            |     8|
|130   |      mul_14s_14s_28_1_1_U83                                                   |myproject_mul_14s_14s_28_1_1_176                                                                                                                                                                                                                              |    33|
|131   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__10                                                        |     8|
|132   |      mul_14s_14s_28_1_1_U84                                                   |myproject_mul_14s_14s_28_1_1_177                                                                                                                                                                                                                              |    33|
|133   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__8                                                         |     8|
|134   |      mul_14s_14s_28_1_1_U85                                                   |myproject_mul_14s_14s_28_1_1_178                                                                                                                                                                                                                              |    33|
|135   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__31                                                        |     8|
|136   |      mul_14s_14s_28_1_1_U86                                                   |myproject_mul_14s_14s_28_1_1_179                                                                                                                                                                                                                              |    33|
|137   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__42                                                        |     8|
|138   |      mul_14s_14s_28_1_1_U87                                                   |myproject_mul_14s_14s_28_1_1_180                                                                                                                                                                                                                              |    33|
|139   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780/mul_14s_14s_28_1_1_U87/tmp_product_funnel__5                                                         |     8|
|140   |      mul_14s_14s_28_1_1_U88                                                   |myproject_mul_14s_14s_28_1_1_181                                                                                                                                                                                                                              |    33|
|141   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780/mul_14s_14s_28_1_1_U87/tmp_product_funnel__21                                                        |     8|
|142   |      mul_14s_14s_28_1_1_U89                                                   |myproject_mul_14s_14s_28_1_1_182                                                                                                                                                                                                                              |    33|
|143   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780/mul_14s_14s_28_1_1_U87/tmp_product_funnel__13                                                        |     8|
|144   |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_2                                                                                                                                                                                   |  2026|
|145   |      mul_ln102_reg_5315_reg                                                   |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel                                                                        |     8|
|146   |      mul_ln102_2_reg_5320_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__53                                                                    |     8|
|147   |      mul_ln102_4_reg_5325_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__33                                                                    |     8|
|148   |      mul_ln102_6_reg_5330_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__5                                                                     |     8|
|149   |      mul_ln102_8_reg_5335_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__30                                                                    |     8|
|150   |      mul_ln102_10_reg_5340_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__44                                                                    |     8|
|151   |      mul_ln102_12_reg_5345_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__64                                                                    |     8|
|152   |      mul_ln102_14_reg_5350_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__56                                                                    |     8|
|153   |      mac_muladd_22s_10ns_20ns_32_1_1_U103                                     |myproject_mac_muladd_22s_10ns_20ns_32_1_1_142                                                                                                                                                                                                                 |     8|
|154   |        myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U                    |myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_165                                                                                                                                                                                                         |     8|
|155   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__38  |     8|
|156   |      mac_muladd_22s_10ns_20s_32_1_1_U100                                      |myproject_mac_muladd_22s_10ns_20s_32_1_1_143                                                                                                                                                                                                                  |     8|
|157   |        myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U                     |myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_164                                                                                                                                                                                                          |     8|
|158   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__35  |     8|
|159   |      mac_muladd_22s_10ns_20s_32_1_1_U99                                       |myproject_mac_muladd_22s_10ns_20s_32_1_1_144                                                                                                                                                                                                                  |     8|
|160   |        myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U                     |myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_163                                                                                                                                                                                                          |     8|
|161   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__49  |     8|
|162   |      mac_muladd_22s_10ns_21s_32_1_1_U102                                      |myproject_mac_muladd_22s_10ns_21s_32_1_1_145                                                                                                                                                                                                                  |     8|
|163   |        myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U                     |myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_162                                                                                                                                                                                                          |     8|
|164   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__26  |     8|
|165   |      mac_muladd_22s_11ns_17ns_33_1_1_U105                                     |myproject_mac_muladd_22s_11ns_17ns_33_1_1_146                                                                                                                                                                                                                 |     8|
|166   |        myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U                    |myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_161                                                                                                                                                                                                         |     8|
|167   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__69  |     8|
|168   |      mac_muladd_22s_11ns_18ns_33_1_1_U101                                     |myproject_mac_muladd_22s_11ns_18ns_33_1_1_147                                                                                                                                                                                                                 |     8|
|169   |        myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U                    |myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_160                                                                                                                                                                                                         |     8|
|170   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__75  |     8|
|171   |      mac_muladd_22s_11ns_21s_33_1_1_U104                                      |myproject_mac_muladd_22s_11ns_21s_33_1_1_148                                                                                                                                                                                                                  |     8|
|172   |        myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U                     |myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_159                                                                                                                                                                                                          |     8|
|173   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__33  |     8|
|174   |      mac_muladd_22s_11ns_21s_33_1_1_U98                                       |myproject_mac_muladd_22s_11ns_21s_33_1_1_149                                                                                                                                                                                                                  |     8|
|175   |        myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U                     |myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_158                                                                                                                                                                                                          |     8|
|176   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__32  |     8|
|177   |      mul_14s_14s_28_1_1_U82                                                   |myproject_mul_14s_14s_28_1_1_150                                                                                                                                                                                                                              |    33|
|178   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__19                                                        |     8|
|179   |      mul_14s_14s_28_1_1_U83                                                   |myproject_mul_14s_14s_28_1_1_151                                                                                                                                                                                                                              |    33|
|180   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__16                                                        |     8|
|181   |      mul_14s_14s_28_1_1_U84                                                   |myproject_mul_14s_14s_28_1_1_152                                                                                                                                                                                                                              |    33|
|182   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__27                                                        |     8|
|183   |      mul_14s_14s_28_1_1_U85                                                   |myproject_mul_14s_14s_28_1_1_153                                                                                                                                                                                                                              |    33|
|184   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__5                                                         |     8|
|185   |      mul_14s_14s_28_1_1_U86                                                   |myproject_mul_14s_14s_28_1_1_154                                                                                                                                                                                                                              |    33|
|186   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__36                                                        |     8|
|187   |      mul_14s_14s_28_1_1_U87                                                   |myproject_mul_14s_14s_28_1_1_155                                                                                                                                                                                                                              |    33|
|188   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780/mul_14s_14s_28_1_1_U87/tmp_product_funnel__1                                                         |     8|
|189   |      mul_14s_14s_28_1_1_U88                                                   |myproject_mul_14s_14s_28_1_1_156                                                                                                                                                                                                                              |    33|
|190   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780/mul_14s_14s_28_1_1_U87/tmp_product_funnel__23                                                        |     8|
|191   |      mul_14s_14s_28_1_1_U89                                                   |myproject_mul_14s_14s_28_1_1_157                                                                                                                                                                                                                              |    33|
|192   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780/mul_14s_14s_28_1_1_U87/tmp_product_funnel__8                                                         |     8|
|193   |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_3                                                                                                                                                                                   |  2026|
|194   |      mul_ln102_reg_5315_reg                                                   |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__68                                                                    |     8|
|195   |      mul_ln102_2_reg_5320_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__4                                                                     |     8|
|196   |      mul_ln102_4_reg_5325_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__19                                                                    |     8|
|197   |      mul_ln102_6_reg_5330_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__77                                                                    |     8|
|198   |      mul_ln102_8_reg_5335_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__14                                                                    |     8|
|199   |      mul_ln102_10_reg_5340_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__17                                                                    |     8|
|200   |      mul_ln102_12_reg_5345_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__28                                                                    |     8|
|201   |      mul_ln102_14_reg_5350_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__50                                                                    |     8|
|202   |      invert_sqr_table_U                                                       |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_117                                                                                                                                                                |    22|
|203   |      mac_muladd_22s_10ns_20ns_32_1_1_U103                                     |myproject_mac_muladd_22s_10ns_20ns_32_1_1_118                                                                                                                                                                                                                 |     8|
|204   |        myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U                    |myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_141                                                                                                                                                                                                         |     8|
|205   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__55  |     8|
|206   |      mac_muladd_22s_10ns_20s_32_1_1_U100                                      |myproject_mac_muladd_22s_10ns_20s_32_1_1_119                                                                                                                                                                                                                  |     8|
|207   |        myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U                     |myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_140                                                                                                                                                                                                          |     8|
|208   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel      |     8|
|209   |      mac_muladd_22s_10ns_20s_32_1_1_U99                                       |myproject_mac_muladd_22s_10ns_20s_32_1_1_120                                                                                                                                                                                                                  |     8|
|210   |        myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U                     |myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_139                                                                                                                                                                                                          |     8|
|211   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__36  |     8|
|212   |      mac_muladd_22s_10ns_21s_32_1_1_U102                                      |myproject_mac_muladd_22s_10ns_21s_32_1_1_121                                                                                                                                                                                                                  |     8|
|213   |        myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U                     |myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_138                                                                                                                                                                                                          |     8|
|214   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__71  |     8|
|215   |      mac_muladd_22s_11ns_17ns_33_1_1_U105                                     |myproject_mac_muladd_22s_11ns_17ns_33_1_1_122                                                                                                                                                                                                                 |     8|
|216   |        myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U                    |myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_137                                                                                                                                                                                                         |     8|
|217   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__67  |     8|
|218   |      mac_muladd_22s_11ns_18ns_33_1_1_U101                                     |myproject_mac_muladd_22s_11ns_18ns_33_1_1_123                                                                                                                                                                                                                 |     8|
|219   |        myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U                    |myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_136                                                                                                                                                                                                         |     8|
|220   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__23  |     8|
|221   |      mac_muladd_22s_11ns_21s_33_1_1_U104                                      |myproject_mac_muladd_22s_11ns_21s_33_1_1_124                                                                                                                                                                                                                  |     8|
|222   |        myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U                     |myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_135                                                                                                                                                                                                          |     8|
|223   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__19  |     8|
|224   |      mac_muladd_22s_11ns_21s_33_1_1_U98                                       |myproject_mac_muladd_22s_11ns_21s_33_1_1_125                                                                                                                                                                                                                  |     8|
|225   |        myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U                     |myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_134                                                                                                                                                                                                          |     8|
|226   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__13  |     8|
|227   |      mul_14s_14s_28_1_1_U82                                                   |myproject_mul_14s_14s_28_1_1_126                                                                                                                                                                                                                              |    33|
|228   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__15                                                        |     8|
|229   |      mul_14s_14s_28_1_1_U83                                                   |myproject_mul_14s_14s_28_1_1_127                                                                                                                                                                                                                              |    33|
|230   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__26                                                        |     8|
|231   |      mul_14s_14s_28_1_1_U84                                                   |myproject_mul_14s_14s_28_1_1_128                                                                                                                                                                                                                              |    33|
|232   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__41                                                        |     8|
|233   |      mul_14s_14s_28_1_1_U85                                                   |myproject_mul_14s_14s_28_1_1_129                                                                                                                                                                                                                              |    33|
|234   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__37                                                        |     8|
|235   |      mul_14s_14s_28_1_1_U86                                                   |myproject_mul_14s_14s_28_1_1_130                                                                                                                                                                                                                              |    33|
|236   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__22                                                        |     8|
|237   |      mul_14s_14s_28_1_1_U87                                                   |myproject_mul_14s_14s_28_1_1_131                                                                                                                                                                                                                              |    33|
|238   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780/mul_14s_14s_28_1_1_U87/tmp_product_funnel__3                                                         |     8|
|239   |      mul_14s_14s_28_1_1_U88                                                   |myproject_mul_14s_14s_28_1_1_132                                                                                                                                                                                                                              |    33|
|240   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780/mul_14s_14s_28_1_1_U87/tmp_product_funnel__9                                                         |     8|
|241   |      mul_14s_14s_28_1_1_U89                                                   |myproject_mul_14s_14s_28_1_1_133                                                                                                                                                                                                                              |    33|
|242   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780/mul_14s_14s_28_1_1_U87/tmp_product_funnel__6                                                         |     8|
|243   |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_758 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_4                                                                                                                                                                                   |  2025|
|244   |      mul_ln102_reg_5315_reg                                                   |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__55                                                                    |     8|
|245   |      mul_ln102_2_reg_5320_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__39                                                                    |     8|
|246   |      mul_ln102_4_reg_5325_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__54                                                                    |     8|
|247   |      mul_ln102_6_reg_5330_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__23                                                                    |     8|
|248   |      mul_ln102_8_reg_5335_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__78                                                                    |     8|
|249   |      mul_ln102_10_reg_5340_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__16                                                                    |     8|
|250   |      mul_ln102_12_reg_5345_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__75                                                                    |     8|
|251   |      mul_ln102_14_reg_5350_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__69                                                                    |     8|
|252   |      mac_muladd_22s_10ns_20ns_32_1_1_U103                                     |myproject_mac_muladd_22s_10ns_20ns_32_1_1_93                                                                                                                                                                                                                  |     8|
|253   |        myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U                    |myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_116                                                                                                                                                                                                         |     8|
|254   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__52  |     8|
|255   |      mac_muladd_22s_10ns_20s_32_1_1_U100                                      |myproject_mac_muladd_22s_10ns_20s_32_1_1_94                                                                                                                                                                                                                   |     8|
|256   |        myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U                     |myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_115                                                                                                                                                                                                          |     8|
|257   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__51  |     8|
|258   |      mac_muladd_22s_10ns_20s_32_1_1_U99                                       |myproject_mac_muladd_22s_10ns_20s_32_1_1_95                                                                                                                                                                                                                   |     8|
|259   |        myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U                     |myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_114                                                                                                                                                                                                          |     8|
|260   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__66  |     8|
|261   |      mac_muladd_22s_10ns_21s_32_1_1_U102                                      |myproject_mac_muladd_22s_10ns_21s_32_1_1_96                                                                                                                                                                                                                   |     8|
|262   |        myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U                     |myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_113                                                                                                                                                                                                          |     8|
|263   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__68  |     8|
|264   |      mac_muladd_22s_11ns_17ns_33_1_1_U105                                     |myproject_mac_muladd_22s_11ns_17ns_33_1_1_97                                                                                                                                                                                                                  |     8|
|265   |        myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U                    |myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_112                                                                                                                                                                                                         |     8|
|266   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__2   |     8|
|267   |      mac_muladd_22s_11ns_18ns_33_1_1_U101                                     |myproject_mac_muladd_22s_11ns_18ns_33_1_1_98                                                                                                                                                                                                                  |     8|
|268   |        myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U                    |myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_111                                                                                                                                                                                                         |     8|
|269   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__56  |     8|
|270   |      mac_muladd_22s_11ns_21s_33_1_1_U104                                      |myproject_mac_muladd_22s_11ns_21s_33_1_1_99                                                                                                                                                                                                                   |     8|
|271   |        myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U                     |myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_110                                                                                                                                                                                                          |     8|
|272   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__76  |     8|
|273   |      mac_muladd_22s_11ns_21s_33_1_1_U98                                       |myproject_mac_muladd_22s_11ns_21s_33_1_1_100                                                                                                                                                                                                                  |     8|
|274   |        myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U                     |myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_109                                                                                                                                                                                                          |     8|
|275   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__59  |     8|
|276   |      mul_14s_14s_28_1_1_U82                                                   |myproject_mul_14s_14s_28_1_1_101                                                                                                                                                                                                                              |    33|
|277   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__3                                                         |     8|
|278   |      mul_14s_14s_28_1_1_U83                                                   |myproject_mul_14s_14s_28_1_1_102                                                                                                                                                                                                                              |    33|
|279   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__13                                                        |     8|
|280   |      mul_14s_14s_28_1_1_U84                                                   |myproject_mul_14s_14s_28_1_1_103                                                                                                                                                                                                                              |    33|
|281   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__25                                                        |     8|
|282   |      mul_14s_14s_28_1_1_U85                                                   |myproject_mul_14s_14s_28_1_1_104                                                                                                                                                                                                                              |    33|
|283   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__18                                                        |     8|
|284   |      mul_14s_14s_28_1_1_U86                                                   |myproject_mul_14s_14s_28_1_1_105                                                                                                                                                                                                                              |    33|
|285   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__32                                                        |     8|
|286   |      mul_14s_14s_28_1_1_U87                                                   |myproject_mul_14s_14s_28_1_1_106                                                                                                                                                                                                                              |    33|
|287   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780/mul_14s_14s_28_1_1_U87/tmp_product_funnel__16                                                        |     8|
|288   |      mul_14s_14s_28_1_1_U88                                                   |myproject_mul_14s_14s_28_1_1_107                                                                                                                                                                                                                              |    33|
|289   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780/mul_14s_14s_28_1_1_U87/tmp_product_funnel__22                                                        |     8|
|290   |      mul_14s_14s_28_1_1_U89                                                   |myproject_mul_14s_14s_28_1_1_108                                                                                                                                                                                                                              |    33|
|291   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780/mul_14s_14s_28_1_1_U87/tmp_product_funnel__2                                                         |     8|
|292   |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_5                                                                                                                                                                                   |  2027|
|293   |      mul_ln102_reg_5315_reg                                                   |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__6                                                                     |     8|
|294   |      mul_ln102_2_reg_5320_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__31                                                                    |     8|
|295   |      mul_ln102_4_reg_5325_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__37                                                                    |     8|
|296   |      mul_ln102_6_reg_5330_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__13                                                                    |     8|
|297   |      mul_ln102_8_reg_5335_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__27                                                                    |     8|
|298   |      mul_ln102_10_reg_5340_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__48                                                                    |     8|
|299   |      mul_ln102_12_reg_5345_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__12                                                                    |     8|
|300   |      mul_ln102_14_reg_5350_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__15                                                                    |     8|
|301   |      invert_sqr_table_U                                                       |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb_68                                                                                                                                                                 |    22|
|302   |      mac_muladd_22s_10ns_20ns_32_1_1_U103                                     |myproject_mac_muladd_22s_10ns_20ns_32_1_1_69                                                                                                                                                                                                                  |     8|
|303   |        myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U                    |myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_92                                                                                                                                                                                                          |     8|
|304   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__78  |     8|
|305   |      mac_muladd_22s_10ns_20s_32_1_1_U100                                      |myproject_mac_muladd_22s_10ns_20s_32_1_1_70                                                                                                                                                                                                                   |     8|
|306   |        myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U                     |myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_91                                                                                                                                                                                                           |     8|
|307   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__64  |     8|
|308   |      mac_muladd_22s_10ns_20s_32_1_1_U99                                       |myproject_mac_muladd_22s_10ns_20s_32_1_1_71                                                                                                                                                                                                                   |     8|
|309   |        myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U                     |myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_90                                                                                                                                                                                                           |     8|
|310   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__60  |     8|
|311   |      mac_muladd_22s_10ns_21s_32_1_1_U102                                      |myproject_mac_muladd_22s_10ns_21s_32_1_1_72                                                                                                                                                                                                                   |     8|
|312   |        myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U                     |myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_89                                                                                                                                                                                                           |     8|
|313   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__61  |     8|
|314   |      mac_muladd_22s_11ns_17ns_33_1_1_U105                                     |myproject_mac_muladd_22s_11ns_17ns_33_1_1_73                                                                                                                                                                                                                  |     8|
|315   |        myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U                    |myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_88                                                                                                                                                                                                          |     8|
|316   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__28  |     8|
|317   |      mac_muladd_22s_11ns_18ns_33_1_1_U101                                     |myproject_mac_muladd_22s_11ns_18ns_33_1_1_74                                                                                                                                                                                                                  |     8|
|318   |        myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U                    |myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_87                                                                                                                                                                                                          |     8|
|319   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__44  |     8|
|320   |      mac_muladd_22s_11ns_21s_33_1_1_U104                                      |myproject_mac_muladd_22s_11ns_21s_33_1_1_75                                                                                                                                                                                                                   |     8|
|321   |        myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U                     |myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_86                                                                                                                                                                                                           |     8|
|322   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__18  |     8|
|323   |      mac_muladd_22s_11ns_21s_33_1_1_U98                                       |myproject_mac_muladd_22s_11ns_21s_33_1_1_76                                                                                                                                                                                                                   |     8|
|324   |        myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U                     |myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_85                                                                                                                                                                                                           |     8|
|325   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__47  |     8|
|326   |      mul_14s_14s_28_1_1_U82                                                   |myproject_mul_14s_14s_28_1_1_77                                                                                                                                                                                                                               |    33|
|327   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__2                                                         |     8|
|328   |      mul_14s_14s_28_1_1_U83                                                   |myproject_mul_14s_14s_28_1_1_78                                                                                                                                                                                                                               |    33|
|329   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__12                                                        |     8|
|330   |      mul_14s_14s_28_1_1_U84                                                   |myproject_mul_14s_14s_28_1_1_79                                                                                                                                                                                                                               |    33|
|331   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__24                                                        |     8|
|332   |      mul_14s_14s_28_1_1_U85                                                   |myproject_mul_14s_14s_28_1_1_80                                                                                                                                                                                                                               |    33|
|333   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__1                                                         |     8|
|334   |      mul_14s_14s_28_1_1_U86                                                   |myproject_mul_14s_14s_28_1_1_81                                                                                                                                                                                                                               |    33|
|335   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__43                                                        |     8|
|336   |      mul_14s_14s_28_1_1_U87                                                   |myproject_mul_14s_14s_28_1_1_82                                                                                                                                                                                                                               |    33|
|337   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780/mul_14s_14s_28_1_1_U87/tmp_product_funnel                                                            |     8|
|338   |      mul_14s_14s_28_1_1_U88                                                   |myproject_mul_14s_14s_28_1_1_83                                                                                                                                                                                                                               |    33|
|339   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780/mul_14s_14s_28_1_1_U87/tmp_product_funnel__7                                                         |     8|
|340   |      mul_14s_14s_28_1_1_U89                                                   |myproject_mul_14s_14s_28_1_1_84                                                                                                                                                                                                                               |    33|
|341   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780/mul_14s_14s_28_1_1_U87/tmp_product_funnel__12                                                        |     8|
|342   |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_802 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_6                                                                                                                                                                                   |  2025|
|343   |      mul_ln102_reg_5315_reg                                                   |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__62                                                                    |     8|
|344   |      mul_ln102_2_reg_5320_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__40                                                                    |     8|
|345   |      mul_ln102_4_reg_5325_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__26                                                                    |     8|
|346   |      mul_ln102_6_reg_5330_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__47                                                                    |     8|
|347   |      mul_ln102_8_reg_5335_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__34                                                                    |     8|
|348   |      mul_ln102_10_reg_5340_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__10                                                                    |     8|
|349   |      mul_ln102_12_reg_5345_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__67                                                                    |     8|
|350   |      mul_ln102_14_reg_5350_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__11                                                                    |     8|
|351   |      mac_muladd_22s_10ns_20ns_32_1_1_U103                                     |myproject_mac_muladd_22s_10ns_20ns_32_1_1_44                                                                                                                                                                                                                  |     8|
|352   |        myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U                    |myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_67                                                                                                                                                                                                          |     8|
|353   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__42  |     8|
|354   |      mac_muladd_22s_10ns_20s_32_1_1_U100                                      |myproject_mac_muladd_22s_10ns_20s_32_1_1_45                                                                                                                                                                                                                   |     8|
|355   |        myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U                     |myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_66                                                                                                                                                                                                           |     8|
|356   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__37  |     8|
|357   |      mac_muladd_22s_10ns_20s_32_1_1_U99                                       |myproject_mac_muladd_22s_10ns_20s_32_1_1_46                                                                                                                                                                                                                   |     8|
|358   |        myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U                     |myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_65                                                                                                                                                                                                           |     8|
|359   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__70  |     8|
|360   |      mac_muladd_22s_10ns_21s_32_1_1_U102                                      |myproject_mac_muladd_22s_10ns_21s_32_1_1_47                                                                                                                                                                                                                   |     8|
|361   |        myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U                     |myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_64                                                                                                                                                                                                           |     8|
|362   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__22  |     8|
|363   |      mac_muladd_22s_11ns_17ns_33_1_1_U105                                     |myproject_mac_muladd_22s_11ns_17ns_33_1_1_48                                                                                                                                                                                                                  |     8|
|364   |        myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U                    |myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_63                                                                                                                                                                                                          |     8|
|365   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__27  |     8|
|366   |      mac_muladd_22s_11ns_18ns_33_1_1_U101                                     |myproject_mac_muladd_22s_11ns_18ns_33_1_1_49                                                                                                                                                                                                                  |     8|
|367   |        myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U                    |myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_62                                                                                                                                                                                                          |     8|
|368   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__77  |     8|
|369   |      mac_muladd_22s_11ns_21s_33_1_1_U104                                      |myproject_mac_muladd_22s_11ns_21s_33_1_1_50                                                                                                                                                                                                                   |     8|
|370   |        myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U                     |myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_61                                                                                                                                                                                                           |     8|
|371   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__74  |     8|
|372   |      mac_muladd_22s_11ns_21s_33_1_1_U98                                       |myproject_mac_muladd_22s_11ns_21s_33_1_1_51                                                                                                                                                                                                                   |     8|
|373   |        myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U                     |myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_60                                                                                                                                                                                                           |     8|
|374   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__57  |     8|
|375   |      mul_14s_14s_28_1_1_U82                                                   |myproject_mul_14s_14s_28_1_1_52                                                                                                                                                                                                                               |    33|
|376   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__35                                                        |     8|
|377   |      mul_14s_14s_28_1_1_U83                                                   |myproject_mul_14s_14s_28_1_1_53                                                                                                                                                                                                                               |    33|
|378   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__23                                                        |     8|
|379   |      mul_14s_14s_28_1_1_U84                                                   |myproject_mul_14s_14s_28_1_1_54                                                                                                                                                                                                                               |    33|
|380   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__39                                                        |     8|
|381   |      mul_14s_14s_28_1_1_U85                                                   |myproject_mul_14s_14s_28_1_1_55                                                                                                                                                                                                                               |    33|
|382   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__34                                                        |     8|
|383   |      mul_14s_14s_28_1_1_U86                                                   |myproject_mul_14s_14s_28_1_1_56                                                                                                                                                                                                                               |    33|
|384   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__4                                                         |     8|
|385   |      mul_14s_14s_28_1_1_U87                                                   |myproject_mul_14s_14s_28_1_1_57                                                                                                                                                                                                                               |    33|
|386   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780/mul_14s_14s_28_1_1_U87/tmp_product_funnel__18                                                        |     8|
|387   |      mul_14s_14s_28_1_1_U88                                                   |myproject_mul_14s_14s_28_1_1_58                                                                                                                                                                                                                               |    33|
|388   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780/mul_14s_14s_28_1_1_U87/tmp_product_funnel__25                                                        |     8|
|389   |      mul_14s_14s_28_1_1_U89                                                   |myproject_mul_14s_14s_28_1_1_59                                                                                                                                                                                                                               |    33|
|390   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780/mul_14s_14s_28_1_1_U87/tmp_product_funnel__4                                                         |     8|
|391   |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_824 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_7                                                                                                                                                                                   |  2027|
|392   |      mul_ln102_reg_5315_reg                                                   |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__42                                                                    |     8|
|393   |      mul_ln102_2_reg_5320_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__9                                                                     |     8|
|394   |      mul_ln102_4_reg_5325_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__60                                                                    |     8|
|395   |      mul_ln102_6_reg_5330_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__36                                                                    |     8|
|396   |      mul_ln102_8_reg_5335_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__49                                                                    |     8|
|397   |      mul_ln102_10_reg_5340_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__65                                                                    |     8|
|398   |      mul_ln102_12_reg_5345_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__71                                                                    |     8|
|399   |      mul_ln102_14_reg_5350_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__72                                                                    |     8|
|400   |      invert_sqr_table_U                                                       |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb                                                                                                                                                                    |    23|
|401   |      mac_muladd_22s_10ns_20ns_32_1_1_U103                                     |myproject_mac_muladd_22s_10ns_20ns_32_1_1_20                                                                                                                                                                                                                  |     8|
|402   |        myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U                    |myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_43                                                                                                                                                                                                          |     8|
|403   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__58  |     8|
|404   |      mac_muladd_22s_10ns_20s_32_1_1_U100                                      |myproject_mac_muladd_22s_10ns_20s_32_1_1_21                                                                                                                                                                                                                   |     8|
|405   |        myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U                     |myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_42                                                                                                                                                                                                           |     8|
|406   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__46  |     8|
|407   |      mac_muladd_22s_10ns_20s_32_1_1_U99                                       |myproject_mac_muladd_22s_10ns_20s_32_1_1_22                                                                                                                                                                                                                   |     8|
|408   |        myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U                     |myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_41                                                                                                                                                                                                           |     8|
|409   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__41  |     8|
|410   |      mac_muladd_22s_10ns_21s_32_1_1_U102                                      |myproject_mac_muladd_22s_10ns_21s_32_1_1_23                                                                                                                                                                                                                   |     8|
|411   |        myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U                     |myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_40                                                                                                                                                                                                           |     8|
|412   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__10  |     8|
|413   |      mac_muladd_22s_11ns_17ns_33_1_1_U105                                     |myproject_mac_muladd_22s_11ns_17ns_33_1_1_24                                                                                                                                                                                                                  |     8|
|414   |        myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U                    |myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_39                                                                                                                                                                                                          |     8|
|415   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__6   |     8|
|416   |      mac_muladd_22s_11ns_18ns_33_1_1_U101                                     |myproject_mac_muladd_22s_11ns_18ns_33_1_1_25                                                                                                                                                                                                                  |     8|
|417   |        myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U                    |myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_38                                                                                                                                                                                                          |     8|
|418   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__29  |     8|
|419   |      mac_muladd_22s_11ns_21s_33_1_1_U104                                      |myproject_mac_muladd_22s_11ns_21s_33_1_1_26                                                                                                                                                                                                                   |     8|
|420   |        myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U                     |myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_37                                                                                                                                                                                                           |     8|
|421   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__73  |     8|
|422   |      mac_muladd_22s_11ns_21s_33_1_1_U98                                       |myproject_mac_muladd_22s_11ns_21s_33_1_1_27                                                                                                                                                                                                                   |     8|
|423   |        myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U                     |myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_36                                                                                                                                                                                                           |     8|
|424   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__34  |     8|
|425   |      mul_14s_14s_28_1_1_U82                                                   |myproject_mul_14s_14s_28_1_1_28                                                                                                                                                                                                                               |    33|
|426   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__7                                                         |     8|
|427   |      mul_14s_14s_28_1_1_U83                                                   |myproject_mul_14s_14s_28_1_1_29                                                                                                                                                                                                                               |    33|
|428   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__29                                                        |     8|
|429   |      mul_14s_14s_28_1_1_U84                                                   |myproject_mul_14s_14s_28_1_1_30                                                                                                                                                                                                                               |    33|
|430   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__44                                                        |     8|
|431   |      mul_14s_14s_28_1_1_U85                                                   |myproject_mul_14s_14s_28_1_1_31                                                                                                                                                                                                                               |    33|
|432   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__6                                                         |     8|
|433   |      mul_14s_14s_28_1_1_U86                                                   |myproject_mul_14s_14s_28_1_1_32                                                                                                                                                                                                                               |    33|
|434   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__14                                                        |     8|
|435   |      mul_14s_14s_28_1_1_U87                                                   |myproject_mul_14s_14s_28_1_1_33                                                                                                                                                                                                                               |    33|
|436   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780/mul_14s_14s_28_1_1_U87/tmp_product_funnel__11                                                        |     8|
|437   |      mul_14s_14s_28_1_1_U88                                                   |myproject_mul_14s_14s_28_1_1_34                                                                                                                                                                                                                               |    33|
|438   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780/mul_14s_14s_28_1_1_U87/tmp_product_funnel__20                                                        |     8|
|439   |      mul_14s_14s_28_1_1_U89                                                   |myproject_mul_14s_14s_28_1_1_35                                                                                                                                                                                                                               |    33|
|440   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780/mul_14s_14s_28_1_1_U87/tmp_product_funnel__15                                                        |     8|
|441   |    grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_846 |myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_8                                                                                                                                                                                   |  2028|
|442   |      mul_ln102_reg_5315_reg                                                   |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__29                                                                    |     8|
|443   |      mul_ln102_2_reg_5320_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__2                                                                     |     8|
|444   |      mul_ln102_4_reg_5325_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__25                                                                    |     8|
|445   |      mul_ln102_6_reg_5330_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__51                                                                    |     8|
|446   |      mul_ln102_8_reg_5335_reg                                                 |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__1                                                                     |     8|
|447   |      mul_ln102_10_reg_5340_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__73                                                                    |     8|
|448   |      mul_ln102_12_reg_5345_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__45                                                                    |     8|
|449   |      mul_ln102_14_reg_5350_reg                                                |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_714/mul_ln102_reg_5315_reg_funnel__61                                                                    |     8|
|450   |      mac_muladd_22s_10ns_20ns_32_1_1_U103                                     |myproject_mac_muladd_22s_10ns_20ns_32_1_1                                                                                                                                                                                                                     |     8|
|451   |        myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4_U                    |myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4                                                                                                                                                                                                             |     8|
|452   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__72  |     8|
|453   |      mac_muladd_22s_10ns_20s_32_1_1_U100                                      |myproject_mac_muladd_22s_10ns_20s_32_1_1                                                                                                                                                                                                                      |     8|
|454   |        myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U                     |myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_19                                                                                                                                                                                                           |     8|
|455   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__48  |     8|
|456   |      mac_muladd_22s_10ns_20s_32_1_1_U99                                       |myproject_mac_muladd_22s_10ns_20s_32_1_1_9                                                                                                                                                                                                                    |     8|
|457   |        myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U                     |myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1                                                                                                                                                                                                              |     8|
|458   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__20  |     8|
|459   |      mac_muladd_22s_10ns_21s_32_1_1_U102                                      |myproject_mac_muladd_22s_10ns_21s_32_1_1                                                                                                                                                                                                                      |     8|
|460   |        myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3_U                     |myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3                                                                                                                                                                                                              |     8|
|461   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__8   |     8|
|462   |      mac_muladd_22s_11ns_17ns_33_1_1_U105                                     |myproject_mac_muladd_22s_11ns_17ns_33_1_1                                                                                                                                                                                                                     |     8|
|463   |        myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5_U                    |myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5                                                                                                                                                                                                             |     8|
|464   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__65  |     8|
|465   |      mac_muladd_22s_11ns_18ns_33_1_1_U101                                     |myproject_mac_muladd_22s_11ns_18ns_33_1_1                                                                                                                                                                                                                     |     8|
|466   |        myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2_U                    |myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2                                                                                                                                                                                                             |     8|
|467   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__53  |     8|
|468   |      mac_muladd_22s_11ns_21s_33_1_1_U104                                      |myproject_mac_muladd_22s_11ns_21s_33_1_1                                                                                                                                                                                                                      |     8|
|469   |        myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U                     |myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_18                                                                                                                                                                                                           |     8|
|470   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__24  |     8|
|471   |      mac_muladd_22s_11ns_21s_33_1_1_U98                                       |myproject_mac_muladd_22s_11ns_21s_33_1_1_10                                                                                                                                                                                                                   |     8|
|472   |        myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0_U                     |myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0                                                                                                                                                                                                              |     8|
|473   |          p                                                                    |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/mac_muladd_22s_10ns_20s_32_1_1_U100/myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1_U/p_funnel__5   |     8|
|474   |      mul_14s_14s_28_1_1_U82                                                   |myproject_mul_14s_14s_28_1_1                                                                                                                                                                                                                                  |    33|
|475   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__17                                                        |     8|
|476   |      mul_14s_14s_28_1_1_U83                                                   |myproject_mul_14s_14s_28_1_1_11                                                                                                                                                                                                                               |    33|
|477   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__30                                                        |     8|
|478   |      mul_14s_14s_28_1_1_U84                                                   |myproject_mul_14s_14s_28_1_1_12                                                                                                                                                                                                                               |    33|
|479   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__9                                                         |     8|
|480   |      mul_14s_14s_28_1_1_U85                                                   |myproject_mul_14s_14s_28_1_1_13                                                                                                                                                                                                                               |    33|
|481   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__33                                                        |     8|
|482   |      mul_14s_14s_28_1_1_U86                                                   |myproject_mul_14s_14s_28_1_1_14                                                                                                                                                                                                                               |    33|
|483   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/mul_14s_14s_28_1_1_U82/tmp_product_funnel__40                                                        |     8|
|484   |      mul_14s_14s_28_1_1_U87                                                   |myproject_mul_14s_14s_28_1_1_15                                                                                                                                                                                                                               |    33|
|485   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780/mul_14s_14s_28_1_1_U87/tmp_product_funnel__10                                                        |     8|
|486   |      mul_14s_14s_28_1_1_U88                                                   |myproject_mul_14s_14s_28_1_1_16                                                                                                                                                                                                                               |    33|
|487   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780/mul_14s_14s_28_1_1_U87/tmp_product_funnel__14                                                        |     8|
|488   |      mul_14s_14s_28_1_1_U89                                                   |myproject_mul_14s_14s_28_1_1_17                                                                                                                                                                                                                               |    34|
|489   |        tmp_product                                                            |\grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780/mul_14s_14s_28_1_1_U87/tmp_product_funnel__19                                                        |     8|
+------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 3333.535 ; gain = 1777.512 ; free physical = 17115 ; free virtual = 120373
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 3333.535 ; gain = 1777.512 ; free physical = 17115 ; free virtual = 120373
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 3333.543 ; gain = 1777.512 ; free physical = 17115 ; free virtual = 120373
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3333.543 ; gain = 0.000 ; free physical = 17390 ; free virtual = 120650
INFO: [Netlist 29-17] Analyzing 2105 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_648/invert_sqr_table_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_692/invert_sqr_table_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_736/invert_sqr_table_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_780/invert_sqr_table_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_848/grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_824/invert_sqr_table_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3410.375 ; gain = 0.000 ; free physical = 17357 ; free virtual = 120638
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1525 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 240 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1284 instances

Synth Design complete | Checksum: a675d1cf
INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:51 . Memory (MB): peak = 3410.410 ; gain = 1868.348 ; free physical = 17356 ; free virtual = 120637
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2611.873; main = 2457.402; forked = 426.878
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4933.879; main = 3410.379; forked = 1600.340
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcvu13p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu13p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3474.406 ; gain = 63.996 ; free physical = 17356 ; free virtual = 120637

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1905f6685

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 3601.797 ; gain = 127.391 ; free physical = 17234 ; free virtual = 120535

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1905f6685

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3805.797 ; gain = 0.000 ; free physical = 17019 ; free virtual = 120320

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1905f6685

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3805.797 ; gain = 0.000 ; free physical = 17019 ; free virtual = 120320
Phase 1 Initialization | Checksum: 1905f6685

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3805.797 ; gain = 0.000 ; free physical = 17019 ; free virtual = 120320

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1905f6685

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3805.797 ; gain = 0.000 ; free physical = 17021 ; free virtual = 120322

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1905f6685

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3805.797 ; gain = 0.000 ; free physical = 17021 ; free virtual = 120322
Phase 2 Timer Update And Timing Data Collection | Checksum: 1905f6685

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3805.797 ; gain = 0.000 ; free physical = 17021 ; free virtual = 120322

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 5 inverters resulting in an inversion of 550 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 14243d484

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3805.797 ; gain = 0.000 ; free physical = 17021 ; free virtual = 120322
Retarget | Checksum: 14243d484
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 130 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 14243d484

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3805.797 ; gain = 0.000 ; free physical = 17021 ; free virtual = 120322
Constant propagation | Checksum: 14243d484
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 12456dbc4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3805.797 ; gain = 0.000 ; free physical = 17021 ; free virtual = 120322
Sweep | Checksum: 12456dbc4
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 12456dbc4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3805.797 ; gain = 0.000 ; free physical = 17021 ; free virtual = 120322
Shift Register Optimization | Checksum: 12456dbc4
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 12456dbc4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3805.797 ; gain = 0.000 ; free physical = 17021 ; free virtual = 120322
Post Processing Netlist | Checksum: 12456dbc4
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 8 Finalization

Phase 8.1 Finalizing Design Cores and Updating Shapes
Phase 8.1 Finalizing Design Cores and Updating Shapes | Checksum: 133a8da8d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3805.797 ; gain = 0.000 ; free physical = 17019 ; free virtual = 120320

Phase 8.2 Verifying Netlist Connectivity
Phase 8.2 Verifying Netlist Connectivity | Checksum: 133a8da8d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3805.797 ; gain = 0.000 ; free physical = 17019 ; free virtual = 120320
Phase 8 Finalization | Checksum: 133a8da8d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3805.797 ; gain = 0.000 ; free physical = 17019 ; free virtual = 120320
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             130  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 133a8da8d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3805.797 ; gain = 0.000 ; free physical = 17019 ; free virtual = 120320
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3805.797 ; gain = 0.000 ; free physical = 17019 ; free virtual = 120320

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
CRITICAL WARNING: [Power 33-333] The Vccint supply current exceeds the maximum limit of the selected package.  See the PCB design user guide for limit values.


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 133a8da8d

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4360.492 ; gain = 0.000 ; free physical = 16644 ; free virtual = 119988
Ending Power Optimization Task | Checksum: 133a8da8d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 4360.492 ; gain = 554.695 ; free physical = 16645 ; free virtual = 119989

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 133a8da8d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4360.492 ; gain = 0.000 ; free physical = 16645 ; free virtual = 119989

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4360.492 ; gain = 0.000 ; free physical = 16645 ; free virtual = 119989
Ending Netlist Obfuscation Task | Checksum: 133a8da8d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4360.492 ; gain = 0.000 ; free physical = 16645 ; free virtual = 119989
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:13 ; elapsed = 00:00:33 . Memory (MB): peak = 4360.492 ; gain = 950.082 ; free physical = 16645 ; free virtual = 119989
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Tue Mar 11 17:55:48 2025...
