#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    about: True # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: True # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: Sunghoon Kim
    tagline: Master Student of CAD & SoC Design Lab 
    avatar: shkim-profile.png  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: sh.kim@postech.ac.kr 
    website: https://kim-sunghoon.github.io/online-cv/ #do not add http://
    linkedin: 
    github: github.com/kim-sunghoon
 
    languages:
      - idiom: Korean 
        level: Native

      - idiom: English 
        level: Professional

    interests:
      - item: Deep Learning Hardware Design / FPGA / ASIC
        link:
        
      - item: Design Automation / High Level Synthesis  
        link:    

      - item: Machine Learning / Computer Vision / Automatic Speech Recognition 
        link:




career-profile:
    title: Career Profile
    summary: |
      I'm a graduate student of POSTECH in CAD & SoC Design Lab. My current research interests include energy-efficient deep learning computing, 
      at the intersection between machine learning and low power VLSI design.   


education:
    - degree: MSc in Electrical Engineering
      university: Pohang University of Science and Technology, Pohang, Republic of Korea 
      time: Sep. 2018 - (Ongoing) 
      details: | 
          - Advisor: Prof. Seokhyeong Kang (POSTECH)

    - degree: BSc in Material Science Engineering - Advanced Material Science(1st), Electrical Engineering (2nd)
      university: Ulsan National Institute of Science and Technology, Ulsan, Republic of Korea 
      time: Mar. 2012 - Feb. 2018
      details: |
          - Graduated with highest honors:  GPA (4.17/4.3), 2018 

experiences:
    - role: Graduate Student 
      time: Sep.2018 - Present
      company: CAD & SoC Design Lab in POSTECH, Prof. Seokhyeong Kang
      details: |


    - role: Undergraduate Student Researcher 
      time: Mar.2017 - Dec. 2017
      company: Nano Spin Transport Lab in UNIST, Prof. Jung-Woo Yoo  
      details: |




projects:
    title: Projects


    assignments:
      - title: Autonomous Accuracy Scaling for Ultra-low-power Intelligent Mobile Systems 
        tagline: "Samsung Science & Technology Foundation, POSTECH, et al."
        date: "Aug. 2017- Jul. 2020"

      - title: Deep learning and Development of Voice Interactive Smart Home Control System based on Internet of Home Things (IoHT)
        tagline: "POSCO Future IT Convergence Research Institute, POSTECH, et al."
        date: "Dec. 2017 - Dec. 2020" 
        
      - title: Camera-based Real-time Artificial Intelligence System for Detecting Driving Environment Recognizing Objects on Road Simultaneously  
        tagline: "National Ressearch Foundation, KETI,  POSTECH, DGIST et al."
        date: "Sep. 2017 - Feb. 2019"



publications:
    title: Publications


    papers:

      - title: "Analysis and Solution of CNN Accuracy Reduction over Channel Loop Tiling"
        authors: Yesung Kang, Yoonho Park, *Sunghoon Kim* and Seokhyeong Kang
        conference: "The Institute of Semiconductor Engineers Conference (ISEC), 2018"

    patents: 
       - title: "NEURAL NETWORK ACCELERATOR AND OPERATING METHOD THEREOF"
         authors: Seokhyeong Kang, Yesung Kang, Yoonho Park and *Sunghoon Kim*
         conference: "South Korea 10-2019-0034583, Mar 26, 2019 (application)"
skills:
    title: Skills &amp; Proficiency

    toolset:
      - name: Python & Pytorch 
        level: 98%

      - name: Verilog 
        level: 98%
        
      - name: Cadence: NC Verilog & Simvision  
        level: 98%
        
      - name: Synopsys: Design Compiler   
        level: 98%        
        
      - name: Xilinx: Vivado 
        level: 98%

      - name: Xilinx: High Level Synthesis 
        level: 95%

      - name: Xilinx: Petalinux 
        level: 85%


footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
