#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Mar  5 10:59:49 2018
# Process ID: 10256
# Current directory: U:/CS2022/Assignment1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8756 U:\CS2022\Assignment1\Assignment1.xpr
# Log file: U:/CS2022/Assignment1/vivado.log
# Journal file: U:/CS2022/Assignment1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project U:/CS2022/Assignment1/Assignment1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property target_language VHDL [current_project]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd:]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s100fgga484-1
Top: reg_file
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1041.348 ; gain = 107.578
---------------------------------------------------------------------------------
