
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v' to AST representation.
Generating RTLIL representation for module `\softmax'.
Generating RTLIL representation for module `\mode1_max_tree'.
Generating RTLIL representation for module `\mode2_sub'.
Generating RTLIL representation for module `\mode3_exp'.
Generating RTLIL representation for module `\mode4_adder_tree'.
Generating RTLIL representation for module `\mode5_ln'.
Generating RTLIL representation for module `\mode6_sub'.
Generating RTLIL representation for module `\mode7_exp'.
Generating RTLIL representation for module `\FPAddSub'.
Generating RTLIL representation for module `\comparator'.
Generating RTLIL representation for module `\reverseFp16'.
Generating RTLIL representation for module `\fNToRecFN'.
Generating RTLIL representation for module `\compareRecFN_Fp16'.
Generating RTLIL representation for module `\recFNToRawFN'.
Generating RTLIL representation for module `\isSigNaNRecFN'.
Generating RTLIL representation for module `\countLeadingZerosfp16'.
Generating RTLIL representation for module `\logunit'.
Generating RTLIL representation for module `\LUT1'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1837.5-1872.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LUT2'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1879.5-1946.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\expunit'.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1999: Warning: Identifier `\rst' is implicitly declared.
Generating RTLIL representation for module `\fptofixed_para'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2028.1-2045.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LUT'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2063.5-2130.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FPMult'.
Generating RTLIL representation for module `\FPMult_16'.
Generating RTLIL representation for module `\FPMult_PrepModule'.
Generating RTLIL representation for module `\FPMult_ExecuteModule'.
Generating RTLIL representation for module `\FPMult_NormalizeModule'.
Generating RTLIL representation for module `\FPMult_RoundModule'.
Generating RTLIL representation for module `\FPAddSub_16'.
Generating RTLIL representation for module `\FPAddSub_PrealignModule'.
Generating RTLIL representation for module `\FPAddSub_AlignModule'.
Generating RTLIL representation for module `\FPAddSub_AlignShift1'.
Generating RTLIL representation for module `\FPAddSub_AlignShift2'.
Generating RTLIL representation for module `\FPAddSub_ExecutionModule'.
Generating RTLIL representation for module `\FPAddSub_NormalizeModule'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift1'.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range [-1:-1] select out of bounds on signal `\Lvl2': Setting 1 LSB bits to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215: Warning: Range select out of bounds on signal `\Lvl2': Setting result bit to undef.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift2'.
Generating RTLIL representation for module `\FPAddSub_RoundModule'.
Generating RTLIL representation for module `\FPAddSub_ExceptionModule'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: FPAddSub_ExceptionModule
root of   0 design levels: FPAddSub_RoundModule
root of   0 design levels: FPAddSub_NormalizeShift2
root of   0 design levels: FPAddSub_NormalizeShift1
root of   0 design levels: FPAddSub_NormalizeModule
root of   0 design levels: FPAddSub_ExecutionModule
root of   0 design levels: FPAddSub_AlignShift2
root of   0 design levels: FPAddSub_AlignShift1
root of   0 design levels: FPAddSub_AlignModule
root of   0 design levels: FPAddSub_PrealignModule
root of   1 design levels: FPAddSub_16         
root of   0 design levels: FPMult_RoundModule  
root of   0 design levels: FPMult_NormalizeModule
root of   0 design levels: FPMult_ExecuteModule
root of   0 design levels: FPMult_PrepModule   
root of   1 design levels: FPMult_16           
root of   2 design levels: FPMult              
root of   0 design levels: LUT                 
root of   0 design levels: fptofixed_para      
root of   3 design levels: expunit             
root of   0 design levels: LUT2                
root of   0 design levels: LUT1                
root of   3 design levels: logunit             
root of   1 design levels: countLeadingZerosfp16
root of   0 design levels: isSigNaNRecFN       
root of   0 design levels: recFNToRawFN        
root of   1 design levels: compareRecFN_Fp16   
root of   2 design levels: fNToRecFN           
root of   0 design levels: reverseFp16         
root of   3 design levels: comparator          
root of   2 design levels: FPAddSub            
root of   4 design levels: mode7_exp           
root of   3 design levels: mode6_sub           
root of   4 design levels: mode5_ln            
root of   3 design levels: mode4_adder_tree    
root of   4 design levels: mode3_exp           
root of   3 design levels: mode2_sub           
root of   4 design levels: mode1_max_tree      
root of   5 design levels: softmax             
Automatically selected softmax as design top module.

2.2. Analyzing design hierarchy..
Top module:  \softmax
Used module:     \mode7_exp
Used module:         \expunit
Used module:             \FPAddSub
Used module:                 \FPAddSub_16
Used module:                     \FPAddSub_ExceptionModule
Used module:                     \FPAddSub_RoundModule
Used module:                     \FPAddSub_NormalizeShift2
Used module:                     \FPAddSub_NormalizeShift1
Used module:                     \FPAddSub_NormalizeModule
Used module:                     \FPAddSub_ExecutionModule
Used module:                     \FPAddSub_AlignShift2
Used module:                     \FPAddSub_AlignShift1
Used module:                     \FPAddSub_AlignModule
Used module:                     \FPAddSub_PrealignModule
Used module:             \FPMult
Used module:                 \FPMult_16
Used module:                     \FPMult_RoundModule
Used module:                     \FPMult_NormalizeModule
Used module:                     \FPMult_ExecuteModule
Used module:                     \FPMult_PrepModule
Used module:             \LUT
Used module:             \fptofixed_para
Used module:     \mode6_sub
Used module:     \mode5_ln
Used module:         \logunit
Used module:             \LUT2
Used module:             \LUT1
Used module:     \mode4_adder_tree
Used module:     \mode3_exp
Used module:     \mode2_sub
Used module:     \mode1_max_tree
Used module:         \comparator
Used module:             \compareRecFN_Fp16
Used module:                 \isSigNaNRecFN
Used module:                 \recFNToRawFN
Used module:             \fNToRecFN
Used module:                 \countLeadingZerosfp16
Used module:                     \reverseFp16
Parameter 1 (\expWidth) = 5
Parameter 2 (\sigWidth) = 11

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\fNToRecFN'.
Parameter 1 (\expWidth) = 5
Parameter 2 (\sigWidth) = 11
Generating RTLIL representation for module `$paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\fNToRecFN'.
Parameter 1 (\expWidth) = 5
Parameter 2 (\sigWidth) = 11
Found cached RTLIL representation for module `$paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\fNToRecFN'.
Parameter 1 (\inWidth) = 2
Parameter 2 (\countWidth) = 4

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\countLeadingZerosfp16'.
Parameter 1 (\inWidth) = 2
Parameter 2 (\countWidth) = 4
Generating RTLIL representation for module `$paramod$9a454871f8f7227f8b3fac7a444c215dbee82edb\countLeadingZerosfp16'.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1758: Warning: Range select out of bounds on signal `\oneLeastReverseIn': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1762: Warning: Range select out of bounds on signal `\oneLeastReverseIn': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1766: Warning: Range select out of bounds on signal `\oneLeastReverseIn': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1770: Warning: Range select out of bounds on signal `\oneLeastReverseIn': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1774: Warning: Range select out of bounds on signal `\oneLeastReverseIn': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1778: Warning: Range select out of bounds on signal `\oneLeastReverseIn': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1782: Warning: Range select out of bounds on signal `\oneLeastReverseIn': Setting result bit to undef.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1786: Warning: Range select out of bounds on signal `\oneLeastReverseIn': Setting result bit to undef.
Parameter 1 (\expWidth) = 5
Parameter 2 (\sigWidth) = 11

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\isSigNaNRecFN'.
Parameter 1 (\expWidth) = 5
Parameter 2 (\sigWidth) = 11
Generating RTLIL representation for module `$paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\isSigNaNRecFN'.
Parameter 1 (\expWidth) = 5
Parameter 2 (\sigWidth) = 11

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\recFNToRawFN'.
Parameter 1 (\expWidth) = 5
Parameter 2 (\sigWidth) = 11
Generating RTLIL representation for module `$paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\recFNToRawFN'.
Parameter 1 (\expWidth) = 5
Parameter 2 (\sigWidth) = 11
Found cached RTLIL representation for module `$paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\isSigNaNRecFN'.
Parameter 1 (\expWidth) = 5
Parameter 2 (\sigWidth) = 11
Found cached RTLIL representation for module `$paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\recFNToRawFN'.

2.7. Analyzing design hierarchy..
Top module:  \softmax
Used module:     \mode7_exp
Used module:         \expunit
Used module:             \FPAddSub
Used module:                 \FPAddSub_16
Used module:                     \FPAddSub_ExceptionModule
Used module:                     \FPAddSub_RoundModule
Used module:                     \FPAddSub_NormalizeShift2
Used module:                     \FPAddSub_NormalizeShift1
Used module:                     \FPAddSub_NormalizeModule
Used module:                     \FPAddSub_ExecutionModule
Used module:                     \FPAddSub_AlignShift2
Used module:                     \FPAddSub_AlignShift1
Used module:                     \FPAddSub_AlignModule
Used module:                     \FPAddSub_PrealignModule
Used module:             \FPMult
Used module:                 \FPMult_16
Used module:                     \FPMult_RoundModule
Used module:                     \FPMult_NormalizeModule
Used module:                     \FPMult_ExecuteModule
Used module:                     \FPMult_PrepModule
Used module:             \LUT
Used module:             \fptofixed_para
Used module:     \mode6_sub
Used module:     \mode5_ln
Used module:         \logunit
Used module:             \LUT2
Used module:             \LUT1
Used module:     \mode4_adder_tree
Used module:     \mode3_exp
Used module:     \mode2_sub
Used module:     \mode1_max_tree
Used module:         \comparator
Used module:             \compareRecFN_Fp16
Used module:                 $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\isSigNaNRecFN
Used module:                 $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\recFNToRawFN
Used module:             $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\fNToRecFN
Used module:                 \countLeadingZerosfp16
Used module:                     \reverseFp16
Parameter 1 (\inWidth) = 10
Parameter 2 (\countWidth) = 4

2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\countLeadingZerosfp16'.
Parameter 1 (\inWidth) = 10
Parameter 2 (\countWidth) = 4
Generating RTLIL representation for module `$paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16'.

2.9. Analyzing design hierarchy..
Top module:  \softmax
Used module:     \mode7_exp
Used module:         \expunit
Used module:             \FPAddSub
Used module:                 \FPAddSub_16
Used module:                     \FPAddSub_ExceptionModule
Used module:                     \FPAddSub_RoundModule
Used module:                     \FPAddSub_NormalizeShift2
Used module:                     \FPAddSub_NormalizeShift1
Used module:                     \FPAddSub_NormalizeModule
Used module:                     \FPAddSub_ExecutionModule
Used module:                     \FPAddSub_AlignShift2
Used module:                     \FPAddSub_AlignShift1
Used module:                     \FPAddSub_AlignModule
Used module:                     \FPAddSub_PrealignModule
Used module:             \FPMult
Used module:                 \FPMult_16
Used module:                     \FPMult_RoundModule
Used module:                     \FPMult_NormalizeModule
Used module:                     \FPMult_ExecuteModule
Used module:                     \FPMult_PrepModule
Used module:             \LUT
Used module:             \fptofixed_para
Used module:     \mode6_sub
Used module:     \mode5_ln
Used module:         \logunit
Used module:             \LUT2
Used module:             \LUT1
Used module:     \mode4_adder_tree
Used module:     \mode3_exp
Used module:     \mode2_sub
Used module:     \mode1_max_tree
Used module:         \comparator
Used module:             \compareRecFN_Fp16
Used module:                 $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\isSigNaNRecFN
Used module:                 $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\recFNToRawFN
Used module:             $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\fNToRecFN
Used module:                 $paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16
Used module:                     \reverseFp16

2.10. Analyzing design hierarchy..
Top module:  \softmax
Used module:     \mode7_exp
Used module:         \expunit
Used module:             \FPAddSub
Used module:                 \FPAddSub_16
Used module:                     \FPAddSub_ExceptionModule
Used module:                     \FPAddSub_RoundModule
Used module:                     \FPAddSub_NormalizeShift2
Used module:                     \FPAddSub_NormalizeShift1
Used module:                     \FPAddSub_NormalizeModule
Used module:                     \FPAddSub_ExecutionModule
Used module:                     \FPAddSub_AlignShift2
Used module:                     \FPAddSub_AlignShift1
Used module:                     \FPAddSub_AlignModule
Used module:                     \FPAddSub_PrealignModule
Used module:             \FPMult
Used module:                 \FPMult_16
Used module:                     \FPMult_RoundModule
Used module:                     \FPMult_NormalizeModule
Used module:                     \FPMult_ExecuteModule
Used module:                     \FPMult_PrepModule
Used module:             \LUT
Used module:             \fptofixed_para
Used module:     \mode6_sub
Used module:     \mode5_ln
Used module:         \logunit
Used module:             \LUT2
Used module:             \LUT1
Used module:     \mode4_adder_tree
Used module:     \mode3_exp
Used module:     \mode2_sub
Used module:     \mode1_max_tree
Used module:         \comparator
Used module:             \compareRecFN_Fp16
Used module:                 $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\isSigNaNRecFN
Used module:                 $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\recFNToRawFN
Used module:             $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\fNToRecFN
Used module:                 $paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16
Used module:                     \reverseFp16
Removing unused module `$paramod$9a454871f8f7227f8b3fac7a444c215dbee82edb\countLeadingZerosfp16'.
Removing unused module `\countLeadingZerosfp16'.
Removing unused module `\isSigNaNRecFN'.
Removing unused module `\recFNToRawFN'.
Removing unused module `\fNToRecFN'.
Removed 5 unused modules.
Mapping positional arguments of cell FPAddSub_16.Exceptionmodule (FPAddSub_ExceptionModule).
Mapping positional arguments of cell FPAddSub_16.RoundModule (FPAddSub_RoundModule).
Mapping positional arguments of cell FPAddSub_16.NormalizeShift2 (FPAddSub_NormalizeShift2).
Mapping positional arguments of cell FPAddSub_16.NormalizeShift1 (FPAddSub_NormalizeShift1).
Mapping positional arguments of cell FPAddSub_16.NormalizeModule (FPAddSub_NormalizeModule).
Mapping positional arguments of cell FPAddSub_16.ExecutionModule (FPAddSub_ExecutionModule).
Mapping positional arguments of cell FPAddSub_16.AlignShift2 (FPAddSub_AlignShift2).
Mapping positional arguments of cell FPAddSub_16.AlignShift1 (FPAddSub_AlignShift1).
Mapping positional arguments of cell FPAddSub_16.AlignModule (FPAddSub_AlignModule).
Mapping positional arguments of cell FPAddSub_16.PrealignModule (FPAddSub_PrealignModule).
Mapping positional arguments of cell FPMult_16.RoundModule (FPMult_RoundModule).
Mapping positional arguments of cell FPMult_16.NormalizeModule (FPMult_NormalizeModule).
Mapping positional arguments of cell FPMult_16.ExecuteModule (FPMult_ExecuteModule).
Mapping positional arguments of cell FPMult_16.PrepModule (FPMult_PrepModule).
Mapping positional arguments of cell $paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16.reverse_in (reverseFp16).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3221$310 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3221$310 in module FPAddSub_NormalizeShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3206$309 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3206$309 in module FPAddSub_NormalizeShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3056$285 in module FPAddSub_AlignShift2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3056$285 in module FPAddSub_AlignShift2.
Removed 2 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3002$283 in module FPAddSub_AlignShift1.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3002$283 in module FPAddSub_AlignShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2986$278 in module FPAddSub_AlignShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2704$247 in module FPAddSub_16.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2272$215 in module FPMult_16.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2063$214 in module LUT.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2063$214 in module LUT.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2028$202 in module fptofixed_para.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1977$200 in module expunit.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1879$199 in module LUT2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1879$199 in module LUT2.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1837$198 in module LUT1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1837$198 in module LUT1.
Marked 10 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1756$400 in module $paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1211$110 in module mode4_adder_tree.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1202$107 in module mode4_adder_tree.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1190$104 in module mode4_adder_tree.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1174$101 in module mode4_adder_tree.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:817$76 in module mode1_max_tree.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:739$75 in module softmax.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:675$74 in module softmax.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:614$73 in module softmax.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:567$72 in module softmax.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:518$71 in module softmax.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:455$70 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:385$69 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:374$67 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:363$65 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:352$63 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:341$62 in module softmax.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:316$53 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:303$49 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:292$47 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:281$45 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:270$43 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:259$41 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:245$39 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:234$37 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:222$35 in module softmax.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:197$25 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:185$23 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:173$21 in module softmax.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:161$19 in module softmax.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:132$14 in module softmax.
Removed a total of 8 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 29 redundant assignments.
Promoted 14 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3221$310'.
     1/18: $0\Lvl3[16:0] [2]
     2/18: $0\Lvl3[16:0] [0]
     3/18: $0\Lvl3[16:0] [1]
     4/18: $0\Lvl3[16:0] [3]
     5/18: $0\Lvl3[16:0] [4]
     6/18: $0\Lvl3[16:0] [5]
     7/18: $0\Lvl3[16:0] [6]
     8/18: $0\Lvl3[16:0] [7]
     9/18: $0\Lvl3[16:0] [8]
    10/18: $0\Lvl3[16:0] [9]
    11/18: $0\Lvl3[16:0] [10]
    12/18: $0\Lvl3[16:0] [11]
    13/18: $0\Lvl3[16:0] [12]
    14/18: $0\Lvl3[16:0] [13]
    15/18: $0\Lvl3[16:0] [14]
    16/18: $0\Lvl3[16:0] [15]
    17/18: $0\Lvl3[16:0] [16]
    18/18: $3\i[31:0]
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3206$309'.
     1/5: $0\Lvl2[16:0] [16:12]
     2/5: $0\Lvl2[16:0] [11:8]
     3/5: $0\Lvl2[16:0] [3:0]
     4/5: $1\i[31:0]
     5/5: $0\Lvl2[16:0] [7:4]
Creating decoders for process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3170$307'.
Creating decoders for process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3056$285'.
     1/12: $0\Lvl3[10:0] [10]
     2/12: $0\Lvl3[10:0] [8]
     3/12: $0\Lvl3[10:0] [9]
     4/12: $0\Lvl3[10:0] [7]
     5/12: $0\Lvl3[10:0] [6]
     6/12: $0\Lvl3[10:0] [5]
     7/12: $0\Lvl3[10:0] [4]
     8/12: $0\Lvl3[10:0] [3]
     9/12: $0\Lvl3[10:0] [2]
    10/12: $0\Lvl3[10:0] [1]
    11/12: $0\Lvl3[10:0] [0]
    12/12: $1\j[31:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3002$283'.
     1/11: $0\Lvl2[10:0] [10:7]
     2/11: $0\Lvl2[10:0] [4]
     3/11: $0\Lvl2[10:0] [3]
     4/11: $0\Lvl2[10:0] [2]
     5/11: $0\Lvl2[10:0] [5]
     6/11: $0\Lvl2[10:0] [1]
     7/11: $0\Lvl2[10:0] [0]
     8/11: $0\Lvl2[10:0] [6]
     9/11: $3\i[31:0]
    10/11: $2\i[31:0]
    11/11: $1\i[31:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2986$278'.
     1/1: $0\Lvl1[10:0]
Creating decoders for process `\FPAddSub_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2704$247'.
     1/4: $0\pipe_8[35:0]
     2/4: $0\pipe_5[32:0]
     3/4: $0\pipe_3[39:0]
     4/4: $0\pipe_1[47:0]
Creating decoders for process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2272$215'.
     1/5: $0\pipe_4[20:0]
     2/5: $0\pipe_3[40:0]
     3/5: $0\pipe_2[22:0]
     4/5: $0\pipe_1[58:0]
     5/5: $0\pipe_0[31:0]
Creating decoders for process `\LUT.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2063$214'.
     1/1: $1\exp[31:0]
Creating decoders for process `\fptofixed_para.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2050$205'.
Creating decoders for process `\fptofixed_para.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2028$202'.
     1/1: $0\temp[15:0]
Creating decoders for process `\expunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1977$200'.
     1/4: $0\a_reg[15:0]
     2/4: $0\Mult_out_reg[15:0]
     3/4: $0\LUTout_reg2[31:0]
     4/4: $0\LUTout_reg[31:0]
Creating decoders for process `\LUT2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1879$199'.
     1/1: $1\log[15:0]
Creating decoders for process `\LUT1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1837$198'.
     1/1: $1\log[15:0]
Creating decoders for process `$paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1756$400'.
     1/10: $10\count[3:0]
     2/10: $9\count[3:0]
     3/10: $8\count[3:0]
     4/10: $7\count[3:0]
     5/10: $6\count[3:0]
     6/10: $5\count[3:0]
     7/10: $4\count[3:0]
     8/10: $3\count[3:0]
     9/10: $2\count[3:0]
    10/10: $1\count[3:0]
Creating decoders for process `\mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1211$110'.
     1/1: $0\outp[15:0]
Creating decoders for process `\mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1202$107'.
     1/1: $0\add0_out_stage1_reg[15:0]
Creating decoders for process `\mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1190$104'.
     1/2: $0\add1_out_stage2_reg[15:0]
     2/2: $0\add0_out_stage2_reg[15:0]
Creating decoders for process `\mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1174$101'.
     1/4: $0\add3_out_stage3_reg[15:0]
     2/4: $0\add2_out_stage3_reg[15:0]
     3/4: $0\add1_out_stage3_reg[15:0]
     4/4: $0\add0_out_stage3_reg[15:0]
Creating decoders for process `\mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:817$76'.
     1/8: $0\cmp0_out_stage1_reg[15:0]
     2/8: $0\cmp0_out_stage2_reg[15:0]
     3/8: $0\cmp1_out_stage2_reg[15:0]
     4/8: $0\cmp3_out_stage3_reg[15:0]
     5/8: $0\cmp2_out_stage3_reg[15:0]
     6/8: $0\cmp1_out_stage3_reg[15:0]
     7/8: $0\cmp0_out_stage3_reg[15:0]
     8/8: $0\outp[15:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:739$75'.
     1/8: $0\outp7[15:0]
     2/8: $0\outp6[15:0]
     3/8: $0\outp5[15:0]
     4/8: $0\outp4[15:0]
     5/8: $0\outp3[15:0]
     6/8: $0\outp2[15:0]
     7/8: $0\outp1[15:0]
     8/8: $0\outp0[15:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:675$74'.
     1/8: $0\mode6_outp_logsub7_reg[15:0]
     2/8: $0\mode6_outp_logsub6_reg[15:0]
     3/8: $0\mode6_outp_logsub5_reg[15:0]
     4/8: $0\mode6_outp_logsub4_reg[15:0]
     5/8: $0\mode6_outp_logsub3_reg[15:0]
     6/8: $0\mode6_outp_logsub2_reg[15:0]
     7/8: $0\mode6_outp_logsub1_reg[15:0]
     8/8: $0\mode6_outp_logsub0_reg[15:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:614$73'.
     1/8: $0\mode6_outp_presub7_reg[15:0]
     2/8: $0\mode6_outp_presub6_reg[15:0]
     3/8: $0\mode6_outp_presub5_reg[15:0]
     4/8: $0\mode6_outp_presub4_reg[15:0]
     5/8: $0\mode6_outp_presub3_reg[15:0]
     6/8: $0\mode6_outp_presub2_reg[15:0]
     7/8: $0\mode6_outp_presub1_reg[15:0]
     8/8: $0\mode6_outp_presub0_reg[15:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:567$72'.
     1/1: $0\mode5_outp_log_reg[15:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:518$71'.
     1/8: $0\mode3_outp_exp7_reg[15:0]
     2/8: $0\mode3_outp_exp6_reg[15:0]
     3/8: $0\mode3_outp_exp5_reg[15:0]
     4/8: $0\mode3_outp_exp4_reg[15:0]
     5/8: $0\mode3_outp_exp3_reg[15:0]
     6/8: $0\mode3_outp_exp2_reg[15:0]
     7/8: $0\mode3_outp_exp1_reg[15:0]
     8/8: $0\mode3_outp_exp0_reg[15:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:455$70'.
     1/8: $0\mode2_outp_sub7_reg[15:0]
     2/8: $0\mode2_outp_sub6_reg[15:0]
     3/8: $0\mode2_outp_sub5_reg[15:0]
     4/8: $0\mode2_outp_sub4_reg[15:0]
     5/8: $0\mode2_outp_sub3_reg[15:0]
     6/8: $0\mode2_outp_sub2_reg[15:0]
     7/8: $0\mode2_outp_sub1_reg[15:0]
     8/8: $0\mode2_outp_sub0_reg[15:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:385$69'.
     1/1: $0\done[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:374$67'.
     1/1: $0\mode7_run[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:363$65'.
     1/1: $0\mode7_stage_run[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:352$63'.
     1/1: $0\mode7_stage_run2[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:341$62'.
     1/1: $0\mode6_run[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:316$53'.
     1/4: $0\presub_run[0:0]
     2/4: $0\presub_start[0:0]
     3/4: $0\sub1_inp_reg[127:0]
     4/4: $0\sub1_inp_addr[6:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:303$49'.
     1/1: $0\mode5_run[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:292$47'.
     1/1: $0\mode4_stage0_run[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:281$45'.
     1/1: $0\mode4_stage1_run[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:270$43'.
     1/1: $0\mode4_stage2_run[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:259$41'.
     1/1: $0\mode4_stage3_run[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:245$39'.
     1/1: $0\mode3_run[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:234$37'.
     1/1: $0\mode3_stage_run[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:222$35'.
     1/1: $0\mode3_stage_run2[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:197$25'.
     1/4: $0\mode2_run[0:0]
     2/4: $0\mode2_start[0:0]
     3/4: $0\sub0_inp_reg[127:0]
     4/4: $0\sub0_inp_addr[6:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:185$23'.
     1/1: $0\mode1_stage0_run[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:173$21'.
     1/1: $0\mode1_stage1_run[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:161$19'.
     1/1: $0\mode1_stage2_run[0:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:132$14'.
     1/4: $0\mode1_run[0:0]
     2/4: $0\mode1_start[0:0]
     3/4: $0\inp_reg[127:0]
     4/4: $0\addr[6:0]
Creating decoders for process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:127$13'.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl3' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3221$310'.
Latch inferred for signal `\FPAddSub_NormalizeShift1.\i' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3221$310': $auto$proc_dlatch.cc:427:proc_dlatch$1643
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2 [3:0]' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3206$309'.
Latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2 [7:4]' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3206$309': $auto$proc_dlatch.cc:427:proc_dlatch$1666
Latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2 [11:8]' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3206$309': $auto$proc_dlatch.cc:427:proc_dlatch$1683
Latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2 [16:12]' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3206$309': $auto$proc_dlatch.cc:427:proc_dlatch$1694
Latch inferred for signal `\FPAddSub_NormalizeShift1.\i' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3206$309': $auto$proc_dlatch.cc:427:proc_dlatch$1703
No latch inferred for signal `\FPAddSub_NormalizeModule.\Lvl1' from process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3170$307'.
No latch inferred for signal `\FPAddSub_AlignShift2.\Lvl3' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3056$285'.
Latch inferred for signal `\FPAddSub_AlignShift2.\j' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3056$285': $auto$proc_dlatch.cc:427:proc_dlatch$1712
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl2' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3002$283'.
Latch inferred for signal `\FPAddSub_AlignShift1.\i' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3002$283': $auto$proc_dlatch.cc:427:proc_dlatch$1757
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl1' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2986$278'.
No latch inferred for signal `\LUT.\exp' from process `\LUT.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2063$214'.
No latch inferred for signal `\fptofixed_para.\sftfx' from process `\fptofixed_para.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2050$205'.
No latch inferred for signal `\fptofixed_para.\shift_direction' from process `\fptofixed_para.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2050$205'.
No latch inferred for signal `\fptofixed_para.\shift_magnitude' from process `\fptofixed_para.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2050$205'.
No latch inferred for signal `\fptofixed_para.\temp' from process `\fptofixed_para.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2028$202'.
No latch inferred for signal `\LUT2.\log' from process `\LUT2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1879$199'.
No latch inferred for signal `\LUT1.\log' from process `\LUT1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1837$198'.
No latch inferred for signal `$paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16.\count' from process `$paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1756$400'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\FPAddSub_16.\pipe_1' using process `\FPAddSub_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2704$247'.
  created $dff cell `$procdff$1758' with positive edge clock.
Creating register for signal `\FPAddSub_16.\pipe_3' using process `\FPAddSub_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2704$247'.
  created $dff cell `$procdff$1759' with positive edge clock.
Creating register for signal `\FPAddSub_16.\pipe_5' using process `\FPAddSub_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2704$247'.
  created $dff cell `$procdff$1760' with positive edge clock.
Creating register for signal `\FPAddSub_16.\pipe_8' using process `\FPAddSub_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2704$247'.
  created $dff cell `$procdff$1761' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_0' using process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2272$215'.
  created $dff cell `$procdff$1762' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_1' using process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2272$215'.
  created $dff cell `$procdff$1763' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_2' using process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2272$215'.
  created $dff cell `$procdff$1764' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_3' using process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2272$215'.
  created $dff cell `$procdff$1765' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_4' using process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2272$215'.
  created $dff cell `$procdff$1766' with positive edge clock.
Creating register for signal `\expunit.\LUTout_reg' using process `\expunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1977$200'.
  created $dff cell `$procdff$1767' with positive edge clock.
Creating register for signal `\expunit.\LUTout_reg2' using process `\expunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1977$200'.
  created $dff cell `$procdff$1768' with positive edge clock.
Creating register for signal `\expunit.\Mult_out_reg' using process `\expunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1977$200'.
  created $dff cell `$procdff$1769' with positive edge clock.
Creating register for signal `\expunit.\a_reg' using process `\expunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1977$200'.
  created $dff cell `$procdff$1770' with positive edge clock.
Creating register for signal `\mode4_adder_tree.\outp' using process `\mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1211$110'.
  created $dff cell `$procdff$1771' with positive edge clock.
Creating register for signal `\mode4_adder_tree.\add0_out_stage1_reg' using process `\mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1202$107'.
  created $dff cell `$procdff$1772' with positive edge clock.
Creating register for signal `\mode4_adder_tree.\add0_out_stage2_reg' using process `\mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1190$104'.
  created $dff cell `$procdff$1773' with positive edge clock.
Creating register for signal `\mode4_adder_tree.\add1_out_stage2_reg' using process `\mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1190$104'.
  created $dff cell `$procdff$1774' with positive edge clock.
Creating register for signal `\mode4_adder_tree.\add0_out_stage3_reg' using process `\mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1174$101'.
  created $dff cell `$procdff$1775' with positive edge clock.
Creating register for signal `\mode4_adder_tree.\add1_out_stage3_reg' using process `\mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1174$101'.
  created $dff cell `$procdff$1776' with positive edge clock.
Creating register for signal `\mode4_adder_tree.\add2_out_stage3_reg' using process `\mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1174$101'.
  created $dff cell `$procdff$1777' with positive edge clock.
Creating register for signal `\mode4_adder_tree.\add3_out_stage3_reg' using process `\mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1174$101'.
  created $dff cell `$procdff$1778' with positive edge clock.
Creating register for signal `\mode1_max_tree.\outp' using process `\mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:817$76'.
  created $dff cell `$procdff$1779' with positive edge clock.
Creating register for signal `\mode1_max_tree.\cmp0_out_stage3_reg' using process `\mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:817$76'.
  created $dff cell `$procdff$1780' with positive edge clock.
Creating register for signal `\mode1_max_tree.\cmp1_out_stage3_reg' using process `\mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:817$76'.
  created $dff cell `$procdff$1781' with positive edge clock.
Creating register for signal `\mode1_max_tree.\cmp2_out_stage3_reg' using process `\mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:817$76'.
  created $dff cell `$procdff$1782' with positive edge clock.
Creating register for signal `\mode1_max_tree.\cmp3_out_stage3_reg' using process `\mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:817$76'.
  created $dff cell `$procdff$1783' with positive edge clock.
Creating register for signal `\mode1_max_tree.\cmp1_out_stage2_reg' using process `\mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:817$76'.
  created $dff cell `$procdff$1784' with positive edge clock.
Creating register for signal `\mode1_max_tree.\cmp0_out_stage2_reg' using process `\mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:817$76'.
  created $dff cell `$procdff$1785' with positive edge clock.
Creating register for signal `\mode1_max_tree.\cmp0_out_stage1_reg' using process `\mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:817$76'.
  created $dff cell `$procdff$1786' with positive edge clock.
Creating register for signal `\softmax.\outp0' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:739$75'.
  created $dff cell `$procdff$1787' with positive edge clock.
Creating register for signal `\softmax.\outp1' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:739$75'.
  created $dff cell `$procdff$1788' with positive edge clock.
Creating register for signal `\softmax.\outp2' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:739$75'.
  created $dff cell `$procdff$1789' with positive edge clock.
Creating register for signal `\softmax.\outp3' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:739$75'.
  created $dff cell `$procdff$1790' with positive edge clock.
Creating register for signal `\softmax.\outp4' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:739$75'.
  created $dff cell `$procdff$1791' with positive edge clock.
Creating register for signal `\softmax.\outp5' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:739$75'.
  created $dff cell `$procdff$1792' with positive edge clock.
Creating register for signal `\softmax.\outp6' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:739$75'.
  created $dff cell `$procdff$1793' with positive edge clock.
Creating register for signal `\softmax.\outp7' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:739$75'.
  created $dff cell `$procdff$1794' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_logsub0_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:675$74'.
  created $dff cell `$procdff$1795' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_logsub1_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:675$74'.
  created $dff cell `$procdff$1796' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_logsub2_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:675$74'.
  created $dff cell `$procdff$1797' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_logsub3_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:675$74'.
  created $dff cell `$procdff$1798' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_logsub4_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:675$74'.
  created $dff cell `$procdff$1799' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_logsub5_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:675$74'.
  created $dff cell `$procdff$1800' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_logsub6_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:675$74'.
  created $dff cell `$procdff$1801' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_logsub7_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:675$74'.
  created $dff cell `$procdff$1802' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_presub0_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:614$73'.
  created $dff cell `$procdff$1803' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_presub1_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:614$73'.
  created $dff cell `$procdff$1804' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_presub2_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:614$73'.
  created $dff cell `$procdff$1805' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_presub3_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:614$73'.
  created $dff cell `$procdff$1806' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_presub4_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:614$73'.
  created $dff cell `$procdff$1807' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_presub5_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:614$73'.
  created $dff cell `$procdff$1808' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_presub6_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:614$73'.
  created $dff cell `$procdff$1809' with positive edge clock.
Creating register for signal `\softmax.\mode6_outp_presub7_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:614$73'.
  created $dff cell `$procdff$1810' with positive edge clock.
Creating register for signal `\softmax.\mode5_outp_log_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:567$72'.
  created $dff cell `$procdff$1811' with positive edge clock.
Creating register for signal `\softmax.\mode3_outp_exp0_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:518$71'.
  created $dff cell `$procdff$1812' with positive edge clock.
Creating register for signal `\softmax.\mode3_outp_exp1_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:518$71'.
  created $dff cell `$procdff$1813' with positive edge clock.
Creating register for signal `\softmax.\mode3_outp_exp2_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:518$71'.
  created $dff cell `$procdff$1814' with positive edge clock.
Creating register for signal `\softmax.\mode3_outp_exp3_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:518$71'.
  created $dff cell `$procdff$1815' with positive edge clock.
Creating register for signal `\softmax.\mode3_outp_exp4_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:518$71'.
  created $dff cell `$procdff$1816' with positive edge clock.
Creating register for signal `\softmax.\mode3_outp_exp5_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:518$71'.
  created $dff cell `$procdff$1817' with positive edge clock.
Creating register for signal `\softmax.\mode3_outp_exp6_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:518$71'.
  created $dff cell `$procdff$1818' with positive edge clock.
Creating register for signal `\softmax.\mode3_outp_exp7_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:518$71'.
  created $dff cell `$procdff$1819' with positive edge clock.
Creating register for signal `\softmax.\mode2_outp_sub0_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:455$70'.
  created $dff cell `$procdff$1820' with positive edge clock.
Creating register for signal `\softmax.\mode2_outp_sub1_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:455$70'.
  created $dff cell `$procdff$1821' with positive edge clock.
Creating register for signal `\softmax.\mode2_outp_sub2_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:455$70'.
  created $dff cell `$procdff$1822' with positive edge clock.
Creating register for signal `\softmax.\mode2_outp_sub3_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:455$70'.
  created $dff cell `$procdff$1823' with positive edge clock.
Creating register for signal `\softmax.\mode2_outp_sub4_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:455$70'.
  created $dff cell `$procdff$1824' with positive edge clock.
Creating register for signal `\softmax.\mode2_outp_sub5_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:455$70'.
  created $dff cell `$procdff$1825' with positive edge clock.
Creating register for signal `\softmax.\mode2_outp_sub6_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:455$70'.
  created $dff cell `$procdff$1826' with positive edge clock.
Creating register for signal `\softmax.\mode2_outp_sub7_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:455$70'.
  created $dff cell `$procdff$1827' with positive edge clock.
Creating register for signal `\softmax.\done' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:385$69'.
  created $dff cell `$procdff$1828' with positive edge clock.
Creating register for signal `\softmax.\mode7_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:374$67'.
  created $dff cell `$procdff$1829' with positive edge clock.
Creating register for signal `\softmax.\mode7_stage_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:363$65'.
  created $dff cell `$procdff$1830' with positive edge clock.
Creating register for signal `\softmax.\mode7_stage_run2' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:352$63'.
  created $dff cell `$procdff$1831' with positive edge clock.
Creating register for signal `\softmax.\mode6_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:341$62'.
  created $dff cell `$procdff$1832' with positive edge clock.
Creating register for signal `\softmax.\sub1_inp_addr' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:316$53'.
  created $dff cell `$procdff$1833' with positive edge clock.
Creating register for signal `\softmax.\sub1_inp_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:316$53'.
  created $dff cell `$procdff$1834' with positive edge clock.
Creating register for signal `\softmax.\presub_start' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:316$53'.
  created $dff cell `$procdff$1835' with positive edge clock.
Creating register for signal `\softmax.\presub_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:316$53'.
  created $dff cell `$procdff$1836' with positive edge clock.
Creating register for signal `\softmax.\mode5_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:303$49'.
  created $dff cell `$procdff$1837' with positive edge clock.
Creating register for signal `\softmax.\mode4_stage0_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:292$47'.
  created $dff cell `$procdff$1838' with positive edge clock.
Creating register for signal `\softmax.\mode4_stage1_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:281$45'.
  created $dff cell `$procdff$1839' with positive edge clock.
Creating register for signal `\softmax.\mode4_stage2_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:270$43'.
  created $dff cell `$procdff$1840' with positive edge clock.
Creating register for signal `\softmax.\mode4_stage3_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:259$41'.
  created $dff cell `$procdff$1841' with positive edge clock.
Creating register for signal `\softmax.\mode3_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:245$39'.
  created $dff cell `$procdff$1842' with positive edge clock.
Creating register for signal `\softmax.\mode3_stage_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:234$37'.
  created $dff cell `$procdff$1843' with positive edge clock.
Creating register for signal `\softmax.\mode3_stage_run2' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:222$35'.
  created $dff cell `$procdff$1844' with positive edge clock.
Creating register for signal `\softmax.\sub0_inp_addr' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:197$25'.
  created $dff cell `$procdff$1845' with positive edge clock.
Creating register for signal `\softmax.\sub0_inp_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:197$25'.
  created $dff cell `$procdff$1846' with positive edge clock.
Creating register for signal `\softmax.\mode2_start' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:197$25'.
  created $dff cell `$procdff$1847' with positive edge clock.
Creating register for signal `\softmax.\mode2_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:197$25'.
  created $dff cell `$procdff$1848' with positive edge clock.
Creating register for signal `\softmax.\mode1_stage0_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:185$23'.
  created $dff cell `$procdff$1849' with positive edge clock.
Creating register for signal `\softmax.\mode1_stage1_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:173$21'.
  created $dff cell `$procdff$1850' with positive edge clock.
Creating register for signal `\softmax.\mode1_stage2_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:161$19'.
  created $dff cell `$procdff$1851' with positive edge clock.
Creating register for signal `\softmax.\addr' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:132$14'.
  created $dff cell `$procdff$1852' with positive edge clock.
Creating register for signal `\softmax.\inp_reg' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:132$14'.
  created $dff cell `$procdff$1853' with positive edge clock.
Creating register for signal `\softmax.\mode1_start' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:132$14'.
  created $dff cell `$procdff$1854' with positive edge clock.
Creating register for signal `\softmax.\mode1_run' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:132$14'.
  created $dff cell `$procdff$1855' with positive edge clock.
Creating register for signal `\softmax.\mode4_stage1_run_a' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:127$13'.
  created $dff cell `$procdff$1856' with positive edge clock.
Creating register for signal `\softmax.\mode4_stage2_run_a' using process `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:127$13'.
  created $dff cell `$procdff$1857' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3221$310'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3221$310'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3206$309'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3206$309'.
Removing empty process `FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3170$307'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3056$285'.
Removing empty process `FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3056$285'.
Found and cleaned up 3 empty switches in `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3002$283'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3002$283'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2986$278'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2986$278'.
Found and cleaned up 1 empty switch in `\FPAddSub_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2704$247'.
Removing empty process `FPAddSub_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2704$247'.
Found and cleaned up 1 empty switch in `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2272$215'.
Removing empty process `FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2272$215'.
Found and cleaned up 1 empty switch in `\LUT.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2063$214'.
Removing empty process `LUT.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2063$214'.
Removing empty process `fptofixed_para.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2050$205'.
Found and cleaned up 2 empty switches in `\fptofixed_para.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2028$202'.
Removing empty process `fptofixed_para.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2028$202'.
Found and cleaned up 3 empty switches in `\expunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1977$200'.
Removing empty process `expunit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1977$200'.
Found and cleaned up 1 empty switch in `\LUT2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1879$199'.
Removing empty process `LUT2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1879$199'.
Found and cleaned up 1 empty switch in `\LUT1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1837$198'.
Removing empty process `LUT1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1837$198'.
Found and cleaned up 10 empty switches in `$paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1756$400'.
Removing empty process `$paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1756$400'.
Found and cleaned up 2 empty switches in `\mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1211$110'.
Removing empty process `mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1211$110'.
Found and cleaned up 2 empty switches in `\mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1202$107'.
Removing empty process `mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1202$107'.
Found and cleaned up 2 empty switches in `\mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1190$104'.
Removing empty process `mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1190$104'.
Found and cleaned up 2 empty switches in `\mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1174$101'.
Removing empty process `mode4_adder_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1174$101'.
Found and cleaned up 5 empty switches in `\mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:817$76'.
Removing empty process `mode1_max_tree.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:817$76'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:739$75'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:739$75'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:675$74'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:675$74'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:614$73'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:614$73'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:567$72'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:567$72'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:518$71'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:518$71'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:455$70'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:455$70'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:385$69'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:385$69'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:374$67'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:374$67'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:363$65'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:363$65'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:352$63'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:352$63'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:341$62'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:341$62'.
Found and cleaned up 4 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:316$53'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:316$53'.
Found and cleaned up 3 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:303$49'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:303$49'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:292$47'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:292$47'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:281$45'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:281$45'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:270$43'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:270$43'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:259$41'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:259$41'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:245$39'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:245$39'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:234$37'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:234$37'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:222$35'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:222$35'.
Found and cleaned up 4 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:197$25'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:197$25'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:185$23'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:185$23'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:173$21'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:173$21'.
Found and cleaned up 2 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:161$19'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:161$19'.
Found and cleaned up 5 empty switches in `\softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:132$14'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:132$14'.
Removing empty process `softmax.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:127$13'.
Cleaned up 98 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_NormalizeShift1.
<suppressed ~47 debug messages>
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_AlignShift2.
<suppressed ~16 debug messages>
Optimizing module FPAddSub_AlignShift1.
<suppressed ~56 debug messages>
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_16.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_16.
Optimizing module FPMult.
Optimizing module LUT.
<suppressed ~1 debug messages>
Optimizing module fptofixed_para.
<suppressed ~1 debug messages>
Optimizing module expunit.
Optimizing module LUT2.
<suppressed ~1 debug messages>
Optimizing module LUT1.
<suppressed ~1 debug messages>
Optimizing module logunit.
Optimizing module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\recFNToRawFN.
<suppressed ~3 debug messages>
Optimizing module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\isSigNaNRecFN.
Optimizing module $paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16.
<suppressed ~10 debug messages>
Optimizing module compareRecFN_Fp16.
Optimizing module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\fNToRecFN.
<suppressed ~3 debug messages>
Optimizing module reverseFp16.
Optimizing module comparator.
Optimizing module FPAddSub.
Optimizing module mode7_exp.
Optimizing module mode6_sub.
Optimizing module mode5_ln.
Optimizing module mode4_adder_tree.
Optimizing module mode3_exp.
Optimizing module mode2_sub.
Optimizing module mode1_max_tree.
<suppressed ~8 debug messages>
Optimizing module softmax.
<suppressed ~15 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_16.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_16.
Optimizing module FPMult.
Optimizing module LUT.
Optimizing module fptofixed_para.
Optimizing module expunit.
Optimizing module LUT2.
Optimizing module LUT1.
Optimizing module logunit.
Optimizing module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\recFNToRawFN.
Optimizing module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\isSigNaNRecFN.
Optimizing module $paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16.
Optimizing module compareRecFN_Fp16.
Optimizing module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\fNToRecFN.
Optimizing module reverseFp16.
Optimizing module comparator.
Optimizing module FPAddSub.
Optimizing module mode7_exp.
Optimizing module mode6_sub.
Optimizing module mode5_ln.
Optimizing module mode4_adder_tree.
Optimizing module mode3_exp.
Optimizing module mode2_sub.
Optimizing module mode1_max_tree.
Optimizing module softmax.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPAddSub_ExceptionModule'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
<suppressed ~246 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
<suppressed ~6 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~120 debug messages>
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
<suppressed ~12 debug messages>
Finding identical cells in module `\FPAddSub_16'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_PrepModule'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult'.
Finding identical cells in module `\LUT'.
Finding identical cells in module `\fptofixed_para'.
<suppressed ~3 debug messages>
Finding identical cells in module `\expunit'.
Finding identical cells in module `\LUT2'.
Finding identical cells in module `\LUT1'.
Finding identical cells in module `\logunit'.
Finding identical cells in module `$paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\recFNToRawFN'.
Finding identical cells in module `$paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\isSigNaNRecFN'.
Finding identical cells in module `$paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16'.
Finding identical cells in module `\compareRecFN_Fp16'.
<suppressed ~6 debug messages>
Finding identical cells in module `$paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\fNToRecFN'.
Finding identical cells in module `\reverseFp16'.
Finding identical cells in module `\comparator'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\mode7_exp'.
Finding identical cells in module `\mode6_sub'.
Finding identical cells in module `\mode5_ln'.
Finding identical cells in module `\mode4_adder_tree'.
<suppressed ~9 debug messages>
Finding identical cells in module `\mode3_exp'.
Finding identical cells in module `\mode2_sub'.
Finding identical cells in module `\mode1_max_tree'.
<suppressed ~9 debug messages>
Finding identical cells in module `\softmax'.
<suppressed ~12 debug messages>
Removed a total of 190 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/5 on $pmux $procmux$649.
    dead port 2/5 on $pmux $procmux$649.
    dead port 3/5 on $pmux $procmux$649.
    dead port 4/5 on $pmux $procmux$649.
    dead port 5/5 on $pmux $procmux$649.
    dead port 1/5 on $pmux $procmux$605.
    dead port 2/5 on $pmux $procmux$605.
    dead port 3/5 on $pmux $procmux$605.
    dead port 4/5 on $pmux $procmux$605.
    dead port 5/5 on $pmux $procmux$605.
    dead port 1/5 on $pmux $procmux$660.
    dead port 2/5 on $pmux $procmux$660.
    dead port 3/5 on $pmux $procmux$660.
    dead port 4/5 on $pmux $procmux$660.
    dead port 5/5 on $pmux $procmux$660.
    dead port 1/3 on $pmux $procmux$671.
    dead port 2/3 on $pmux $procmux$671.
    dead port 3/3 on $pmux $procmux$671.
    dead port 1/5 on $pmux $procmux$627.
    dead port 2/5 on $pmux $procmux$627.
    dead port 3/5 on $pmux $procmux$627.
    dead port 4/5 on $pmux $procmux$627.
    dead port 5/5 on $pmux $procmux$627.
    dead port 1/5 on $pmux $procmux$594.
    dead port 2/5 on $pmux $procmux$594.
    dead port 3/5 on $pmux $procmux$594.
    dead port 4/5 on $pmux $procmux$594.
    dead port 5/5 on $pmux $procmux$594.
    dead port 1/5 on $pmux $procmux$638.
    dead port 2/5 on $pmux $procmux$638.
    dead port 3/5 on $pmux $procmux$638.
    dead port 4/5 on $pmux $procmux$638.
    dead port 5/5 on $pmux $procmux$638.
    dead port 1/5 on $pmux $procmux$616.
    dead port 2/5 on $pmux $procmux$616.
    dead port 3/5 on $pmux $procmux$616.
    dead port 4/5 on $pmux $procmux$616.
    dead port 5/5 on $pmux $procmux$616.
    dead port 1/5 on $pmux $procmux$583.
    dead port 2/5 on $pmux $procmux$583.
    dead port 3/5 on $pmux $procmux$583.
    dead port 4/5 on $pmux $procmux$583.
    dead port 5/5 on $pmux $procmux$583.
    dead port 1/2 on $mux $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2996$282.
    dead port 2/2 on $mux $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2996$282.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2518$245: \PreShiftM -> { 1'0 \PreShiftM [9:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2518$245: { 1'0 \PreShiftM [10:1] } -> { 2'01 \PreShiftM [9:1] }
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \LUT..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fptofixed_para..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \expunit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \LUT2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \LUT1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \logunit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\recFNToRawFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\isSigNaNRecFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$1048.
    dead port 1/2 on $mux $procmux$1045.
    dead port 1/2 on $mux $procmux$1042.
    dead port 1/2 on $mux $procmux$1039.
    dead port 1/2 on $mux $procmux$1033.
    dead port 1/2 on $mux $procmux$1030.
    dead port 1/2 on $mux $procmux$1027.
    dead port 1/2 on $mux $procmux$1024.
    dead port 1/2 on $mux $procmux$1021.
    dead port 1/2 on $mux $procmux$1015.
    dead port 1/2 on $mux $procmux$1012.
    dead port 1/2 on $mux $procmux$1009.
    dead port 1/2 on $mux $procmux$1006.
    dead port 1/2 on $mux $procmux$1003.
    dead port 1/2 on $mux $procmux$1000.
    dead port 1/2 on $mux $procmux$994.
    dead port 1/2 on $mux $procmux$991.
    dead port 1/2 on $mux $procmux$988.
    dead port 1/2 on $mux $procmux$985.
    dead port 1/2 on $mux $procmux$982.
    dead port 1/2 on $mux $procmux$979.
    dead port 1/2 on $mux $procmux$976.
    dead port 1/2 on $mux $procmux$970.
    dead port 1/2 on $mux $procmux$967.
    dead port 1/2 on $mux $procmux$964.
    dead port 1/2 on $mux $procmux$961.
    dead port 1/2 on $mux $procmux$958.
    dead port 1/2 on $mux $procmux$955.
    dead port 1/2 on $mux $procmux$952.
    dead port 1/2 on $mux $procmux$949.
    dead port 1/2 on $mux $procmux$943.
    dead port 1/2 on $mux $procmux$940.
    dead port 1/2 on $mux $procmux$937.
    dead port 1/2 on $mux $procmux$934.
    dead port 1/2 on $mux $procmux$931.
    dead port 1/2 on $mux $procmux$928.
    dead port 1/2 on $mux $procmux$925.
    dead port 1/2 on $mux $procmux$922.
    dead port 1/2 on $mux $procmux$919.
    dead port 1/2 on $mux $procmux$1054.
    dead port 1/2 on $mux $procmux$1057.
    dead port 1/2 on $mux $procmux$1060.
    dead port 1/2 on $mux $procmux$1066.
    dead port 1/2 on $mux $procmux$1069.
    dead port 1/2 on $mux $procmux$1075.
Running muxtree optimizer on module \compareRecFN_Fp16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\fNToRecFN..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reverseFp16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \comparator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mode7_exp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mode6_sub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mode5_ln..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mode4_adder_tree..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mode3_exp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mode2_sub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mode1_max_tree..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \softmax..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 90 multiplexer ports.
<suppressed ~168 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
    New ctrl vector for $pmux cell $procmux$519: $auto$opt_reduce.cc:134:opt_mux$1859
    New ctrl vector for $pmux cell $procmux$514: { }
    New ctrl vector for $pmux cell $procmux$509: { $procmux$522_CMP $auto$opt_reduce.cc:134:opt_mux$1861 }
    New ctrl vector for $pmux cell $procmux$506: $procmux$520_CMP
    New ctrl vector for $pmux cell $procmux$421: { $procmux$500_CMP $procmux$499_CMP $auto$opt_reduce.cc:134:opt_mux$1863 }
    New ctrl vector for $pmux cell $procmux$416: { $procmux$500_CMP $auto$opt_reduce.cc:134:opt_mux$1865 }
    New ctrl vector for $pmux cell $procmux$496: { }
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_AlignShift2.
    New ctrl vector for $pmux cell $procmux$533: { $procmux$582_CMP $procmux$581_CMP $auto$opt_reduce.cc:134:opt_mux$1867 }
    New ctrl vector for $pmux cell $procmux$578: { }
    New ctrl vector for $pmux cell $procmux$523: { $procmux$582_CMP $auto$opt_reduce.cc:134:opt_mux$1869 }
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_16.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult.
  Optimizing cells in module \LUT.
  Optimizing cells in module \fptofixed_para.
  Optimizing cells in module \expunit.
  Optimizing cells in module \LUT2.
  Optimizing cells in module \LUT1.
  Optimizing cells in module \logunit.
  Optimizing cells in module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\recFNToRawFN.
  Optimizing cells in module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\isSigNaNRecFN.
  Optimizing cells in module $paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16.
  Optimizing cells in module \compareRecFN_Fp16.
  Optimizing cells in module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\fNToRecFN.
  Optimizing cells in module \reverseFp16.
  Optimizing cells in module \comparator.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \mode7_exp.
  Optimizing cells in module \mode6_sub.
  Optimizing cells in module \mode5_ln.
  Optimizing cells in module \mode4_adder_tree.
  Optimizing cells in module \mode3_exp.
  Optimizing cells in module \mode2_sub.
  Optimizing cells in module \mode1_max_tree.
  Optimizing cells in module \softmax.
Performed a total of 10 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_16'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult'.
Finding identical cells in module `\LUT'.
Finding identical cells in module `\fptofixed_para'.
Finding identical cells in module `\expunit'.
Finding identical cells in module `\LUT2'.
Finding identical cells in module `\LUT1'.
Finding identical cells in module `\logunit'.
Finding identical cells in module `$paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\recFNToRawFN'.
Finding identical cells in module `$paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\isSigNaNRecFN'.
Finding identical cells in module `$paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16'.
Finding identical cells in module `\compareRecFN_Fp16'.
Finding identical cells in module `$paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\fNToRecFN'.
Finding identical cells in module `\reverseFp16'.
Finding identical cells in module `\comparator'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\mode7_exp'.
Finding identical cells in module `\mode6_sub'.
Finding identical cells in module `\mode5_ln'.
Finding identical cells in module `\mode4_adder_tree'.
Finding identical cells in module `\mode3_exp'.
Finding identical cells in module `\mode2_sub'.
Finding identical cells in module `\mode1_max_tree'.
Finding identical cells in module `\softmax'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 1-bit at position 1 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 2 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 1-bit at position 3 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 4 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 5 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 6 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 7 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 8 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 9 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 10 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 11 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 12 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 13 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 14 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 15 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 16 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 17 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 18 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 19 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 20 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 21 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 22 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 23 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 24 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 25 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 26 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 27 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 28 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 29 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 30 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Setting constant 0-bit at position 31 on $auto$proc_dlatch.cc:427:proc_dlatch$1757 ($dlatch) from module FPAddSub_AlignShift1.
Adding SRST signal on $procdff$1758 ($dff) from module FPAddSub_16 (D = { \Opout_0 \Aout_0 \Bout_0 \Sa_0 \Sb_0 \ShiftDet_0 \InputExc_0 }, Q = \pipe_1, rval = 48'000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$1759 ($dff) from module FPAddSub_16 (D = { \pipe_1 [47] \pipe_1 [16:15] \MaxAB_1 \CExp_1 \Shift_1 \Mmax_1 \pipe_1 [4:0] \MminS_2 }, Q = \pipe_3, rval = 40'0000000000000000000000000000000000000000).
Adding SRST signal on $procdff$1760 ($dff) from module FPAddSub_16 (D = { \pipe_3 [39] \PSgn_4 \Opr_4 \pipe_3 [38:31] \pipe_3 [15:11] \Sum_4 }, Q = \pipe_5, rval = 33'000000000000000000000000000000000).
Adding SRST signal on $procdff$1761 ($dff) from module FPAddSub_16 (D = { \FG_8 \pipe_5 [32:31] \pipe_5 [29:17] \NormM_8 \NormE_8 \ZeroSum_8 \NegE_8 \R_8 \S_8 }, Q = \pipe_8, rval = 36'000000000000000000000000000000000000).
Adding SRST signal on $procdff$1762 ($dff) from module FPMult_16 (D = { \a \b }, Q = \pipe_0, rval = 0).
Adding SRST signal on $procdff$1763 ($dff) from module FPMult_16 (D = { \pipe_0 [25:16] \pipe_0 [8:0] \Sa \Sb \Ea \Eb \Mp \InputExc }, Q = \pipe_1 [57:0], rval = 58'0000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$1764 ($dff) from module FPMult_16 (D = { \pipe_1 [4:0] \GRS \Sp \NormE \NormM }, Q = \pipe_2, rval = 23'00000000000000000000000).
Adding SRST signal on $procdff$1765 ($dff) from module FPMult_16 (D = { \pipe_2 [22:16] \RoundE \RoundEP \RoundM \RoundMP }, Q = \pipe_3, rval = 41'00000000000000000000000000000000000000000).
Adding SRST signal on $procdff$1766 ($dff) from module FPMult_16 (D = { \Z_int \Flags_int }, Q = \pipe_4, rval = 21'000000000000000000000).
Adding SRST signal on $procdff$1767 ($dff) from module expunit (D = $procmux$812_Y, Q = \LUTout_reg, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$1880 ($sdff) from module expunit (D = \LUTout_reg2, Q = \LUTout_reg).
Adding SRST signal on $procdff$1768 ($dff) from module expunit (D = $procmux$804_Y, Q = \LUTout_reg2, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$1886 ($sdff) from module expunit (D = \LUTout, Q = \LUTout_reg2).
Adding SRST signal on $procdff$1769 ($dff) from module expunit (D = $procmux$798_Y, Q = \Mult_out_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1888 ($sdff) from module expunit (D = \Mult_out, Q = \Mult_out_reg).
Adding SRST signal on $procdff$1770 ($dff) from module expunit (D = $procmux$790_Y, Q = \a_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1894 ($sdff) from module expunit (D = \a, Q = \a_reg).
Adding EN signal on $procdff$1776 ($dff) from module mode4_adder_tree (D = $procmux$1113_Y, Q = \add1_out_stage3_reg).
Adding EN signal on $procdff$1777 ($dff) from module mode4_adder_tree (D = $procmux$1108_Y, Q = \add2_out_stage3_reg).
Adding EN signal on $procdff$1778 ($dff) from module mode4_adder_tree (D = $procmux$1103_Y, Q = \add3_out_stage3_reg).
Adding EN signal on $procdff$1771 ($dff) from module mode4_adder_tree (D = $procmux$1083_Y, Q = \outp).
Adding EN signal on $procdff$1772 ($dff) from module mode4_adder_tree (D = $procmux$1088_Y, Q = \add0_out_stage1_reg).
Adding EN signal on $procdff$1773 ($dff) from module mode4_adder_tree (D = $procmux$1098_Y, Q = \add0_out_stage2_reg).
Adding EN signal on $procdff$1774 ($dff) from module mode4_adder_tree (D = $procmux$1093_Y, Q = \add1_out_stage2_reg).
Adding EN signal on $procdff$1775 ($dff) from module mode4_adder_tree (D = $procmux$1118_Y, Q = \add0_out_stage3_reg).
Adding SRST signal on $procdff$1786 ($dff) from module mode1_max_tree (D = $procmux$1127_Y, Q = \cmp0_out_stage1_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1920 ($sdff) from module mode1_max_tree (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:937$98_Y, Q = \cmp0_out_stage1_reg).
Adding SRST signal on $procdff$1785 ($dff) from module mode1_max_tree (D = $procmux$1136_Y, Q = \cmp0_out_stage2_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1928 ($sdff) from module mode1_max_tree (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:930$94_Y, Q = \cmp0_out_stage2_reg).
Adding SRST signal on $procdff$1784 ($dff) from module mode1_max_tree (D = $procmux$1145_Y, Q = \cmp1_out_stage2_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1934 ($sdff) from module mode1_max_tree (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:933$96_Y, Q = \cmp1_out_stage2_reg).
Adding SRST signal on $procdff$1783 ($dff) from module mode1_max_tree (D = $procmux$1151_Y, Q = \cmp3_out_stage3_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1940 ($sdff) from module mode1_max_tree (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:926$92_Y, Q = \cmp3_out_stage3_reg).
Adding SRST signal on $procdff$1782 ($dff) from module mode1_max_tree (D = $procmux$1157_Y, Q = \cmp2_out_stage3_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1942 ($sdff) from module mode1_max_tree (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:923$90_Y, Q = \cmp2_out_stage3_reg).
Adding SRST signal on $procdff$1781 ($dff) from module mode1_max_tree (D = $procmux$1163_Y, Q = \cmp1_out_stage3_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1944 ($sdff) from module mode1_max_tree (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:920$88_Y, Q = \cmp1_out_stage3_reg).
Adding SRST signal on $procdff$1780 ($dff) from module mode1_max_tree (D = $procmux$1169_Y, Q = \cmp0_out_stage3_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1946 ($sdff) from module mode1_max_tree (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:917$86_Y, Q = \cmp0_out_stage3_reg).
Adding SRST signal on $procdff$1779 ($dff) from module mode1_max_tree (D = $procmux$1183_Y, Q = \outp, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1948 ($sdff) from module mode1_max_tree (D = \cmp0_out_stage1_reg, Q = \outp).
Adding SRST signal on $procdff$1842 ($dff) from module softmax (D = $procmux$1500_Y, Q = \mode3_run, rval = 1'0).
Adding SRST signal on $procdff$1841 ($dff) from module softmax (D = $procmux$1494_Y, Q = \mode4_stage3_run, rval = 1'0).
Adding SRST signal on $procdff$1843 ($dff) from module softmax (D = $procmux$1506_Y, Q = \mode3_stage_run, rval = 1'0).
Adding SRST signal on $procdff$1855 ($dff) from module softmax (D = $procmux$1588_Y, Q = \mode1_run, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1963 ($sdff) from module softmax (D = $procmux$1582_Y, Q = \mode1_run).
Adding SRST signal on $procdff$1854 ($dff) from module softmax (D = $procmux$1603_Y, Q = \mode1_start, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1971 ($sdff) from module softmax (D = $procmux$1600_Y, Q = \mode1_start).
Adding SRST signal on $procdff$1853 ($dff) from module softmax (D = $procmux$1615_Y, Q = \inp_reg, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1981 ($sdff) from module softmax (D = \inp, Q = \inp_reg).
Adding SRST signal on $procdff$1852 ($dff) from module softmax (D = $procmux$1630_Y, Q = \addr, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$1989 ($sdff) from module softmax (D = $procmux$1630_Y, Q = \addr).
Adding SRST signal on $procdff$1851 ($dff) from module softmax (D = $procmux$1574_Y, Q = \mode1_stage2_run, rval = 1'0).
Adding SRST signal on $procdff$1850 ($dff) from module softmax (D = $procmux$1568_Y, Q = \mode1_stage1_run, rval = 1'0).
Adding SRST signal on $procdff$1849 ($dff) from module softmax (D = $procmux$1562_Y, Q = \mode1_stage0_run, rval = 1'0).
Adding SRST signal on $procdff$1848 ($dff) from module softmax (D = $procmux$1523_Y, Q = \mode2_run, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2000 ($sdff) from module softmax (D = $procmux$1520_Y, Q = \mode2_run).
Adding SRST signal on $procdff$1844 ($dff) from module softmax (D = $procmux$1512_Y, Q = \mode3_stage_run2, rval = 1'0).
Adding SRST signal on $procdff$1847 ($dff) from module softmax (D = $procmux$1534_Y, Q = \mode2_start, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2009 ($sdff) from module softmax (D = $procmux$1534_Y, Q = \mode2_start).
Adding SRST signal on $procdff$1846 ($dff) from module softmax (D = $procmux$1545_Y, Q = \sub0_inp_reg, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2017 ($sdff) from module softmax (D = $procmux$1542_Y, Q = \sub0_inp_reg).
Adding SRST signal on $procdff$1845 ($dff) from module softmax (D = $procmux$1556_Y, Q = \sub0_inp_addr, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2025 ($sdff) from module softmax (D = $procmux$1556_Y, Q = \sub0_inp_addr).
Adding SRST signal on $procdff$1787 ($dff) from module softmax (D = $procmux$1223_Y, Q = \outp0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2029 ($sdff) from module softmax (D = \outp0_temp, Q = \outp0).
Adding SRST signal on $procdff$1788 ($dff) from module softmax (D = $procmux$1218_Y, Q = \outp1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2031 ($sdff) from module softmax (D = \outp1_temp, Q = \outp1).
Adding SRST signal on $procdff$1789 ($dff) from module softmax (D = $procmux$1213_Y, Q = \outp2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2033 ($sdff) from module softmax (D = \outp2_temp, Q = \outp2).
Adding SRST signal on $procdff$1790 ($dff) from module softmax (D = $procmux$1208_Y, Q = \outp3, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2035 ($sdff) from module softmax (D = \outp3_temp, Q = \outp3).
Adding SRST signal on $procdff$1791 ($dff) from module softmax (D = $procmux$1203_Y, Q = \outp4, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2037 ($sdff) from module softmax (D = \outp4_temp, Q = \outp4).
Adding SRST signal on $procdff$1792 ($dff) from module softmax (D = $procmux$1198_Y, Q = \outp5, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2039 ($sdff) from module softmax (D = \outp5_temp, Q = \outp5).
Adding SRST signal on $procdff$1793 ($dff) from module softmax (D = $procmux$1193_Y, Q = \outp6, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2041 ($sdff) from module softmax (D = \outp6_temp, Q = \outp6).
Adding SRST signal on $procdff$1794 ($dff) from module softmax (D = $procmux$1188_Y, Q = \outp7, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2043 ($sdff) from module softmax (D = \outp7_temp, Q = \outp7).
Adding SRST signal on $procdff$1795 ($dff) from module softmax (D = $procmux$1263_Y, Q = \mode6_outp_logsub0_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2045 ($sdff) from module softmax (D = \mode6_outp_logsub0, Q = \mode6_outp_logsub0_reg).
Adding SRST signal on $procdff$1796 ($dff) from module softmax (D = $procmux$1258_Y, Q = \mode6_outp_logsub1_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2047 ($sdff) from module softmax (D = \mode6_outp_logsub1, Q = \mode6_outp_logsub1_reg).
Adding SRST signal on $procdff$1797 ($dff) from module softmax (D = $procmux$1253_Y, Q = \mode6_outp_logsub2_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2049 ($sdff) from module softmax (D = \mode6_outp_logsub2, Q = \mode6_outp_logsub2_reg).
Adding SRST signal on $procdff$1798 ($dff) from module softmax (D = $procmux$1248_Y, Q = \mode6_outp_logsub3_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2051 ($sdff) from module softmax (D = \mode6_outp_logsub3, Q = \mode6_outp_logsub3_reg).
Adding SRST signal on $procdff$1799 ($dff) from module softmax (D = $procmux$1243_Y, Q = \mode6_outp_logsub4_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2053 ($sdff) from module softmax (D = \mode6_outp_logsub4, Q = \mode6_outp_logsub4_reg).
Adding SRST signal on $procdff$1800 ($dff) from module softmax (D = $procmux$1238_Y, Q = \mode6_outp_logsub5_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2055 ($sdff) from module softmax (D = \mode6_outp_logsub5, Q = \mode6_outp_logsub5_reg).
Adding SRST signal on $procdff$1801 ($dff) from module softmax (D = $procmux$1233_Y, Q = \mode6_outp_logsub6_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2057 ($sdff) from module softmax (D = \mode6_outp_logsub6, Q = \mode6_outp_logsub6_reg).
Adding SRST signal on $procdff$1802 ($dff) from module softmax (D = $procmux$1228_Y, Q = \mode6_outp_logsub7_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2059 ($sdff) from module softmax (D = \mode6_outp_logsub7, Q = \mode6_outp_logsub7_reg).
Adding SRST signal on $procdff$1803 ($dff) from module softmax (D = $procmux$1303_Y, Q = \mode6_outp_presub0_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2061 ($sdff) from module softmax (D = \mode6_outp_presub0, Q = \mode6_outp_presub0_reg).
Adding SRST signal on $procdff$1804 ($dff) from module softmax (D = $procmux$1298_Y, Q = \mode6_outp_presub1_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2063 ($sdff) from module softmax (D = \mode6_outp_presub1, Q = \mode6_outp_presub1_reg).
Adding SRST signal on $procdff$1805 ($dff) from module softmax (D = $procmux$1293_Y, Q = \mode6_outp_presub2_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2065 ($sdff) from module softmax (D = \mode6_outp_presub2, Q = \mode6_outp_presub2_reg).
Adding SRST signal on $procdff$1806 ($dff) from module softmax (D = $procmux$1288_Y, Q = \mode6_outp_presub3_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2067 ($sdff) from module softmax (D = \mode6_outp_presub3, Q = \mode6_outp_presub3_reg).
Adding SRST signal on $procdff$1807 ($dff) from module softmax (D = $procmux$1283_Y, Q = \mode6_outp_presub4_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2069 ($sdff) from module softmax (D = \mode6_outp_presub4, Q = \mode6_outp_presub4_reg).
Adding SRST signal on $procdff$1808 ($dff) from module softmax (D = $procmux$1278_Y, Q = \mode6_outp_presub5_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2071 ($sdff) from module softmax (D = \mode6_outp_presub5, Q = \mode6_outp_presub5_reg).
Adding SRST signal on $procdff$1809 ($dff) from module softmax (D = $procmux$1273_Y, Q = \mode6_outp_presub6_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2073 ($sdff) from module softmax (D = \mode6_outp_presub6, Q = \mode6_outp_presub6_reg).
Adding SRST signal on $procdff$1810 ($dff) from module softmax (D = $procmux$1268_Y, Q = \mode6_outp_presub7_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2075 ($sdff) from module softmax (D = \mode6_outp_presub7, Q = \mode6_outp_presub7_reg).
Adding SRST signal on $procdff$1811 ($dff) from module softmax (D = $procmux$1308_Y, Q = \mode5_outp_log_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2077 ($sdff) from module softmax (D = \mode5_outp_log, Q = \mode5_outp_log_reg).
Adding SRST signal on $procdff$1812 ($dff) from module softmax (D = $procmux$1348_Y, Q = \mode3_outp_exp0_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2079 ($sdff) from module softmax (D = \mode3_outp_exp0, Q = \mode3_outp_exp0_reg).
Adding SRST signal on $procdff$1813 ($dff) from module softmax (D = $procmux$1343_Y, Q = \mode3_outp_exp1_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2081 ($sdff) from module softmax (D = \mode3_outp_exp1, Q = \mode3_outp_exp1_reg).
Adding SRST signal on $procdff$1814 ($dff) from module softmax (D = $procmux$1338_Y, Q = \mode3_outp_exp2_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2083 ($sdff) from module softmax (D = \mode3_outp_exp2, Q = \mode3_outp_exp2_reg).
Adding SRST signal on $procdff$1815 ($dff) from module softmax (D = $procmux$1333_Y, Q = \mode3_outp_exp3_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2085 ($sdff) from module softmax (D = \mode3_outp_exp3, Q = \mode3_outp_exp3_reg).
Adding SRST signal on $procdff$1816 ($dff) from module softmax (D = $procmux$1328_Y, Q = \mode3_outp_exp4_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2087 ($sdff) from module softmax (D = \mode3_outp_exp4, Q = \mode3_outp_exp4_reg).
Adding SRST signal on $procdff$1817 ($dff) from module softmax (D = $procmux$1323_Y, Q = \mode3_outp_exp5_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2089 ($sdff) from module softmax (D = \mode3_outp_exp5, Q = \mode3_outp_exp5_reg).
Adding SRST signal on $procdff$1818 ($dff) from module softmax (D = $procmux$1318_Y, Q = \mode3_outp_exp6_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2091 ($sdff) from module softmax (D = \mode3_outp_exp6, Q = \mode3_outp_exp6_reg).
Adding SRST signal on $procdff$1819 ($dff) from module softmax (D = $procmux$1313_Y, Q = \mode3_outp_exp7_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2093 ($sdff) from module softmax (D = \mode3_outp_exp7, Q = \mode3_outp_exp7_reg).
Adding SRST signal on $procdff$1820 ($dff) from module softmax (D = $procmux$1388_Y, Q = \mode2_outp_sub0_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2095 ($sdff) from module softmax (D = \mode2_outp_sub0, Q = \mode2_outp_sub0_reg).
Adding SRST signal on $procdff$1821 ($dff) from module softmax (D = $procmux$1383_Y, Q = \mode2_outp_sub1_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2097 ($sdff) from module softmax (D = \mode2_outp_sub1, Q = \mode2_outp_sub1_reg).
Adding SRST signal on $procdff$1822 ($dff) from module softmax (D = $procmux$1378_Y, Q = \mode2_outp_sub2_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2099 ($sdff) from module softmax (D = \mode2_outp_sub2, Q = \mode2_outp_sub2_reg).
Adding SRST signal on $procdff$1823 ($dff) from module softmax (D = $procmux$1373_Y, Q = \mode2_outp_sub3_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2101 ($sdff) from module softmax (D = \mode2_outp_sub3, Q = \mode2_outp_sub3_reg).
Adding SRST signal on $procdff$1824 ($dff) from module softmax (D = $procmux$1368_Y, Q = \mode2_outp_sub4_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2103 ($sdff) from module softmax (D = \mode2_outp_sub4, Q = \mode2_outp_sub4_reg).
Adding SRST signal on $procdff$1825 ($dff) from module softmax (D = $procmux$1363_Y, Q = \mode2_outp_sub5_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2105 ($sdff) from module softmax (D = \mode2_outp_sub5, Q = \mode2_outp_sub5_reg).
Adding SRST signal on $procdff$1826 ($dff) from module softmax (D = $procmux$1358_Y, Q = \mode2_outp_sub6_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2107 ($sdff) from module softmax (D = \mode2_outp_sub6, Q = \mode2_outp_sub6_reg).
Adding SRST signal on $procdff$1827 ($dff) from module softmax (D = $procmux$1353_Y, Q = \mode2_outp_sub7_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2109 ($sdff) from module softmax (D = \mode2_outp_sub7, Q = \mode2_outp_sub7_reg).
Adding SRST signal on $procdff$1828 ($dff) from module softmax (D = $procmux$1394_Y, Q = \done, rval = 1'0).
Adding SRST signal on $procdff$1829 ($dff) from module softmax (D = $procmux$1400_Y, Q = \mode7_run, rval = 1'0).
Adding SRST signal on $procdff$1830 ($dff) from module softmax (D = $procmux$1406_Y, Q = \mode7_stage_run, rval = 1'0).
Adding SRST signal on $procdff$1831 ($dff) from module softmax (D = $procmux$1412_Y, Q = \mode7_stage_run2, rval = 1'0).
Adding SRST signal on $procdff$1832 ($dff) from module softmax (D = $procmux$1418_Y, Q = \mode6_run, rval = 1'0).
Adding SRST signal on $procdff$1833 ($dff) from module softmax (D = $procmux$1462_Y, Q = \sub1_inp_addr, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$2116 ($sdff) from module softmax (D = $procmux$1462_Y, Q = \sub1_inp_addr).
Adding SRST signal on $procdff$1834 ($dff) from module softmax (D = $procmux$1451_Y, Q = \sub1_inp_reg, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2120 ($sdff) from module softmax (D = $procmux$1451_Y, Q = \sub1_inp_reg).
Adding SRST signal on $procdff$1835 ($dff) from module softmax (D = $procmux$1440_Y, Q = \presub_start, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2124 ($sdff) from module softmax (D = $procmux$1440_Y, Q = \presub_start).
Adding SRST signal on $procdff$1836 ($dff) from module softmax (D = $procmux$1429_Y, Q = \presub_run, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2132 ($sdff) from module softmax (D = $procmux$1426_Y, Q = \presub_run).
Adding SRST signal on $procdff$1837 ($dff) from module softmax (D = $procmux$1470_Y, Q = \mode5_run, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2140 ($sdff) from module softmax (D = $procmux$1470_Y, Q = \mode5_run).
Adding SRST signal on $procdff$1838 ($dff) from module softmax (D = $procmux$1476_Y, Q = \mode4_stage0_run, rval = 1'0).
Adding SRST signal on $procdff$1839 ($dff) from module softmax (D = $procmux$1482_Y, Q = \mode4_stage1_run, rval = 1'0).
Adding SRST signal on $procdff$1840 ($dff) from module softmax (D = $procmux$1488_Y, Q = \mode4_stage2_run, rval = 1'0).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_16..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult..
Finding unused cells or wires in module \LUT..
Finding unused cells or wires in module \fptofixed_para..
Finding unused cells or wires in module \expunit..
Finding unused cells or wires in module \LUT2..
Finding unused cells or wires in module \LUT1..
Finding unused cells or wires in module \logunit..
Finding unused cells or wires in module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\recFNToRawFN..
Finding unused cells or wires in module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\isSigNaNRecFN..
Finding unused cells or wires in module $paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16..
Finding unused cells or wires in module \compareRecFN_Fp16..
Finding unused cells or wires in module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\fNToRecFN..
Finding unused cells or wires in module \reverseFp16..
Finding unused cells or wires in module \comparator..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \mode7_exp..
Finding unused cells or wires in module \mode6_sub..
Finding unused cells or wires in module \mode5_ln..
Finding unused cells or wires in module \mode4_adder_tree..
Finding unused cells or wires in module \mode3_exp..
Finding unused cells or wires in module \mode2_sub..
Finding unused cells or wires in module \mode1_max_tree..
Finding unused cells or wires in module \softmax..
Removed 175 unused cells and 1096 unused wires.
<suppressed ~225 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16.
Optimizing module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\fNToRecFN.
Optimizing module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\isSigNaNRecFN.
Optimizing module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\recFNToRawFN.
Optimizing module FPAddSub.
Optimizing module FPAddSub_16.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module LUT.
Optimizing module LUT1.
Optimizing module LUT2.
Optimizing module comparator.
Optimizing module compareRecFN_Fp16.
Optimizing module expunit.
Optimizing module fptofixed_para.
Optimizing module logunit.
Optimizing module mode1_max_tree.
Optimizing module mode2_sub.
Optimizing module mode3_exp.
Optimizing module mode4_adder_tree.
<suppressed ~8 debug messages>
Optimizing module mode5_ln.
Optimizing module mode6_sub.
Optimizing module mode7_exp.
Optimizing module reverseFp16.
Optimizing module softmax.
<suppressed ~10 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\fNToRecFN..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\isSigNaNRecFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\recFNToRawFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \LUT..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \LUT1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \LUT2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \comparator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \compareRecFN_Fp16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \expunit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fptofixed_para..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \logunit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mode1_max_tree..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mode2_sub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mode3_exp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mode4_adder_tree..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mode5_ln..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mode6_sub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mode7_exp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \reverseFp16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \softmax..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~109 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16.
  Optimizing cells in module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\fNToRecFN.
  Optimizing cells in module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\isSigNaNRecFN.
  Optimizing cells in module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\recFNToRawFN.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_16.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \LUT.
  Optimizing cells in module \LUT1.
  Optimizing cells in module \LUT2.
  Optimizing cells in module \comparator.
  Optimizing cells in module \compareRecFN_Fp16.
  Optimizing cells in module \expunit.
  Optimizing cells in module \fptofixed_para.
  Optimizing cells in module \logunit.
  Optimizing cells in module \mode1_max_tree.
  Optimizing cells in module \mode2_sub.
  Optimizing cells in module \mode3_exp.
  Optimizing cells in module \mode4_adder_tree.
  Optimizing cells in module \mode5_ln.
  Optimizing cells in module \mode6_sub.
  Optimizing cells in module \mode7_exp.
  Optimizing cells in module \reverseFp16.
  Optimizing cells in module \softmax.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16'.
Finding identical cells in module `$paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\fNToRecFN'.
Finding identical cells in module `$paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\isSigNaNRecFN'.
Finding identical cells in module `$paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\recFNToRawFN'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_16'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\LUT'.
Finding identical cells in module `\LUT1'.
Finding identical cells in module `\LUT2'.
Finding identical cells in module `\comparator'.
Finding identical cells in module `\compareRecFN_Fp16'.
Finding identical cells in module `\expunit'.
<suppressed ~6 debug messages>
Finding identical cells in module `\fptofixed_para'.
Finding identical cells in module `\logunit'.
Finding identical cells in module `\mode1_max_tree'.
<suppressed ~15 debug messages>
Finding identical cells in module `\mode2_sub'.
Finding identical cells in module `\mode3_exp'.
Finding identical cells in module `\mode4_adder_tree'.
<suppressed ~33 debug messages>
Finding identical cells in module `\mode5_ln'.
Finding identical cells in module `\mode6_sub'.
Finding identical cells in module `\mode7_exp'.
Finding identical cells in module `\reverseFp16'.
Finding identical cells in module `\softmax'.
<suppressed ~33 debug messages>
Removed a total of 29 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16..
Finding unused cells or wires in module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\fNToRecFN..
Finding unused cells or wires in module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\isSigNaNRecFN..
Finding unused cells or wires in module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\recFNToRawFN..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_16..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \LUT..
Finding unused cells or wires in module \LUT1..
Finding unused cells or wires in module \LUT2..
Finding unused cells or wires in module \comparator..
Finding unused cells or wires in module \compareRecFN_Fp16..
Finding unused cells or wires in module \expunit..
Finding unused cells or wires in module \fptofixed_para..
Finding unused cells or wires in module \logunit..
Finding unused cells or wires in module \mode1_max_tree..
Finding unused cells or wires in module \mode2_sub..
Finding unused cells or wires in module \mode3_exp..
Finding unused cells or wires in module \mode4_adder_tree..
Finding unused cells or wires in module \mode5_ln..
Finding unused cells or wires in module \mode6_sub..
Finding unused cells or wires in module \mode7_exp..
Finding unused cells or wires in module \reverseFp16..
Finding unused cells or wires in module \softmax..
Removed 0 unused cells and 29 unused wires.
<suppressed ~4 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16.
Optimizing module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\fNToRecFN.
Optimizing module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\isSigNaNRecFN.
Optimizing module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\recFNToRawFN.
Optimizing module FPAddSub.
Optimizing module FPAddSub_16.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module LUT.
Optimizing module LUT1.
Optimizing module LUT2.
Optimizing module comparator.
Optimizing module compareRecFN_Fp16.
Optimizing module expunit.
Optimizing module fptofixed_para.
Optimizing module logunit.
Optimizing module mode1_max_tree.
Optimizing module mode2_sub.
Optimizing module mode3_exp.
Optimizing module mode4_adder_tree.
Optimizing module mode5_ln.
Optimizing module mode6_sub.
Optimizing module mode7_exp.
Optimizing module reverseFp16.
Optimizing module softmax.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\fNToRecFN..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\isSigNaNRecFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\recFNToRawFN..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \LUT..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \LUT1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \LUT2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \comparator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \compareRecFN_Fp16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \expunit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fptofixed_para..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \logunit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mode1_max_tree..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mode2_sub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mode3_exp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mode4_adder_tree..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mode5_ln..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mode6_sub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mode7_exp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \reverseFp16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \softmax..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~112 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16.
  Optimizing cells in module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\fNToRecFN.
  Optimizing cells in module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\isSigNaNRecFN.
  Optimizing cells in module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\recFNToRawFN.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_16.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \LUT.
  Optimizing cells in module \LUT1.
  Optimizing cells in module \LUT2.
  Optimizing cells in module \comparator.
  Optimizing cells in module \compareRecFN_Fp16.
  Optimizing cells in module \expunit.
  Optimizing cells in module \fptofixed_para.
  Optimizing cells in module \logunit.
  Optimizing cells in module \mode1_max_tree.
  Optimizing cells in module \mode2_sub.
  Optimizing cells in module \mode3_exp.
  Optimizing cells in module \mode4_adder_tree.
  Optimizing cells in module \mode5_ln.
  Optimizing cells in module \mode6_sub.
  Optimizing cells in module \mode7_exp.
  Optimizing cells in module \reverseFp16.
  Optimizing cells in module \softmax.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16'.
Finding identical cells in module `$paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\fNToRecFN'.
Finding identical cells in module `$paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\isSigNaNRecFN'.
Finding identical cells in module `$paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\recFNToRawFN'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_16'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\LUT'.
Finding identical cells in module `\LUT1'.
Finding identical cells in module `\LUT2'.
Finding identical cells in module `\comparator'.
Finding identical cells in module `\compareRecFN_Fp16'.
Finding identical cells in module `\expunit'.
Finding identical cells in module `\fptofixed_para'.
Finding identical cells in module `\logunit'.
Finding identical cells in module `\mode1_max_tree'.
Finding identical cells in module `\mode2_sub'.
Finding identical cells in module `\mode3_exp'.
Finding identical cells in module `\mode4_adder_tree'.
Finding identical cells in module `\mode5_ln'.
Finding identical cells in module `\mode6_sub'.
Finding identical cells in module `\mode7_exp'.
Finding identical cells in module `\reverseFp16'.
Finding identical cells in module `\softmax'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16..
Finding unused cells or wires in module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\fNToRecFN..
Finding unused cells or wires in module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\isSigNaNRecFN..
Finding unused cells or wires in module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\recFNToRawFN..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_16..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \LUT..
Finding unused cells or wires in module \LUT1..
Finding unused cells or wires in module \LUT2..
Finding unused cells or wires in module \comparator..
Finding unused cells or wires in module \compareRecFN_Fp16..
Finding unused cells or wires in module \expunit..
Finding unused cells or wires in module \fptofixed_para..
Finding unused cells or wires in module \logunit..
Finding unused cells or wires in module \mode1_max_tree..
Finding unused cells or wires in module \mode2_sub..
Finding unused cells or wires in module \mode3_exp..
Finding unused cells or wires in module \mode4_adder_tree..
Finding unused cells or wires in module \mode5_ln..
Finding unused cells or wires in module \mode6_sub..
Finding unused cells or wires in module \mode7_exp..
Finding unused cells or wires in module \reverseFp16..
Finding unused cells or wires in module \softmax..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16.
Optimizing module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\fNToRecFN.
Optimizing module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\isSigNaNRecFN.
Optimizing module $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\recFNToRawFN.
Optimizing module FPAddSub.
Optimizing module FPAddSub_16.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module LUT.
Optimizing module LUT1.
Optimizing module LUT2.
Optimizing module comparator.
Optimizing module compareRecFN_Fp16.
Optimizing module expunit.
Optimizing module fptofixed_para.
Optimizing module logunit.
Optimizing module mode1_max_tree.
Optimizing module mode2_sub.
Optimizing module mode3_exp.
Optimizing module mode4_adder_tree.
Optimizing module mode5_ln.
Optimizing module mode6_sub.
Optimizing module mode7_exp.
Optimizing module reverseFp16.
Optimizing module softmax.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16 ===

   Number of wires:                 16
   Number of wire bits:            145
   Number of public wires:           4
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add                           32
     $and                           32
     $mux                           40
     $not                           10

=== $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\fNToRecFN ===

   Number of wires:                 21
   Number of wire bits:            253
   Number of public wires:          13
   Number of public wire bits:      79
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $add                           32
     $eq                             2
     $logic_and                      1
     $logic_not                     16
     $mux                           80
     $or                            32
     $shl                           10
     $xor                           32

=== $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\isSigNaNRecFN ===

   Number of wires:                  4
   Number of wire bits:             20
   Number of public wires:           3
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $eq                             3
     $logic_and                      1
     $logic_not                      1

=== $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\recFNToRawFN ===

   Number of wires:                 11
   Number of wire bits:             58
   Number of public wires:          10
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $eq                             2
     $logic_and                      2
     $logic_not                     34

=== FPAddSub ===

   Number of wires:                  7
   Number of wire bits:             56
   Number of public wires:           7
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== FPAddSub_16 ===

   Number of wires:                 45
   Number of wire bits:            590
   Number of public wires:          45
   Number of public wire bits:     590
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $sdff                         157

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt                            15
     $mux                           30

=== FPAddSub_AlignShift1 ===

   Number of wires:                 11
   Number of wire bits:            114
   Number of public wires:           9
   Number of public wire bits:     112
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $mux                           11
     $not                            1
     $pmux                          11
     $reduce_or                      2

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq                             6
     $logic_not                      2
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      1
     $not                            2
     $or                             5
     $reduce_and                     5
     $reduce_or                      8

=== FPAddSub_ExecutionModule ===

   Number of wires:                 13
   Number of wire bits:             84
   Number of public wires:          10
   Number of public wire bits:      49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                           17
     $mux                           18
     $sub                           17
     $xor                            2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux                           82

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 26
   Number of wire bits:            175
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $and                            3
     $dlatch                        13
     $eq                            12
     $logic_not                      4
     $mux                            8
     $not                            3
     $pmux                          21
     $reduce_or                     10

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            6
     $logic_not                      1
     $mux                            6
     $reduce_or                     21
     $sub                            6

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                          128
     $and                            4
     $logic_not                      2
     $not                           64
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPAddSub_RoundModule ===

   Number of wires:                 36
   Number of wire bits:            130
   Number of public wires:          20
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                           38
     $and                            7
     $mux                           18
     $not                            2
     $or                             5
     $xor                            2

=== FPMult ===

   Number of wires:                  6
   Number of wire bits:             55
   Number of public wires:           6
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            343
   Number of public wires:          27
   Number of public wire bits:     343
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $sdff                         175

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           12
     $and                            1
     $mux                           10
     $or                             1
     $reduce_or                     10
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  9
   Number of wire bits:            119
   Number of public wires:           7
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sub                           70

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                           22
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           28

=== LUT ===

   Number of wires:                 66
   Number of wire bits:            102
   Number of public wires:           2
   Number of public wire bits:      38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 65
     $eq                           378
     $logic_not                      6
     $pmux                          32

=== LUT1 ===

   Number of wires:                 34
   Number of wire bits:             53
   Number of public wires:           2
   Number of public wire bits:      21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $eq                           155
     $logic_not                      5
     $pmux                          16

=== LUT2 ===

   Number of wires:                 66
   Number of wire bits:             86
   Number of public wires:           2
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 65
     $eq                           378
     $logic_not                      6
     $pmux                          16

=== comparator ===

   Number of wires:                 16
   Number of wire bits:             82
   Number of public wires:          16
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $not                            1
     $or                             2

=== compareRecFN_Fp16 ===

   Number of wires:                 57
   Number of wire bits:            127
   Number of public wires:          31
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 43
     $eq                            20
     $logic_and                     17
     $logic_not                     10
     $logic_or                       7
     $lt                            19

=== expunit ===

   Number of wires:                 17
   Number of wire bits:            197
   Number of public wires:          15
   Number of public wire bits:     195
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $not                            1
     $reduce_and                     2
     $sdffe                         96

=== fptofixed_para ===

   Number of wires:                 18
   Number of wire bits:            263
   Number of public wires:           9
   Number of public wire bits:      85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $add                           32
     $gt                            32
     $logic_not                     15
     $mux                           80
     $not                           32
     $shl                           16
     $shr                           16
     $sub                           32

=== logunit ===

   Number of wires:                  7
   Number of wire bits:             71
   Number of public wires:           7
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3

=== mode1_max_tree ===

   Number of wires:                 97
   Number of wire bits:            442
   Number of public wires:          85
   Number of public wire bits:     430
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $logic_and                      4
     $mux                          112
     $not                            5
     $reduce_and                    10
     $sdffe                        128

=== mode2_sub ===

   Number of wires:                 27
   Number of wire bits:            314
   Number of public wires:          27
   Number of public wire bits:     314
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8

=== mode3_exp ===

   Number of wires:                 20
   Number of wire bits:            260
   Number of public wires:          20
   Number of public wire bits:     260
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8

=== mode4_adder_tree ===

   Number of wires:                 56
   Number of wire bits:            583
   Number of public wires:          38
   Number of public wire bits:     430
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $dffe                         128
     $logic_and                      4
     $mux                          144
     $not                            1
     $reduce_bool                    8

=== mode5_ln ===

   Number of wires:                  4
   Number of wire bits:             34
   Number of public wires:           4
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== mode6_sub ===

   Number of wires:                 27
   Number of wire bits:            314
   Number of public wires:          27
   Number of public wire bits:     314
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8

=== mode7_exp ===

   Number of wires:                 20
   Number of wire bits:            260
   Number of public wires:          20
   Number of public wire bits:     260
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8

=== reverseFp16 ===

   Number of wires:                  2
   Number of wire bits:             20
   Number of public wires:           2
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== softmax ===

   Number of wires:                211
   Number of wire bits:           3051
   Number of public wires:         124
   Number of public wire bits:    2176
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                166
     $add                           96
     $and                            2
     $dff                            2
     $eq                            21
     $logic_and                      5
     $lt                            21
     $mux                          739
     $ne                            10
     $not                            8
     $reduce_and                    18
     $reduce_bool                   17
     $sdff                          15
     $sdffe                       1068

=== design hierarchy ===

   softmax                           1
     mode1_max_tree                  0
       comparator                    0
         $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\fNToRecFN      0
           $paramod$2a1f131e11d1b2199ecce1cc3c4396a32c4d7a6f\countLeadingZerosfp16      0
             reverseFp16             0
         compareRecFN_Fp16           0
           $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\isSigNaNRecFN      0
           $paramod$9e98c8b57b69a62ae23148e1bd6c526f9a7e6d2f\recFNToRawFN      0
     mode2_sub                       0
       FPAddSub                      0
         FPAddSub_16                 0
           FPAddSub_AlignModule      0
           FPAddSub_AlignShift1      0
           FPAddSub_AlignShift2      0
           FPAddSub_ExceptionModule      0
           FPAddSub_ExecutionModule      0
           FPAddSub_NormalizeModule      0
           FPAddSub_NormalizeShift1      0
           FPAddSub_NormalizeShift2      0
           FPAddSub_PrealignModule      0
           FPAddSub_RoundModule      0
     mode3_exp                       0
       expunit                       0
         FPAddSub                    0
           FPAddSub_16               0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
         FPMult                      0
           FPMult_16                 0
             FPMult_ExecuteModule      0
             FPMult_NormalizeModule      0
             FPMult_PrepModule       0
             FPMult_RoundModule      0
         LUT                         0
         fptofixed_para              0
     mode4_adder_tree                0
       FPAddSub                      0
         FPAddSub_16                 0
           FPAddSub_AlignModule      0
           FPAddSub_AlignShift1      0
           FPAddSub_AlignShift2      0
           FPAddSub_ExceptionModule      0
           FPAddSub_ExecutionModule      0
           FPAddSub_NormalizeModule      0
           FPAddSub_NormalizeShift1      0
           FPAddSub_NormalizeShift2      0
           FPAddSub_PrealignModule      0
           FPAddSub_RoundModule      0
     mode5_ln                        0
       logunit                       0
         FPAddSub                    0
           FPAddSub_16               0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
         LUT1                        0
         LUT2                        0
     mode6_sub                       0
       FPAddSub                      0
         FPAddSub_16                 0
           FPAddSub_AlignModule      0
           FPAddSub_AlignShift1      0
           FPAddSub_AlignShift2      0
           FPAddSub_ExceptionModule      0
           FPAddSub_ExecutionModule      0
           FPAddSub_NormalizeModule      0
           FPAddSub_NormalizeShift1      0
           FPAddSub_NormalizeShift2      0
           FPAddSub_PrealignModule      0
           FPAddSub_RoundModule      0
     mode7_exp                       0
       expunit                       0
         FPAddSub                    0
           FPAddSub_16               0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
         FPMult                      0
           FPMult_16                 0
             FPMult_ExecuteModule      0
             FPMult_NormalizeModule      0
             FPMult_PrepModule       0
             FPMult_RoundModule      0
         LUT                         0
         fptofixed_para              0

   Number of wires:                211
   Number of wire bits:           3051
   Number of public wires:         124
   Number of public wire bits:    2176
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                166
     $add                           96
     $and                            2
     $dff                            2
     $eq                            21
     $logic_and                      5
     $lt                            21
     $mux                          739
     $ne                            10
     $not                            8
     $reduce_and                    18
     $reduce_bool                   17
     $sdff                          15
     $sdffe                       1068

Warnings: 4 unique messages, 105 total
End of script. Logfile hash: 33830fe681, CPU: user 0.85s system 0.01s, MEM: 25.25 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 23% 5x opt_expr (0 sec), 19% 3x opt_dff (0 sec), ...
