#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jul 19 13:31:35 2025
# Process ID: 113644
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out10
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out10/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out10/vivado.jou
# Running On: coder-hftsoi-hls3, OS: Linux, CPU Frequency: 2954.734 MHz, CPU Physical cores: 32, Host memory: 1081985 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 2432.402 ; gain = 115.992 ; free physical = 610383 ; free virtual = 693154
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 113669
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2870.820 ; gain = 414.508 ; free physical = 609930 ; free virtual = 692954
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_10_4' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_10_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 4285.156 ; gain = 1828.844 ; free physical = 655266 ; free virtual = 738066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 4285.156 ; gain = 1828.844 ; free physical = 658615 ; free virtual = 740408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 4305.082 ; gain = 1848.770 ; free physical = 658586 ; free virtual = 740396
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:26 ; elapsed = 00:01:30 . Memory (MB): peak = 4604.559 ; gain = 2148.246 ; free physical = 558216 ; free virtual = 642817
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 20    
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	               16 Bit    Registers := 3132  
	               12 Bit    Registers := 592   
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 4135  
	   2 Input   15 Bit        Muxes := 3074  
	   2 Input   12 Bit        Muxes := 4679  
	   3 Input    6 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 500   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i_i_i_i_i_reg_133758_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133628_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i2533_i_i_i_reg_138328_reg[15]' (FDE) to 'agg_tmp3_i_i_i_i_i616_i_i_reg_138868_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i_i_i_i_i_reg_133748_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133628_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i313_i313_i313_i_i_i_i_reg_138318_reg[15]' (FDE) to 'agg_tmp3_i_i_i_i_i616_i_i_reg_138868_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i_i_i_i_i_reg_133738_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133628_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i_i_i_i_i_reg_133728_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133628_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i_i_i_i_i_reg_133708_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133628_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i_i_i_i_reg_133698_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133628_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_49348_reg[15]' (FDE) to 'reg_49338_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i_i_i_i_i_reg_133668_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133628_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_49338_reg[15]' (FDE) to 'reg_49328_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i_i_i_i_i_reg_133658_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133628_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_49328_reg[15]' (FDE) to 'reg_49318_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i_i_i_i_i_reg_133648_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133628_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49318_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_133638_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133628_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48802_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133628_reg[15]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_reg_135228_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i_i_i_i_reg_133618_reg[15]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_reg_135228_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i_i_i_i_i_reg_133608_reg[15]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_reg_135228_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135233_reg[2]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135233_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135233_reg[3]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135233_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135233_reg[4]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135233_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135233_reg[5]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135233_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135233_reg[6]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135233_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135233_reg[8]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_reg_135228_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135233_reg[10]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_reg_135228_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_reg_135228_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i2481_i_i_i_reg_134728_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i_i2363_i_i_i_reg_134788_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i2481_i_i_i_reg_134728_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_9_copy_fu_25052_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_8_copy_fu_25056_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_7_copy_fu_25060_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_6_copy_fu_25064_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_5_copy_fu_25068_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_4_copy_fu_25072_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_3_copy_fu_25076_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_2_copy_fu_25080_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_1_copy_fu_25084_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_0_copy_fu_25088_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_137693_reg[2]' (FDE) to 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_137693_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_137693_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_137693_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_137693_reg[4]' (FDE) to 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_137693_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_137693_reg[5]' (FDE) to 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_137693_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_137693_reg[6]' (FDE) to 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_137693_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_137693_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_137693_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_137693_reg[8]' (FDE) to 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_137693_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_137693_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_137693_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_1_reg_137693_reg[11]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_137623_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i1243_i_i_reg_137688_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_137623_reg[2]'
INFO: [Synth 8-3886] merging instance 'reg_49306_reg[15]' (FDE) to 'reg_49294_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49294_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i575_i575_i_i_i_reg_135558_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i2481_i_i_i_reg_134728_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i573_i573_i_i_i_reg_135548_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i2481_i_i_i_reg_134728_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_reg_137618_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_137623_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_137623_reg[2]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_137623_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_137623_reg[3]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_137623_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_137623_reg[4]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_137623_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_137623_reg[5]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_137623_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_137623_reg[6]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_137623_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_137623_reg[7]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_137623_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_137623_reg[8]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_137623_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_137623_reg[9]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_137623_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_137623_reg[11] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i2481_i_i_i_reg_134728_reg[15]' (FDE) to 'agg_tmp3_i_i_i_i_i_i1243_i_i_i_i_reg_134168_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i616_i_i_reg_138868_reg[15]' (FDE) to 'agg_tmp_i311_i311_i_i1585_i1585_i_i_reg_138578_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i_i_i_i_reg_134168_reg[15]' (FDE) to 'agg_tmp_i_i65_i_i_i533_i_i_i_i_i_reg_133918_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_48886_reg[15]' (FDE) to 'reg_48862_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i311_i_i1585_i1585_i_i_reg_138578_reg[15]' (FDE) to 'agg_tmp3_i313_i_i947_i947_i_i_i_reg_138398_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i_i_i_i_reg_134078_reg[15]' (FDE) to 'agg_tmp_i_i65_i_i_i533_i_i_i_i_i_reg_133918_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48862_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i_i_i_i_i_reg_133948_reg[15]' (FDE) to 'agg_tmp_i_i65_i_i_i533_i_i_i_i_i_reg_133918_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i499_i_i_i_i_i_reg_133938_reg[15]' (FDE) to 'agg_tmp_i_i65_i_i_i533_i_i_i_i_i_reg_133918_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i535_i_i_i_i_i_reg_133928_reg[15]' (FDE) to 'agg_tmp_i_i65_i_i_i533_i_i_i_i_i_reg_133918_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i533_i_i_i_i_i_reg_133918_reg[15]' (FDE) to 'agg_tmp_i_i_i139_i_i453_i_i_i_i_i_reg_133958_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i453_i_i_i_i_i_reg_133958_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i_i947_i947_i_i_i_reg_138398_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i1241_i1241_i_i_i_reg_135258_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49150_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i141_i_i775_i775_i775_i_i_reg_137928_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i_i387_i_i_i_reg_138798_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i_i187_i_i821_i_i_i_i_reg_134358_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i_i72_i_i_i_reg_139008_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49114_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i_i187_i_i_i_i_i_i_reg_133808_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i_i573_i_i1847_i1847_i_i_1_reg_137383_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49388_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i_i5089_i_i_reg_138438_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48922_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134058_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49378_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i_i_i_i_i_reg_133718_reg[15]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i421_i_i_i_i_reg_134528_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i_i_i_i_i_reg_134008_reg[15]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i421_i_i_i_i_reg_134528_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_1_reg_136913_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_1_reg_136913_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_1_reg_136913_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_1_reg_136913_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_1_reg_136913_reg[4]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_reg_136908_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_1_reg_136913_reg[5]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_reg_136908_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_1_reg_136913_reg[6]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_1_reg_136913_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_1_reg_136913_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_1_reg_136913_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_1_reg_136913_reg[8]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_1_reg_136913_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_1_reg_136913_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_reg_136908_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_1_reg_136913_reg[11]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_reg_136908_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i261_i261_i261_i_i2815_i_i_reg_136908_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i105_i105_i_i_i_reg_135758_reg[15]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i421_i_i_i_i_reg_134528_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i141_i141_i_i_i_reg_135748_reg[15]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i421_i_i_i_i_reg_134528_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i139_i139_i_i_i_reg_135738_reg[15]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i421_i_i_i_i_reg_134528_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i221_i221_i221_i_i_i_1_reg_135713_reg[2]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i221_i221_i_i_i_1_reg_135713_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i221_i221_i221_i_i_i_1_reg_135713_reg[3]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i221_i221_i_i_i_1_reg_135713_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i221_i221_i221_i_i_i_1_reg_135713_reg[4]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i221_i221_i_i_i_1_reg_135713_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i221_i221_i221_i_i_i_1_reg_135713_reg[5]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i421_i_i_i_i_reg_134528_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i221_i221_i221_i_i_i_1_reg_135713_reg[6]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i221_i221_i_i_i_1_reg_135713_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i221_i221_i221_i_i_i_1_reg_135713_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i221_i221_i_i_i_1_reg_135713_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i221_i221_i221_i_i_i_1_reg_135713_reg[10]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i421_i_i_i_i_reg_134528_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i187_i187_i187_i_i_i_reg_135728_reg[15]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i421_i_i_i_i_reg_134528_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i185_i185_i_i_i_reg_135718_reg[15]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i421_i_i_i_i_reg_134528_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i221_i221_i221_i_i_i_reg_135708_reg[15]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i421_i_i_i_i_reg_134528_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i455_i455_i_i_i_reg_135608_reg[15]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i421_i_i_i_i_reg_134528_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i_i1941_i_i_i_reg_134978_reg[15]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i421_i_i_i_i_reg_134528_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i_i1939_i_i_i_reg_134968_reg[15]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i421_i_i_i_i_reg_134528_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i_i1975_i_i_i_reg_134958_reg[15]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i421_i_i_i_i_reg_134528_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i_i_i1973_i_i_i_reg_134948_reg[15]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i421_i_i_i_i_reg_134528_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_49222_reg[15]' (FDE) to 'reg_49066_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i_i_i_i_reg_134528_reg[15]' (FDE) to 'agg_tmp_i_i_i139_i_i_i1087_i_i_i_i_reg_134228_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i542_i_i_reg_138878_reg[15]' (FDE) to 'agg_tmp_i_i625_i625_i625_i_i_i_reg_138408_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i226_i_i_reg_138928_reg[15]' (FDE) to 'agg_tmp_i_i625_i625_i625_i_i_i_reg_138408_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i302_i_i_reg_138918_reg[15]' (FDE) to 'agg_tmp_i_i625_i625_i625_i_i_i_reg_138408_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i_i_i_i_reg_134228_reg[15]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i_i_i_i_i_reg_133868_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_reg_138678_reg[15]' (FDE) to 'agg_tmp_i_i625_i625_i625_i_i_i_reg_138408_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49066_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i_i_i_reg_138668_reg[15]' (FDE) to 'agg_tmp_i_i625_i625_i625_i_i_i_reg_138408_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i1209_i_i_i_i_reg_134188_reg[15]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i_i_i_i_i_reg_133868_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i_reg_138658_reg[15]' (FDE) to 'agg_tmp_i_i625_i625_i625_i_i_i_reg_138408_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i1207_i_i_i_i_reg_134178_reg[15]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i_i_i_i_i_reg_133868_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i627_i627_i_i3181_i_i_reg_138518_reg[15]' (FDE) to 'agg_tmp_i_i625_i625_i625_i_i_i_reg_138408_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i261_i_i_i_i_i_i_reg_133778_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i311_i_i_i2219_i_i_i_reg_138338_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i_i421_i_i_i4249_i_i_reg_136188_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_reg_135048_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i607_i607_i_i3161_i_i_reg_136718_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i_i_i386_i_i_reg_138898_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49198_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i_i_i535_i535_i_i_i_i_reg_134478_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_reg_137918_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i_i_i2361_i_i_i_reg_134778_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i26_i_reg_138648_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49258_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i219_i219_i219_i_i_i_i_reg_134608_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i2535_i2535_i_i_reg_138548_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i_i_i_i_i2443_i2443_i_i_1_reg_137093_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i_i_i_i2441_i2441_i_i_reg_137078_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49042_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i295_i_i_i2203_i_i_i_reg_134858_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i293_i293_i293_i293_i293_i_i_reg_138158_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i225_i225_i_i_i_reg_138818_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i_i221_i221_i221_i_i_i_i_reg_134618_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48994_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i31_i_i_i_i4493_i_i_reg_136058_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i139_i139_i_i_i_i_reg_134638_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i139_i139_i_i_i_i_1_reg_134643_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i_i575_i_i1849_i1849_i_i_1_reg_137393_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i_i_i_i2517_i_i_i_reg_134718_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i_i533_i533_i_i3087_i_i_reg_136758_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i31_i31_i_i_i3859_i_i_reg_136378_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i379_i_i_i4207_i_i_1_reg_136203_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i_i_i_i2327_i_i_i_reg_134798_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i_i_i_i4567_i_i_reg_136018_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i219_i219_i_i1493_i1493_i_i_1_reg_137563_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:33 ; elapsed = 00:02:40 . Memory (MB): peak = 4620.570 ; gain = 2164.258 ; free physical = 640515 ; free virtual = 728077
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:18 ; elapsed = 00:03:28 . Memory (MB): peak = 4620.570 ; gain = 2164.258 ; free physical = 655779 ; free virtual = 743552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_10_4_U0/agg_tmp3_i_i_i_i_i_i1243_i_i_i_i_1_reg_134173_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_10_4_U0/agg_tmp_i_i_i_i_i_i1241_i1241_i_i_i_1_reg_135263_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_10_4_U0/agg_tmp3_i_i67_i67_i_i_i1015_i1015_i_i_i_1_reg_135373_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_10_4_U0/agg_tmp3_i33_i_i107_i107_i107_i_i1381_i_i_i_1_reg_135223_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_10_4_U0/agg_tmp_i_i_i_i300_i_i_i_1_reg_138973_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_10_4_U0/agg_tmp_i_i_i139_i_i_i_i_i4915_i_i_1_reg_135883_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_10_4_U0/reg_49252_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_10_4_U0/agg_tmp3_i_i67_i67_i_i_i1015_i_i_i_i_1_reg_134273_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_10_4_U0/agg_tmp3_i_i_i_i_i5089_i_i_1_reg_138443_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_10_4_U0/agg_tmp3_i_i67_i67_i_i381_i_i_i_i_i_1_reg_134003_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_10_4_U0/agg_tmp_i_i_i_i293_i293_i293_i293_i_i_i_1_reg_135673_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_10_4_U0/agg_tmp_i31_i_i105_i_i419_i419_i419_i_i_i_1_reg_135623_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_10_4_U0/agg_tmp_i_i_i_i_i_i26_i_1_reg_138653_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_10_4_U0/agg_tmp_i31_i31_i_i_i_i1133_i1133_i_i_i_1_reg_135313_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_10_4_U0/agg_tmp3_i_i67_i_i221_i221_i221_i_i_i_i_1_reg_134623_reg[5] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:30 ; elapsed = 00:03:46 . Memory (MB): peak = 4628.574 ; gain = 2172.262 ; free physical = 624887 ; free virtual = 712676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:22 ; elapsed = 00:04:38 . Memory (MB): peak = 4628.574 ; gain = 2172.262 ; free physical = 587080 ; free virtual = 674998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:23 ; elapsed = 00:04:40 . Memory (MB): peak = 4628.574 ; gain = 2172.262 ; free physical = 587079 ; free virtual = 674997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:34 ; elapsed = 00:04:51 . Memory (MB): peak = 4628.574 ; gain = 2172.262 ; free physical = 580574 ; free virtual = 668492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:35 ; elapsed = 00:04:52 . Memory (MB): peak = 4628.574 ; gain = 2172.262 ; free physical = 586645 ; free virtual = 674563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:01 ; elapsed = 00:05:18 . Memory (MB): peak = 4628.574 ; gain = 2172.262 ; free physical = 570920 ; free virtual = 658848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:02 ; elapsed = 00:05:19 . Memory (MB): peak = 4628.574 ; gain = 2172.262 ; free physical = 565975 ; free virtual = 653903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  3074|
|3     |LUT1   |   320|
|4     |LUT2   | 19701|
|5     |LUT3   |  3863|
|6     |LUT4   | 23149|
|7     |LUT5   | 21538|
|8     |LUT6   | 81174|
|9     |MUXF7  |   527|
|10    |FDRE   | 53268|
|11    |FDSE   |    31|
|12    |IBUF   | 40004|
|13    |OBUF   |   173|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                    |Cells  |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                          | 246823|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |    150|
|3     |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w16_d2_S                                                   |     69|
|4     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_41                                       |     61|
|5     |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w16_d2_S_0                                                 |     70|
|6     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_40                                       |     61|
|7     |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w16_d2_S_1                                                 |     70|
|8     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_39                                       |     61|
|9     |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w16_d2_S_2                                                 |     80|
|10    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_38                                       |     61|
|11    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w16_d2_S_3                                                 |     71|
|12    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_37                                       |     61|
|13    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w16_d2_S_4                                                 |     69|
|14    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_36                                       |     61|
|15    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w16_d2_S_5                                                 |     70|
|16    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_35                                       |     61|
|17    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w16_d2_S_6                                                 |     73|
|18    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_34                                       |     61|
|19    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w16_d2_S_7                                                 |     69|
|20    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_33                                       |     61|
|21    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w16_d2_S_8                                                 |     71|
|22    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg                                          |     61|
|23    |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_10_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_10_4 | 205773|
|24    |    call_ret1236_operator_s_fu_33778                                 |hls_dummy_operator_s                                                      |      2|
|25    |    call_ret1237_operator_s_fu_33788                                 |hls_dummy_operator_s_9                                                    |      2|
|26    |    call_ret1238_operator_s_fu_33798                                 |hls_dummy_operator_s_10                                                   |      2|
|27    |    call_ret1239_operator_s_fu_33806                                 |hls_dummy_operator_s_11                                                   |      2|
|28    |    call_ret1240_operator_s_fu_33816                                 |hls_dummy_operator_s_12                                                   |      2|
|29    |    call_ret1241_operator_s_fu_33826                                 |hls_dummy_operator_s_13                                                   |      2|
|30    |    call_ret1507_operator_s_fu_35682                                 |hls_dummy_operator_s_14                                                   |      2|
|31    |    call_ret1508_operator_s_fu_35692                                 |hls_dummy_operator_s_15                                                   |      2|
|32    |    call_ret1509_operator_s_fu_35702                                 |hls_dummy_operator_s_16                                                   |      2|
|33    |    call_ret1525_operator_s_fu_35822                                 |hls_dummy_operator_s_17                                                   |      2|
|34    |    call_ret1526_operator_s_fu_35832                                 |hls_dummy_operator_s_18                                                   |      2|
|35    |    call_ret1527_operator_s_fu_35842                                 |hls_dummy_operator_s_19                                                   |      2|
|36    |    call_ret1680_operator_s_fu_36886                                 |hls_dummy_operator_s_20                                                   |      2|
|37    |    call_ret1681_operator_s_fu_36896                                 |hls_dummy_operator_s_21                                                   |      2|
|38    |    call_ret1682_operator_s_fu_36906                                 |hls_dummy_operator_s_22                                                   |      2|
|39    |    call_ret1700_operator_s_fu_37026                                 |hls_dummy_operator_s_23                                                   |      2|
|40    |    call_ret1701_operator_s_fu_37036                                 |hls_dummy_operator_s_24                                                   |      2|
|41    |    call_ret1702_operator_s_fu_37046                                 |hls_dummy_operator_s_25                                                   |      2|
|42    |    call_ret1812_operator_s_fu_37810                                 |hls_dummy_operator_s_26                                                   |      2|
|43    |    call_ret1813_operator_s_fu_37820                                 |hls_dummy_operator_s_27                                                   |      2|
|44    |    call_ret1814_operator_s_fu_37830                                 |hls_dummy_operator_s_28                                                   |      2|
|45    |    grp_operator_s_fu_27618                                          |hls_dummy_operator_s_29                                                   |      2|
|46    |    grp_operator_s_fu_28178                                          |hls_dummy_operator_s_30                                                   |      2|
|47    |    grp_operator_s_fu_28524                                          |hls_dummy_operator_s_31                                                   |      2|
|48    |    grp_operator_s_fu_28794                                          |hls_dummy_operator_s_32                                                   |      2|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:02 ; elapsed = 00:05:19 . Memory (MB): peak = 4628.574 ; gain = 2172.262 ; free physical = 567569 ; free virtual = 655497
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:05 ; elapsed = 00:05:24 . Memory (MB): peak = 4628.574 ; gain = 2172.262 ; free physical = 587822 ; free virtual = 675750
Synthesis Optimization Complete : Time (s): cpu = 00:05:05 ; elapsed = 00:05:24 . Memory (MB): peak = 4628.574 ; gain = 2172.262 ; free physical = 587837 ; free virtual = 675742
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4628.574 ; gain = 0.000 ; free physical = 602944 ; free virtual = 690888
INFO: [Netlist 29-17] Analyzing 43606 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 6 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_10_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4967.543 ; gain = 0.000 ; free physical = 599993 ; free virtual = 688309
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 40004 instances

Synth Design complete | Checksum: 8fd25956
INFO: [Common 17-83] Releasing license: Synthesis
213 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:11 ; elapsed = 00:06:31 . Memory (MB): peak = 4967.543 ; gain = 2535.141 ; free physical = 589586 ; free virtual = 677902
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 17658.377; main = 4225.650; forked = 13935.722
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 22711.223; main = 4967.547; forked = 18086.566
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 5031.574 ; gain = 64.031 ; free physical = 591619 ; free virtual = 680059

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e6657624

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 5197.965 ; gain = 166.391 ; free physical = 591290 ; free virtual = 680408

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 163 inverters resulting in an inversion of 340 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19546b6ff

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 5257.918 ; gain = 0.000 ; free physical = 600263 ; free virtual = 689511
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 171 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 108b5c711

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 5257.918 ; gain = 0.000 ; free physical = 596682 ; free virtual = 685929
INFO: [Opt 31-389] Phase Constant propagation created 20 cells and removed 36 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c1f1081e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 5257.918 ; gain = 0.000 ; free physical = 595266 ; free virtual = 684636
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 118b162ae

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 5257.918 ; gain = 0.000 ; free physical = 594327 ; free virtual = 683696
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 7bac4302

Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 5257.918 ; gain = 0.000 ; free physical = 595323 ; free virtual = 684692
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |             171  |                                              0  |
|  Constant propagation         |              20  |              36  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1511d00ba

Time (s): cpu = 00:00:44 ; elapsed = 00:00:38 . Memory (MB): peak = 5257.918 ; gain = 0.000 ; free physical = 600911 ; free virtual = 690280

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1511d00ba

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 5257.918 ; gain = 0.000 ; free physical = 596394 ; free virtual = 685767

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1511d00ba

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5257.918 ; gain = 0.000 ; free physical = 596449 ; free virtual = 685822

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 5257.918 ; gain = 0.000 ; free physical = 596058 ; free virtual = 685431
Ending Netlist Obfuscation Task | Checksum: 1511d00ba

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 5257.918 ; gain = 0.000 ; free physical = 595845 ; free virtual = 685219
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:02 . Memory (MB): peak = 5257.918 ; gain = 290.375 ; free physical = 595821 ; free virtual = 685195
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 13:40:13 2025...
