# system info q_sys on 2019.10.01.23:40:07
system_info:
name,value
DEVICE,5CGXFC9D6F27C7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1569965966
#
#
# Files generated for q_sys on 2019.10.01.23:40:07
files:
filepath,kind,attributes,module,is_top
simulation/q_sys.v,VERILOG,,q_sys,true
simulation/submodules/altera_xcvr_functions.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/altera_xcvr_functions.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/av_xcvr_h.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/av_xcvr_h.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_resync.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_resync.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_h.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_h.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cal_seq.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_cal_seq.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xreconf_cif.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xreconf_cif.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xreconf_uif.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xreconf_uif.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xreconf_basic_acq.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xreconf_basic_acq.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_analog.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_analog.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_analog_av.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_analog_av.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xreconf_analog_datactrl_av.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xreconf_analog_datactrl_av.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xreconf_analog_rmw_av.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xreconf_analog_rmw_av.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xreconf_analog_ctrlsm.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xreconf_analog_ctrlsm.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_offset_cancellation.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_offset_cancellation.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_eyemon.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_eyemon.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_adce.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_adce.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd_av.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd_cal_av.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd_control_av.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd_av.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd_cal_av.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd_control_av.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_mif.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_mif.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/av_xcvr_reconfig_mif.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/av_xcvr_reconfig_mif_ctrl.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/av_xcvr_reconfig_mif_avmm.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/av_xcvr_reconfig_mif.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/av_xcvr_reconfig_mif_ctrl.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/av_xcvr_reconfig_mif_avmm.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_pll.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_pll.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/av_xcvr_reconfig_pll.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/av_xcvr_reconfig_pll_ctrl.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/av_xcvr_reconfig_pll.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/av_xcvr_reconfig_pll_ctrl.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_soc.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_ram.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_ram.hex,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_direct.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_arbiter_acq.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_basic.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_arbiter_acq.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_basic.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/av_xrbasic_l2p_addr.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/av_xrbasic_l2p_ch.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/av_xrbasic_l2p_rom.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/av_xrbasic_lif_csr.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/av_xrbasic_lif.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/av_xcvr_reconfig_basic.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/av_xrbasic_l2p_addr.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/av_xrbasic_l2p_ch.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/av_xrbasic_l2p_rom.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/av_xrbasic_lif_csr.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/av_xrbasic_lif.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/av_xcvr_reconfig_basic.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_arbiter.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_m2s.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/altera_wait_generate.v,VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_csr_selector.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_arbiter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_m2s.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/altera_wait_generate.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_csr_selector.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/sv_reconfig_bundle_to_basic.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_reconfig_bundle_to_basic.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/av_reconfig_bundle_to_basic.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/av_reconfig_bundle_to_xcvr.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/av_reconfig_bundle_to_basic.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/av_reconfig_bundle_to_xcvr.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu.v,VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v,VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v,VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_nios2_waves.do,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.hex,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.dat,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.hex,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.dat,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v,VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/altera_reset_controller.v,VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/altera_reset_controller.sdc,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/plain_files.txt,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/mentor_files.txt,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/cadence_files.txt,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/synopsys_files.txt,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/aldec_files.txt,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/q_sys_ctl_0.v,VERILOG,,q_sys_ctl_0,false
simulation/submodules/custom_master.v,VERILOG,,custom_master,false
simulation/submodules/burst_write_master.v,VERILOG,,custom_master,false
simulation/submodules/burst_read_master.v,VERILOG,,custom_master,false
simulation/submodules/latency_aware_write_master.v,VERILOG,,custom_master,false
simulation/submodules/latency_aware_read_master.v,VERILOG,,custom_master,false
simulation/submodules/q_sys_onchip_memory2_0.v,VERILOG,,q_sys_onchip_memory2_0,false
simulation/submodules/avalon_stif/altpciexpav_stif_a2p_addrtrans.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_a2p_fixtrans.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_a2p_vartrans.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_control_register.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_cr_avalon.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_cr_interrupt.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_cr_rp.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_cfg_status.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_cr_mailbox.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_p2a_addrtrans.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_reg_fifo.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_rx.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_rx_cntrl.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_rx_resp.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_tx.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_tx_cntrl.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_txavl_cntrl.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_stif_txresp_cntrl.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_stif/altpciexpav_clksync.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_a2p_addrtrans.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_a2p_fixtrans.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_a2p_vartrans.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_clksync.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_control_register.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_cr_avalon.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_cr_interrupt.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_cr_rp.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_cfg_status.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_cr_mailbox.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_p2a_addrtrans.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_rx.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_rx_cntrl.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_fifo.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_rxm_adapter.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_rx_resp.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_tx.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_tx_cntrl.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_txavl_cntrl.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_txresp_cntrl.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_mm_128/altpciexpav128_underflow_adapter.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/avalon_lite/altpciexpav_lite_app.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/altpcie_cv_hip_avmm_hwtcl.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/altpciexpav_stif_app.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/altpciexpav128_app.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/altpcie_cv_hip_ast_hwtcl.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/altpcie_av_hip_128bit_atom.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/altpcie_av_hip_ast_hwtcl.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/altpcie_rs_hip.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/altpcie_rs_serdes.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/altpcierd_hip_rs.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/altera_xcvr_functions.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/sv_reconfig_bundle_to_xcvr.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/sv_reconfig_bundle_to_ip.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/sv_reconfig_bundle_merger.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/av_xcvr_h.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/av_xcvr_avmm_csr.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/av_tx_pma_ch.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/av_tx_pma.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/av_rx_pma.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/av_pma.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/av_pcs_ch.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/av_pcs.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/av_xcvr_avmm.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/av_xcvr_native.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/av_xcvr_plls.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/av_xcvr_data_adapter.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/av_reconfig_bundle_to_basic.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/av_reconfig_bundle_to_xcvr.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/av_hssi_8g_rx_pcs_rbc.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/av_hssi_8g_tx_pcs_rbc.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/av_hssi_common_pcs_pma_interface_rbc.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/av_hssi_common_pld_pcs_interface_rbc.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/av_hssi_pipe_gen1_2_rbc.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/alt_reset_ctrl_lego.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/alt_reset_ctrl_tgx_cdrauto.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/alt_xcvr_resync.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/alt_xcvr_csr_common_h.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/alt_xcvr_csr_common.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/alt_xcvr_csr_pcs8g_h.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/alt_xcvr_csr_pcs8g.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/alt_xcvr_csr_selector.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/alt_xcvr_mgmt2dec.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/altera_wait_generate.v,VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/av_xcvr_emsip_adapter.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/av_xcvr_pipe_native_hip.sv,SYSTEM_VERILOG,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/plain_files.txt,OTHER,,altpcie_cv_hip_avmm_hwtcl,false
simulation/submodules/q_sys_pio_coder_rst.v,VERILOG,,q_sys_pio_coder_rst,false
simulation/submodules/q_sys_mm_interconnect_0.v,VERILOG,,q_sys_mm_interconnect_0,false
simulation/submodules/q_sys_mm_interconnect_1.v,VERILOG,,q_sys_mm_interconnect_1,false
simulation/submodules/q_sys_mm_interconnect_2.v,VERILOG,,q_sys_mm_interconnect_2,false
simulation/submodules/q_sys_irq_mapper.sv,SYSTEM_VERILOG,,q_sys_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/dispatcher.v,VERILOG,,dispatcher,false
simulation/submodules/csr_block.v,VERILOG,,dispatcher,false
simulation/submodules/descriptor_buffers.v,VERILOG,,dispatcher,false
simulation/submodules/response_block.v,VERILOG,,dispatcher,false
simulation/submodules/fifo_with_byteenables.v,VERILOG,,dispatcher,false
simulation/submodules/read_signal_breakout.v,VERILOG,,dispatcher,false
simulation/submodules/write_signal_breakout.v,VERILOG,,dispatcher,false
simulation/submodules/read_master.v,VERILOG,,read_master,false
simulation/submodules/MM_to_ST_Adapter.v,VERILOG,,read_master,false
simulation/submodules/read_burst_control.v,VERILOG,,read_master,false
simulation/submodules/write_master.v,VERILOG,,write_master,false
simulation/submodules/byte_enable_generator.v,VERILOG,,write_master,false
simulation/submodules/ST_to_MM_Adapter.v,VERILOG,,write_master,false
simulation/submodules/write_burst_control.v,VERILOG,,write_master,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/q_sys_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_router,false
simulation/submodules/q_sys_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_router_001,false
simulation/submodules/q_sys_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_router_003,false
simulation/submodules/q_sys_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_router_005,false
simulation/submodules/q_sys_mm_interconnect_0_router_006.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_router_006,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/q_sys_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_cmd_demux,false
simulation/submodules/q_sys_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/q_sys_mm_interconnect_0_cmd_demux_003.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_cmd_demux_003,false
simulation/submodules/q_sys_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_cmd_mux,false
simulation/submodules/q_sys_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/q_sys_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_rsp_demux,false
simulation/submodules/q_sys_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/q_sys_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_rsp_mux,false
simulation/submodules/q_sys_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/q_sys_mm_interconnect_0_rsp_mux_003.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_rsp_mux_003,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_rsp_mux_003,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_pipeline_stage,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_pipeline_stage,false
simulation/submodules/q_sys_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,q_sys_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/q_sys_mm_interconnect_0_avalon_st_adapter_001.v,VERILOG,,q_sys_mm_interconnect_0_avalon_st_adapter_001,false
simulation/submodules/q_sys_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_1_router,false
simulation/submodules/q_sys_mm_interconnect_1_router_001.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_1_router_001,false
simulation/submodules/q_sys_mm_interconnect_1_router_003.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_1_router_003,false
simulation/submodules/q_sys_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_1_cmd_demux,false
simulation/submodules/q_sys_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_1_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_1_cmd_mux,false
simulation/submodules/q_sys_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_1_rsp_demux,false
simulation/submodules/q_sys_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_1_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_1_rsp_mux,false
simulation/submodules/q_sys_mm_interconnect_1_avalon_st_adapter_002.v,VERILOG,,q_sys_mm_interconnect_1_avalon_st_adapter_002,false
simulation/submodules/q_sys_mm_interconnect_2_router.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_2_router,false
simulation/submodules/q_sys_mm_interconnect_2_router_001.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_2_router_001,false
simulation/submodules/q_sys_mm_interconnect_2_cmd_demux.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_2_cmd_demux,false
simulation/submodules/q_sys_mm_interconnect_2_cmd_mux.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_2_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_2_cmd_mux,false
simulation/submodules/q_sys_mm_interconnect_2_rsp_demux.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_2_rsp_demux,false
simulation/submodules/q_sys_mm_interconnect_2_rsp_mux.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_2_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_2_rsp_mux,false
simulation/submodules/q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/q_sys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0,false
simulation/submodules/q_sys_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0.sv,SYSTEM_VERILOG,,q_sys_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
q_sys.alt_xcvr_reconfig_0,alt_xcvr_reconfig
q_sys.ctl_0,q_sys_ctl_0
q_sys.ctl_0.modular_sgdma_dispatcher_0,dispatcher
q_sys.ctl_0.dma_read_master_0,read_master
q_sys.ctl_0.dma_write_master_0,write_master
q_sys.ctl_0.rst_controller,altera_reset_controller
q_sys.master_read,custom_master
q_sys.master_write,custom_master
q_sys.onchip_memory2_0,q_sys_onchip_memory2_0
q_sys.pcie_cv_hip_avmm_0,altpcie_cv_hip_avmm_hwtcl
q_sys.pio_coder_rst,q_sys_pio_coder_rst
q_sys.pio_encoder_start,q_sys_pio_coder_rst
q_sys.mm_interconnect_0,q_sys_mm_interconnect_0
q_sys.mm_interconnect_0.pcie_cv_hip_avmm_0_Rxm_BAR0_translator,altera_merlin_master_translator
q_sys.mm_interconnect_0.master_read_avalon_master_translator,altera_merlin_master_translator
q_sys.mm_interconnect_0.master_write_avalon_master_translator,altera_merlin_master_translator
q_sys.mm_interconnect_0.ctl_0_dma_read_master_0_data_read_master_translator,altera_merlin_master_translator
q_sys.mm_interconnect_0.ctl_0_dma_write_master_0_data_write_master_translator,altera_merlin_master_translator
q_sys.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
q_sys.mm_interconnect_0.pcie_cv_hip_avmm_0_Txs_translator,altera_merlin_slave_translator
q_sys.mm_interconnect_0.pcie_cv_hip_avmm_0_Rxm_BAR0_agent,altera_merlin_master_agent
q_sys.mm_interconnect_0.master_read_avalon_master_agent,altera_merlin_master_agent
q_sys.mm_interconnect_0.master_write_avalon_master_agent,altera_merlin_master_agent
q_sys.mm_interconnect_0.ctl_0_dma_read_master_0_data_read_master_agent,altera_merlin_master_agent
q_sys.mm_interconnect_0.ctl_0_dma_write_master_0_data_write_master_agent,altera_merlin_master_agent
q_sys.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
q_sys.mm_interconnect_0.pcie_cv_hip_avmm_0_Txs_agent,altera_merlin_slave_agent
q_sys.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_0.pcie_cv_hip_avmm_0_Txs_agent_rsp_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_0.pcie_cv_hip_avmm_0_Txs_agent_rdata_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_0.router,q_sys_mm_interconnect_0_router
q_sys.mm_interconnect_0.router_001,q_sys_mm_interconnect_0_router_001
q_sys.mm_interconnect_0.router_002,q_sys_mm_interconnect_0_router_001
q_sys.mm_interconnect_0.router_003,q_sys_mm_interconnect_0_router_003
q_sys.mm_interconnect_0.router_004,q_sys_mm_interconnect_0_router_003
q_sys.mm_interconnect_0.router_005,q_sys_mm_interconnect_0_router_005
q_sys.mm_interconnect_0.router_006,q_sys_mm_interconnect_0_router_006
q_sys.mm_interconnect_0.ctl_0_dma_read_master_0_data_read_master_limiter,altera_merlin_traffic_limiter
q_sys.mm_interconnect_0.onchip_memory2_0_s1_burst_adapter,altera_merlin_burst_adapter
q_sys.mm_interconnect_0.pcie_cv_hip_avmm_0_Txs_burst_adapter,altera_merlin_burst_adapter
q_sys.mm_interconnect_0.cmd_demux,q_sys_mm_interconnect_0_cmd_demux
q_sys.mm_interconnect_0.cmd_demux_001,q_sys_mm_interconnect_0_cmd_demux_001
q_sys.mm_interconnect_0.cmd_demux_002,q_sys_mm_interconnect_0_cmd_demux_001
q_sys.mm_interconnect_0.cmd_demux_003,q_sys_mm_interconnect_0_cmd_demux_003
q_sys.mm_interconnect_0.cmd_demux_004,q_sys_mm_interconnect_0_cmd_demux_003
q_sys.mm_interconnect_0.cmd_mux,q_sys_mm_interconnect_0_cmd_mux
q_sys.mm_interconnect_0.cmd_mux_001,q_sys_mm_interconnect_0_cmd_mux_001
q_sys.mm_interconnect_0.rsp_demux,q_sys_mm_interconnect_0_rsp_demux
q_sys.mm_interconnect_0.rsp_demux_001,q_sys_mm_interconnect_0_rsp_demux_001
q_sys.mm_interconnect_0.rsp_mux,q_sys_mm_interconnect_0_rsp_mux
q_sys.mm_interconnect_0.rsp_mux_001,q_sys_mm_interconnect_0_rsp_mux_001
q_sys.mm_interconnect_0.rsp_mux_002,q_sys_mm_interconnect_0_rsp_mux_001
q_sys.mm_interconnect_0.rsp_mux_003,q_sys_mm_interconnect_0_rsp_mux_003
q_sys.mm_interconnect_0.rsp_mux_004,q_sys_mm_interconnect_0_rsp_mux_003
q_sys.mm_interconnect_0.pcie_cv_hip_avmm_0_Rxm_BAR0_to_onchip_memory2_0_s1_cmd_width_adapter,altera_merlin_width_adapter
q_sys.mm_interconnect_0.ctl_0_dma_read_master_0_data_read_master_to_onchip_memory2_0_s1_cmd_width_adapter,altera_merlin_width_adapter
q_sys.mm_interconnect_0.ctl_0_dma_read_master_0_data_read_master_to_pcie_cv_hip_avmm_0_Txs_cmd_width_adapter,altera_merlin_width_adapter
q_sys.mm_interconnect_0.ctl_0_dma_write_master_0_data_write_master_to_onchip_memory2_0_s1_cmd_width_adapter,altera_merlin_width_adapter
q_sys.mm_interconnect_0.ctl_0_dma_write_master_0_data_write_master_to_pcie_cv_hip_avmm_0_Txs_cmd_width_adapter,altera_merlin_width_adapter
q_sys.mm_interconnect_0.onchip_memory2_0_s1_to_pcie_cv_hip_avmm_0_Rxm_BAR0_rsp_width_adapter,altera_merlin_width_adapter
q_sys.mm_interconnect_0.onchip_memory2_0_s1_to_ctl_0_dma_read_master_0_data_read_master_rsp_width_adapter,altera_merlin_width_adapter
q_sys.mm_interconnect_0.onchip_memory2_0_s1_to_ctl_0_dma_write_master_0_data_write_master_rsp_width_adapter,altera_merlin_width_adapter
q_sys.mm_interconnect_0.pcie_cv_hip_avmm_0_Txs_to_ctl_0_dma_read_master_0_data_read_master_rsp_width_adapter,altera_merlin_width_adapter
q_sys.mm_interconnect_0.pcie_cv_hip_avmm_0_Txs_to_ctl_0_dma_write_master_0_data_write_master_rsp_width_adapter,altera_merlin_width_adapter
q_sys.mm_interconnect_0.limiter_pipeline,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_0.limiter_pipeline_001,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_0.agent_pipeline,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_0.agent_pipeline_001,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_0.agent_pipeline_002,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_0.agent_pipeline_003,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_0.mux_pipeline,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_0.mux_pipeline_001,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_0.mux_pipeline_002,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_0.mux_pipeline_003,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_0.mux_pipeline_004,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_0.mux_pipeline_005,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_0.mux_pipeline_006,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_0.mux_pipeline_007,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_0.mux_pipeline_008,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_0.mux_pipeline_009,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_0.mux_pipeline_010,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_0.mux_pipeline_011,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_0.mux_pipeline_012,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_0.mux_pipeline_013,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_0.avalon_st_adapter,q_sys_mm_interconnect_0_avalon_st_adapter
q_sys.mm_interconnect_0.avalon_st_adapter.error_adapter_0,q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
q_sys.mm_interconnect_0.avalon_st_adapter_001,q_sys_mm_interconnect_0_avalon_st_adapter_001
q_sys.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,q_sys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
q_sys.mm_interconnect_1,q_sys_mm_interconnect_1
q_sys.mm_interconnect_1.pcie_cv_hip_avmm_0_Rxm_BAR2_translator,altera_merlin_master_translator
q_sys.mm_interconnect_1.pcie_cv_hip_avmm_0_Cra_translator,altera_merlin_slave_translator
q_sys.mm_interconnect_1.ctl_0_modular_sgdma_dispatcher_0_csr_translator,altera_merlin_slave_translator
q_sys.mm_interconnect_1.ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_translator,altera_merlin_slave_translator
q_sys.mm_interconnect_1.pcie_cv_hip_avmm_0_Rxm_BAR2_agent,altera_merlin_master_agent
q_sys.mm_interconnect_1.pcie_cv_hip_avmm_0_Cra_agent,altera_merlin_slave_agent
q_sys.mm_interconnect_1.ctl_0_modular_sgdma_dispatcher_0_csr_agent,altera_merlin_slave_agent
q_sys.mm_interconnect_1.ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_agent,altera_merlin_slave_agent
q_sys.mm_interconnect_1.pcie_cv_hip_avmm_0_Cra_agent_rsp_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_1.ctl_0_modular_sgdma_dispatcher_0_csr_agent_rsp_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_1.ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_agent_rsp_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_1.ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_agent_rdata_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_1.router,q_sys_mm_interconnect_1_router
q_sys.mm_interconnect_1.router_001,q_sys_mm_interconnect_1_router_001
q_sys.mm_interconnect_1.router_002,q_sys_mm_interconnect_1_router_001
q_sys.mm_interconnect_1.router_003,q_sys_mm_interconnect_1_router_003
q_sys.mm_interconnect_1.pcie_cv_hip_avmm_0_Rxm_BAR2_limiter,altera_merlin_traffic_limiter
q_sys.mm_interconnect_1.pcie_cv_hip_avmm_0_Cra_burst_adapter,altera_merlin_burst_adapter
q_sys.mm_interconnect_1.ctl_0_modular_sgdma_dispatcher_0_csr_burst_adapter,altera_merlin_burst_adapter
q_sys.mm_interconnect_1.ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_burst_adapter,altera_merlin_burst_adapter
q_sys.mm_interconnect_1.cmd_demux,q_sys_mm_interconnect_1_cmd_demux
q_sys.mm_interconnect_1.cmd_mux,q_sys_mm_interconnect_1_cmd_mux
q_sys.mm_interconnect_1.cmd_mux_001,q_sys_mm_interconnect_1_cmd_mux
q_sys.mm_interconnect_1.cmd_mux_002,q_sys_mm_interconnect_1_cmd_mux
q_sys.mm_interconnect_1.rsp_demux,q_sys_mm_interconnect_1_rsp_demux
q_sys.mm_interconnect_1.rsp_demux_001,q_sys_mm_interconnect_1_rsp_demux
q_sys.mm_interconnect_1.rsp_demux_002,q_sys_mm_interconnect_1_rsp_demux
q_sys.mm_interconnect_1.rsp_mux,q_sys_mm_interconnect_1_rsp_mux
q_sys.mm_interconnect_1.pcie_cv_hip_avmm_0_Cra_rsp_width_adapter,altera_merlin_width_adapter
q_sys.mm_interconnect_1.ctl_0_modular_sgdma_dispatcher_0_csr_rsp_width_adapter,altera_merlin_width_adapter
q_sys.mm_interconnect_1.ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_rsp_width_adapter,altera_merlin_width_adapter
q_sys.mm_interconnect_1.pcie_cv_hip_avmm_0_Cra_cmd_width_adapter,altera_merlin_width_adapter
q_sys.mm_interconnect_1.ctl_0_modular_sgdma_dispatcher_0_csr_cmd_width_adapter,altera_merlin_width_adapter
q_sys.mm_interconnect_1.ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_cmd_width_adapter,altera_merlin_width_adapter
q_sys.mm_interconnect_1.limiter_pipeline,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_1.limiter_pipeline_001,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_1.agent_pipeline,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_1.agent_pipeline_001,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_1.agent_pipeline_002,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_1.agent_pipeline_003,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_1.agent_pipeline_004,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_1.agent_pipeline_005,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_1.mux_pipeline,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_1.mux_pipeline_001,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_1.mux_pipeline_002,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_1.mux_pipeline_003,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_1.mux_pipeline_004,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_1.mux_pipeline_005,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_1.avalon_st_adapter,q_sys_mm_interconnect_0_avalon_st_adapter
q_sys.mm_interconnect_1.avalon_st_adapter.error_adapter_0,q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
q_sys.mm_interconnect_1.avalon_st_adapter_001,q_sys_mm_interconnect_0_avalon_st_adapter
q_sys.mm_interconnect_1.avalon_st_adapter_001.error_adapter_0,q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
q_sys.mm_interconnect_1.avalon_st_adapter_002,q_sys_mm_interconnect_1_avalon_st_adapter_002
q_sys.mm_interconnect_1.avalon_st_adapter_002.error_adapter_0,q_sys_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0
q_sys.mm_interconnect_2,q_sys_mm_interconnect_2
q_sys.mm_interconnect_2.pcie_cv_hip_avmm_0_Rxm_BAR4_translator,altera_merlin_master_translator
q_sys.mm_interconnect_2.pio_encoder_start_s1_translator,altera_merlin_slave_translator
q_sys.mm_interconnect_2.pio_coder_rst_s1_translator,altera_merlin_slave_translator
q_sys.mm_interconnect_2.pcie_cv_hip_avmm_0_Rxm_BAR4_agent,altera_merlin_master_agent
q_sys.mm_interconnect_2.pio_encoder_start_s1_agent,altera_merlin_slave_agent
q_sys.mm_interconnect_2.pio_coder_rst_s1_agent,altera_merlin_slave_agent
q_sys.mm_interconnect_2.pio_encoder_start_s1_agent_rsp_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_2.pio_coder_rst_s1_agent_rsp_fifo,altera_avalon_sc_fifo
q_sys.mm_interconnect_2.router,q_sys_mm_interconnect_2_router
q_sys.mm_interconnect_2.router_001,q_sys_mm_interconnect_2_router_001
q_sys.mm_interconnect_2.router_002,q_sys_mm_interconnect_2_router_001
q_sys.mm_interconnect_2.pcie_cv_hip_avmm_0_Rxm_BAR4_limiter,altera_merlin_traffic_limiter
q_sys.mm_interconnect_2.pio_encoder_start_s1_burst_adapter,altera_merlin_burst_adapter
q_sys.mm_interconnect_2.pio_coder_rst_s1_burst_adapter,altera_merlin_burst_adapter
q_sys.mm_interconnect_2.cmd_demux,q_sys_mm_interconnect_2_cmd_demux
q_sys.mm_interconnect_2.cmd_mux,q_sys_mm_interconnect_2_cmd_mux
q_sys.mm_interconnect_2.cmd_mux_001,q_sys_mm_interconnect_2_cmd_mux
q_sys.mm_interconnect_2.rsp_demux,q_sys_mm_interconnect_2_rsp_demux
q_sys.mm_interconnect_2.rsp_demux_001,q_sys_mm_interconnect_2_rsp_demux
q_sys.mm_interconnect_2.rsp_mux,q_sys_mm_interconnect_2_rsp_mux
q_sys.mm_interconnect_2.pio_encoder_start_s1_rsp_width_adapter,altera_merlin_width_adapter
q_sys.mm_interconnect_2.pio_coder_rst_s1_rsp_width_adapter,altera_merlin_width_adapter
q_sys.mm_interconnect_2.pio_encoder_start_s1_cmd_width_adapter,altera_merlin_width_adapter
q_sys.mm_interconnect_2.pio_coder_rst_s1_cmd_width_adapter,altera_merlin_width_adapter
q_sys.mm_interconnect_2.limiter_pipeline,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_2.limiter_pipeline_001,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_2.agent_pipeline,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_2.agent_pipeline_001,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_2.agent_pipeline_002,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_2.agent_pipeline_003,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_2.mux_pipeline,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_2.mux_pipeline_001,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_2.mux_pipeline_002,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_2.mux_pipeline_003,altera_avalon_st_pipeline_stage
q_sys.mm_interconnect_2.avalon_st_adapter,q_sys_mm_interconnect_0_avalon_st_adapter
q_sys.mm_interconnect_2.avalon_st_adapter.error_adapter_0,q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
q_sys.mm_interconnect_2.avalon_st_adapter_001,q_sys_mm_interconnect_0_avalon_st_adapter
q_sys.mm_interconnect_2.avalon_st_adapter_001.error_adapter_0,q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
q_sys.irq_mapper,q_sys_irq_mapper
q_sys.rst_controller,altera_reset_controller
