From 3ef9d32bbb96828d33414fd17d8bbcbf2fd2d4f6 Mon Sep 17 00:00:00 2001
From: zhaoyifeng <zyf@rock-chips.com>
Date: Sun, 1 Apr 2012 10:23:47 +0800
Subject: [PATCH] Nand Driver:Add nand flash timing config.

---
 drivers/mtd/rknand/rknand_base_ko.c | 6 +++---
 1 file changed, 3 insertions(+), 3 deletions(-)

diff --git a/drivers/mtd/rknand/rknand_base_ko.c b/drivers/mtd/rknand/rknand_base_ko.c
index bdd0dec451c7..7c0dce6a759e 100755
--- a/drivers/mtd/rknand/rknand_base_ko.c
+++ b/drivers/mtd/rknand/rknand_base_ko.c
@@ -27,7 +27,7 @@
 
 #define DRIVER_NAME	"rk29xxnand"
 
-const char rknand_base_version[] = "rknand_base.c version: 4.32 20120103";
+const char rknand_base_version[] = "rknand_base.c version: 4.34 20120401";
 #define NAND_DEBUG_LEVEL0 0
 #define NAND_DEBUG_LEVEL1 1
 #define NAND_DEBUG_LEVEL2 2
@@ -316,13 +316,13 @@ static int rknand_nand_timing_cfg(void)
 {
 	unsigned long newclk;
 	newclk = clk_get_rate(nandc_clk);
-	printk("rknand_nand_timing_cfg %d",newclk);
+	//printk("rknand_nand_timing_cfg %d",newclk);
 	if (newclk != nandc_clk_rate) 
 	{
         if(gpNandInfo->nand_timing_config)
         {
             nandc_clk_rate = newclk;
-            //gpNandInfo->nand_timing_config( nandc_clk_rate / 1000); // KHz
+            gpNandInfo->nand_timing_config( nandc_clk_rate / 1000); // KHz
         }
 	}
 	return 0;
-- 
2.35.3

