Section info
 created by clock test generator version 1.1
 date      : Mon May 11 15:36:59 CEST 2015
 database  : executor.udb
 algorithm : non-intrusive
EndSection

Section options
 on_fail hstrst
 frequency 1
 trailer_ir 11001010
 trailer_dr 11001010
 voltage_out_port_1 2.5
 voltage_out_port_2 1.8
 tck_driver_port_1 push-pull
 tms_driver_port_1 push-pull
 tdo_driver_port_1 push-pull
 trst_driver_port_1 push-pull
 tck_driver_port_2 push-pull
 tms_driver_port_2 push-pull
 tdo_driver_port_2 push-pull
 trst_driver_port_2 push-pull
 threshold_tdi_port_1 0.8
 threshold_tdi_port_2 0.8
EndSection

Section sequence 1

-- delay 0.2
-- power up gnd       -- connects supply GND with UUT. NOTE: similar commands: power up/down gnd,1,2,3,all
-- delay 0.2
-- imax 1 0.5 timeout 2 -- set maximum current of power channel 1 to 1 A , timeout to shutdown is 2 sec 
-- imax 2 0.5 timeout 2 -- NOTE: max. current range: 0.1 to 5 Amps | timeout range: 0.02 to 5 sec
-- imax 3 0.5 timeout 2
-- power up 1
-- power up 2
-- power up 3
-- delay 1            -- wait for UUT power to settle down -- unit is seconds, max. 25sec allowed
 connect port 1     -- connect TAP 1 signals with UUT. NOTE: similar commands: (dis)connect port 1,2
 delay 0.1
 -- test begin

 trst -- hard+soft scanpath reset. NOTE: similar commands: strst,htrst (for soft/hard scanpath reset)
 -- set devices in sample/preload mode
 set IC2 drv ir 5 downto 0 = 000001 sample
 set IC1 drv ir 7 downto 0 = 00000001 sample
 -- expect capture ir values
 set IC2 exp ir 7 downto 0 = xxxx01 instruction_capture
 set IC1 exp ir 7 downto 0 = xxxxx001 instruction_capture
 sir id 1

 -- safebits loading
 set IC2 drv boundary 814 downto 0 = xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xxxxx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx11xxx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1xx1 safebits
 set IC1 drv boundary 24 downto 0 = x0x0xx0x0xx0x0x0x0x0x0x0x safebits
 -- nothing meaningful to expect here
 set IC2 exp boundary 814 downto 0 = x
 set IC1 exp boundary 24 downto 0 = x
 sdr id 2

 -- wait for H on target IC2 pin 80
 set IC2 exp boundary 517=1
 sdr id 3 option retry 10 delay 0.3

 -- wait for L on target IC2 pin 80
 set IC2 exp boundary 517=0
 sdr id 4 option retry 10 delay 0.3

 trst
EndSection
