module module_0 (
    input id_1,
    output logic id_2,
    input logic [id_1 : id_1] id_3,
    output [1 : id_2] id_4,
    id_5
);
  id_6 id_7;
endmodule
