//===============================================================================
//
// Copyright(c) 2015 Advanced Micro Devices, Inc.All Rights Reserved
//
// Permission is hereby granted, free of charge, to any person obtaining a copy
// of this software and associated documentation files(the "Software"), to deal
// in the Software without restriction, including without limitation the rights
// to use, copy, modify, merge, publish, distribute, sublicense, and / or sell
// copies of the Software, and to permit persons to whom the Software is
// furnished to do so, subject to the following conditions :
//
// The above copyright notice and this permission notice shall be included in
// all copies or substantial portions of the Software.
//
// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
// IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
// FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.IN NO EVENT SHALL THE
// AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
// LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
// OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
// THE SOFTWARE.
//
//=================================================================================

#include <Smu8Header/AMDTCounterTable.h>

// This is an auto generated file. Whenever new version of this table is added by SMU,
// this table must be regenerated

CounterTableInfo CounterTableOffsetList[] =
{
    // TABLE VERSION 2
    {
        2,    // Table version
        {

            {
                40,     //T_calc_cu[0]
                44      //T_calc_cu[1]
            },
            52,     //T_calc_vddgfx
            {
                56,     //P_calc_cu[0]
                60      //P_calc_cu[1]
            },
            64,     //P_calc_vddgfx
            68,     //P_calc_vddnb
            72,     //P_calc_vddio
            76,     //P_calc_vddp
            80,     //P_calc_roc
            84,     //P_calc_apu
            88,     //P_calc_uvd
            92,     //P_calc_vce
            96,     //P_calc_acp
            100,     //P_calc_unb
            104,     //P_calc_smu
            112,     //I_calc_vdd
            120,     //I_calc_vddgfx
            128,     //I_calc_vddnb
            132,     //V_calc_vdd
            136,     //V_calc_vddgfx
            140,     //V_calc_vddnb
            368,     //Sclk_frequency
            388,     //Aclk_frequency
            {
                500,     //C0_residency[0]
                504      //C0_residency[1]
            },
            {
                508,     //C1_residency[0]
                512      //C1_residency[1]
            },
            {
                516,     //CC6_residency[0]
                520      //CC6_residency[1]
            },
            664,     //Tdp
        }
    },
    // TABLE VERSION 4
    {
        4,    // Table version
        {
            {
                40,     //T_calc_cu[0]
                44      //T_calc_cu[1]
            },
            52,     //T_calc_vddgfx
            {
                56,     //P_calc_cu[0]
                60      //P_calc_cu[1]
            },
            64,     //P_calc_vddgfx
            68,     //P_calc_vddnb
            72,     //P_calc_vddio
            76,     //P_calc_vddp
            80,     //P_calc_roc
            84,     //P_calc_apu
            88,     //P_calc_uvd
            92,     //P_calc_vce
            96,     //P_calc_acp
            100,     //P_calc_unb
            104,     //P_calc_smu
            112,     //I_calc_vdd
            120,     //I_calc_vddgfx
            128,     //I_calc_vddnb
            132,     //V_calc_vdd
            136,     //V_calc_vddgfx
            140,     //V_calc_vddnb
            348,     //Sclk_frequency
            364,     //Aclk_frequency
            {
                476,     //C0_residency[0]
                480      //C0_residency[1]
            },
            {
                484,     //C1_residency[0]
                488      //C1_residency[1]
            },
            {
                492,     //CC6_residency[0]
                496      //CC6_residency[1]
            },
            648,     //Tdp
        }
    },

};

