<!DOCTYPE html>

<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>AXI DMAC &#8212; HDL  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=8e8a900e" />
    <link rel="stylesheet" type="text/css" href="../../_static/style.min.css?v=a3ba2641" />
    <link rel="stylesheet" type="text/css" href="../../_static/custom.css" />
    <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js?v=b3ba4146"></script>
    <script src="../../_static/doctools.js?v=888ff710"></script>
    <script src="../../_static/sphinx_highlight.js?v=4825356b"></script>
    <script src="https://wavedrom.com/skins/default.js"></script>
    <script src="https://wavedrom.com/wavedrom.min.js"></script>
    <script defer="" src="../../_static/app.umd.js?v=7e1fdd13"></script>
    <script async="async" src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js"></script>
    <link rel="icon" href="../../_static/icon.svg"/>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="AXI Fan Control" href="../axi_fan_control/index.html" />
    <link rel="prev" title="AXI DAC Interpolate" href="../axi_dac_interpolate/index.html" />
   
  
    <meta name="robots" content="noindex">
  
  <meta name="repo" content="hdl">
  


<style>
  body {
    
  }

  body.dark {
    
  }

  @media (prefers-color-scheme: dark) {
    body:not(.light) {
      
    }
  }
</style>
  </head><body>
  <div class="banner"></div>
  <input type="checkbox" id="input-show-toc">
  <input type="checkbox" id="input-show-localtoc">
  <input type="checkbox" id="input-show-repotoc">

  
  <div class="search-area">
    <form action="" method="get">
      <input type="text" name="q" aria-labelledby="search-documentation" value="" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false" role="search" placeholder="Search"/>
      <button value="search" class="icon"></button>
      <span id="search-progress"></span>
    </form>
  </div>
  

  <header>
    <div id="left">
      <label id="show-sidebar" class="icon" for="input-show-toc" title="Show/hide index"></label>
    </div>
    <div id="right">
      <span>
        <a id="logo-org" href="https://analog.com"></a>
        <div class="vertical-divider"></div>
        <label id="show-repotoc" for="input-show-repotoc" title="Show/hide docs" tabindex="0">Docs</label>
        <a id="logo" href="../../index.html">
          <div>HDL</div>
        </a>
      </span>
      <span class="reverse">
        <label id="show-localtoc" class="icon" for="input-show-localtoc" title="Show/hide contents"></label>
      </span>
    </div>
  </header>


  <div class="repotoc-tree overlay">
    <root>
  <a href="../../../documentation/eval/index.html">Evaluation Boards</a>
  <a href="../../../documentation/university/index.html">University Program</a>
  <a href="../../index.html" class="current">HDL</a>
  <a href="../../../no-OS/index.html">no-OS</a>
  <a href="../../../pyadi-iio/index.html">Hardware Python Interfaces</a>
  <a href="../../../precision-converters-firmware/index.html">Precision Converters Firmware</a>
  <a href="../../../doctools/index.html">Doctools</a>
  <a href="../../../PrecisionToolbox/index.html">Precision Toolbox</a>
</root>

  </div>
    <div class="localtoc">
      <div class="tocwrapper">
        <div>
          <div class="localtoc-header">On this page</div>
          <a id="scroll-up" href="#top-anchor" title="Back to top"></a>
        </div>
        <nav>
          <ul>
<li><a class="reference internal" href="#">AXI DMAC</a><ul>
<li><a class="reference internal" href="#features">Features</a></li>
<li><a class="reference internal" href="#utilization">Utilization</a></li>
<li><a class="reference internal" href="#files">Files</a></li>
<li><a class="reference internal" href="#block-diagram">Block Diagram</a></li>
<li><a class="reference internal" href="#configuration-parameters">Configuration Parameters</a></li>
<li><a class="reference internal" href="#interface">Interface</a></li>
<li><a class="reference internal" href="#register-map">Register Map</a></li>
<li><a class="reference internal" href="#theory-of-operation">Theory of Operation</a><ul>
<li><a class="reference internal" href="#hdl-synthesis-settings">HDL Synthesis Settings</a><ul>
<li><a class="reference internal" href="#sizing-of-the-internal-store-and-forward-data-buffer">Sizing of the internal store-and-forward data buffer</a></li>
</ul>
</li>
<li><a class="reference internal" href="#interfaces-and-signals">Interfaces and Signals</a><ul>
<li><a class="reference internal" href="#register-map-configuration-interface">Register Map Configuration Interface</a></li>
<li><a class="reference internal" href="#data-interfaces">Data Interfaces</a><ul>
<li><a class="reference internal" href="#axi-streaming-subordinate">AXI-Streaming subordinate</a></li>
</ul>
</li>
</ul>
</li>
<li><a class="reference internal" href="#configuration-interface">Configuration Interface</a><ul>
<li><a class="reference internal" href="#peripheral-identification">Peripheral Identification</a></li>
<li><a class="reference internal" href="#interrupt-handling">Interrupt Handling</a></li>
<li><a class="reference internal" href="#transfer-configuration">Transfer Configuration</a></li>
<li><a class="reference internal" href="#transfer-submission">Transfer Submission</a></li>
<li><a class="reference internal" href="#transfer-status">Transfer Status</a></li>
<li><a class="reference internal" href="#transfer-length-reporting">Transfer length reporting</a></li>
<li><a class="reference internal" href="#transfer-tear-down">Transfer Tear-down</a></li>
</ul>
</li>
<li><a class="reference internal" href="#interrupts">Interrupts</a></li>
<li><a class="reference internal" href="#d-transfers">2D Transfers</a></li>
<li><a class="reference internal" href="#cyclic-transfers">Cyclic Transfers</a></li>
<li><a class="reference internal" href="#scatter-gather-transfers">Scatter-Gather Transfers</a><ul>
<li><a class="reference internal" href="#descriptor-structure">Descriptor Structure</a></li>
<li><a class="reference internal" href="#id2">Transfer Configuration</a></li>
</ul>
</li>
<li><a class="reference internal" href="#transfer-start-synchronization">Transfer Start Synchronization</a></li>
<li><a class="reference internal" href="#cache-coherency">Cache Coherency</a></li>
<li><a class="reference internal" href="#diagnostics-interface">Diagnostics interface</a></li>
<li><a class="reference internal" href="#limitations">Limitations</a><ul>
<li><a class="reference internal" href="#axi-4kbyte-address-boundary">AXI 4kByte Address Boundary</a></li>
<li><a class="reference internal" href="#address-alignment">Address Alignment</a></li>
<li><a class="reference internal" href="#transfer-length-alignment">Transfer Length Alignment</a></li>
<li><a class="reference internal" href="#scatter-gather-datapath-width">Scatter-Gather Datapath Width</a></li>
</ul>
</li>
</ul>
</li>
<li><a class="reference internal" href="#software-support">Software Support</a></li>
<li><a class="reference internal" href="#known-issues">Known Issues</a></li>
<li><a class="reference internal" href="#technical-support">Technical Support</a></li>
<li><a class="reference internal" href="#glossary">Glossary</a></li>
</ul>
</li>
</ul>

        </nav>
      </div>
    </div>

  
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
    <a id="no-logo" href="../../index.html">
      HDL
    </a><input id="input-switch-toc" type="checkbox">
<label id="show-repotoc" for="input-switch-toc">
All content
</label>
<label id="show-toc" for="input-switch-toc">
Content on this topic
</label>
<div class="repotoc-tree">
  <root>
  <a href="../../../documentation/eval/index.html">Evaluation Boards</a>
  <a href="../../../documentation/university/index.html">University Program</a>
  <a href="../../index.html" class="current">HDL</a>
  <a href="../../../no-OS/index.html">no-OS</a>
  <a href="../../../pyadi-iio/index.html">Hardware Python Interfaces</a>
  <a href="../../../precision-converters-firmware/index.html">Precision Converters Firmware</a>
  <a href="../../../doctools/index.html">Doctools</a>
  <a href="../../../PrecisionToolbox/index.html">Precision Toolbox</a>
</root>

</div>
<div class="toc-tree">
  <html>
  <body><ul class="current">
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-1" id="toctree-collapse-1"/><div class="collapse"><a class="reference internal" href="../../user_guide/index.html">User Guide</a><label for="toctree-collapse-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/introduction.html">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/git_repository.html">Git repository</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/releases.html">Releases</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/build_hdl.html">Build a HDL project</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/architecture.html">HDL architecture</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-1-1" id="toctree-collapse-1-1"/><div class="collapse"><a class="reference internal" href="../../user_guide/ip_cores/index.html">IP cores</a><label for="toctree-collapse-1-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../user_guide/ip_cores/creating_new_ip.html">Creating a new IP</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../user_guide/ip_cores/use_adi_ips.html">Use ADI IPs into your own project</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../user_guide/ip_cores/interfaces.html">Interfaces</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../user_guide/ip_cores/axi_adc/index.html">Generic AXI ADC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../user_guide/ip_cores/axi_dac/index.html">Generic AXI DAC</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/porting_project.html">Porting reference designs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/customize_hdl.html">Customize HDL projects</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/hdl_coding_guidelines.html">HDL coding guidelines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/docs_guidelines.html">Documentation guidelines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/third_party.html">Third party forks</a></li>
</ul>
</li>
<li class="toctree-l1 current"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2" id="toctree-collapse-2" checked=""/><div class="collapse"><a class="reference internal" href="../index.html">IP Cores</a><label for="toctree-collapse-2"><div class="icon"></div></label></div><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../axi_ad3552r/index.html">AXI AD3552R</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad7606x/index.html">AXI AD7606x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad7616/index.html">AXI AD7616</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad7768/index.html">AXI AD7768</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad777x/index.html">AXI AD777x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad9265/index.html">AXI AD9265</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad9361/index.html">AXI AD9361</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad9467/index.html">AXI AD9467</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad9671/index.html">AXI AD9671</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad9783/index.html">AXI AD9783</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad9963/index.html">AXI AD9963</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_adaq8092/index.html">AXI ADAQ8092</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_adc_decimate/index.html">AXI ADC Decimate</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_adc_trigger/index.html">AXI ADC Trigger</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_adxcvr/index.html">AXI_ADXCVR</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_clkgen/index.html">AXI CLK Generator</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_dac_interpolate/index.html">AXI DAC Interpolate</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">AXI DMAC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_fan_control/index.html">AXI Fan Control</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_hdmi_tx/index.html">AXI HDMI TX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_hdmi_rx/index.html">AXI HDMI RX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_laser_driver/index.html">AXI Laser Driver</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_logic_analyzer/index.html">AXI Logic Analyzer</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_pwm_gen/index.html">AXI PWM Generator</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_sysid/index.html">AXI System ID</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_tdd/index.html">AXI TDD</a></li>
<li class="toctree-l2"><a class="reference internal" href="../data_offload/index.html">Data Offload</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-1" id="toctree-collapse-2-1"/><div class="collapse"><a class="reference internal" href="../i3c_controller/index.html">I3C Controller</a><label for="toctree-collapse-2-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../i3c_controller/i3c_controller_host_interface.html">Host Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../i3c_controller/i3c_controller_core.html">Core Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../i3c_controller/interface.html">Interface</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-2" id="toctree-collapse-2-2"/><div class="collapse"><a class="reference internal" href="../jesd204/index.html">JESD204 Interface Framework</a><label for="toctree-collapse-2-2"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../jesd204/axi_jesd204_tx/index.html">JESD204B/C Link Transmit Peripheral</a></li>
<li class="toctree-l3"><a class="reference internal" href="../jesd204/axi_jesd204_rx/index.html">JESD204B/C Link Receive Peripheral</a></li>
<li class="toctree-l3"><a class="reference internal" href="../jesd204/ad_ip_jesd204_tpl_adc/index.html">ADC JESD204B/C Transport Peripheral</a></li>
<li class="toctree-l3"><a class="reference internal" href="../jesd204/ad_ip_jesd204_tpl_dac/index.html">DAC JESD204B/C Transport Peripheral</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-3" id="toctree-collapse-2-3"/><div class="collapse"><a class="reference internal" href="../spi_engine/index.html">SPI Engine</a><label for="toctree-collapse-2-3"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../spi_engine/spi_engine_execution.html">Execution Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi_engine/axi_spi_engine.html">AXI Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi_engine/spi_engine_offload.html">Offload Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi_engine/spi_engine_interconnect.html">Interconnect Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi_engine/control-interface.html">Control Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi_engine/offload-control-interface.html">Offload Control Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi_engine/spi-bus-interface.html">SPI Bus Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi_engine/instruction-format.html">Instruction Set Specification</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi_engine/pipeline-delays.html">Pipeline Delays</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi_engine/tutorial.html">Tutorial - PulSAR ADC</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-4" id="toctree-collapse-2-4"/><div class="collapse"><a class="reference internal" href="../xilinx/index.html">AMD Xilinx Specific IPs</a><label for="toctree-collapse-2-4"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../xilinx/util_adxcvr/index.html">UTIL_ADXCVR</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../util_axis_fifo/index.html">AXI Stream FIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../util_axis_fifo_asym/index.html">Asymmetric AXI Stream FIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../util_pack/util_cpack2.html">Channel CPACK Utility</a></li>
<li class="toctree-l2"><a class="reference internal" href="../util_pack/util_upack2.html">Channel UPACK Utility</a></li>
<li class="toctree-l2"><a class="reference internal" href="../util_extract/index.html">Util Extract</a></li>
<li class="toctree-l2"><a class="reference internal" href="../util_mii_to_rmii/index.html">Util MII to RMII</a></li>
<li class="toctree-l2"><a class="reference internal" href="../util_rfifo/index.html">Util RFIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../util_wfifo/index.html">Util WFIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../util_var_fifo/index.html">Util VAR FIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../common/ad_dds/index.html">AD Direct Digital Synthesis</a></li>
</ul>
</li>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-3" id="toctree-collapse-3"/><div class="collapse"><a class="reference internal" href="../../projects/index.html">Projects</a><label for="toctree-collapse-3"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad4134_fmc/index.html">AD4134-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad4630_fmc/index.html">AD4630-FMC/AD4030-FMC/ADAQ4224-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad469x_fmc/index.html">AD469X-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad5766_sdz/index.html">AD5766-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad7134_fmc/index.html">AD7134-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad719x_asdz/index.html">AD719X-ASDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad738x_fmc/index.html">AD738X-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad7606x_fmc/index.html">AD7606X-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad7616_sdz/index.html">AD7616-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad7768evb/index.html">AD7768-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9081_fmca_ebz/index.html">AD9081/AD9082/AD9986/AD9988</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9434_fmc/index.html">AD9434-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9783_ebz/index.html">AD9783-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/adaq7980_sdz/index.html">ADAQ7980-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/adrv9026/index.html">ADRV9026</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/cn0363/index.html">CN0363</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/cn0540/index.html">CN0540</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/cn0561/index.html">CN0561</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/cn0585/index.html">CN0585</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/pulsar_adc/index.html">PULSAR-ADC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/pulsar_lvds/index.html">PULSAR-LVDS</a></li>
</ul>
</li>
</ul>
</body>
</html>

</div>
        </div>
      </div>

  <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper" id="top-anchor">
          <div class="body" role="main">
            
  <section id="axi-dmac">
<span id="id1"></span><h1>AXI DMAC<a class="headerlink" href="#axi-dmac" title="Permalink to this heading">#</a></h1>
<div><section id="hdl-component-diagram">
<svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 474.0 474" width="474.0" height="474"><style>
                a {
                    text-decoration: none;
                }
                </style><defs><linearGradient id="ip_background" x1="0" x2="1" y1="0" y2="1"><stop offset="0%" stop-color="#c4e5ff"/><stop offset="100%" stop-color="#ebf6ff"/></linearGradient></defs><rect x="18" y="18" width="438.0" height="420" rx="18" fill="url(#ip_background)"/><a href="#bus-interface-s_axi"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="54">s_axi</text></a><g transform="translate(18,46.0) scale(-1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#bus-interface-s_axi_aclk"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="78">s_axi_aclk</text></a><g transform="translate(18,70.0) scale(-1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#bus-interface-s_axi_aresetn"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="102">s_axi_aresetn</text></a><g transform="translate(18,94.0) scale(-1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#bus-interface-fifo_rd_clk"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="126">fifo_rd_clk</text></a><g transform="translate(18,118.0) scale(-1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#bus-interface-fifo_wr_clk"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="150">fifo_wr_clk</text></a><g transform="translate(18,142.0) scale(-1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#bus-interface-m_axis_aclk"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="174">m_axis_aclk</text></a><g transform="translate(18,166.0) scale(-1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#bus-interface-m_dest_axi_aclk"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="198">m_dest_axi_aclk</text></a><g transform="translate(18,190.0) scale(-1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#bus-interface-m_sg_axi_aclk"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="222">m_sg_axi_aclk</text></a><g transform="translate(18,214.0) scale(-1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#bus-interface-m_src_axi_aclk"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="246">m_src_axi_aclk</text></a><g transform="translate(18,238.0) scale(-1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#bus-interface-s_axis_aclk"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="270">s_axis_aclk</text></a><g transform="translate(18,262.0) scale(-1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#bus-interface-m_dest_axi_aresetn"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="294">m_dest_axi_aresetn</text></a><g transform="translate(18,286.0) scale(-1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#bus-interface-m_sg_axi_aresetn"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="318">m_sg_axi_aresetn</text></a><g transform="translate(18,310.0) scale(-1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#bus-interface-m_src_axi_aresetn"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="342">m_src_axi_aresetn</text></a><g transform="translate(18,334.0) scale(-1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#bus-interface-s_axis"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="366">s_axis</text></a><g transform="translate(18,358.0) scale(-1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#bus-interface-fifo_wr"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="390">fifo_wr</text></a><g transform="translate(18,382.0) scale(-1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#bus-interface-fifo_rd"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="414">fifo_rd</text></a><g transform="translate(18,406.0) scale(-1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#bus-interface-m_dest_axi"><text style="font: 16px sans-serif" text-anchor="end" dominant-baseline="middle" x="438.0" y="54">m_dest_axi</text></a><g transform="translate(456.0,46.0) scale(1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#bus-interface-m_sg_axi"><text style="font: 16px sans-serif" text-anchor="end" dominant-baseline="middle" x="438.0" y="78">m_sg_axi</text></a><g transform="translate(456.0,70.0) scale(1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#bus-interface-m_src_axi"><text style="font: 16px sans-serif" text-anchor="end" dominant-baseline="middle" x="438.0" y="102">m_src_axi</text></a><g transform="translate(456.0,94.0) scale(1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#bus-interface-m_axis"><text style="font: 16px sans-serif" text-anchor="end" dominant-baseline="middle" x="438.0" y="126">m_axis</text></a><g transform="translate(456.0,118.0) scale(1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#bus-interface-irq"><text style="font: 16px sans-serif" text-anchor="end" dominant-baseline="middle" x="438.0" y="150">irq</text></a><g transform="translate(456.0,142.0) scale(1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#ports"><text style="font: 16px sans-serif" text-anchor="end" dominant-baseline="middle" x="438.0" y="174">s_axis_xfer_req</text></a><g transform="translate(456.0,166.0) scale(1,1)"><line stroke="white" stroke-width="6" x1="0" y1="8.0" x2="19" y2="8.0"/><line stroke="black" stroke-width="3" x1="0" y1="8.0" x2="16" y2="8.0"/></g><a href="#ports"><text style="font: 16px sans-serif" text-anchor="end" dominant-baseline="middle" x="438.0" y="198">m_axis_xfer_req</text></a><g transform="translate(456.0,190.0) scale(1,1)"><line stroke="white" stroke-width="6" x1="0" y1="8.0" x2="19" y2="8.0"/><line stroke="black" stroke-width="3" x1="0" y1="8.0" x2="16" y2="8.0"/></g><a href="#ports"><text style="font: 16px sans-serif" text-anchor="end" dominant-baseline="middle" x="438.0" y="222">fifo_rd_xfer_req</text></a><g transform="translate(456.0,214.0) scale(1,1)"><line stroke="white" stroke-width="6" x1="0" y1="8.0" x2="19" y2="8.0"/><line stroke="black" stroke-width="3" x1="0" y1="8.0" x2="16" y2="8.0"/></g><a href="#ports"><text style="font: 16px sans-serif" text-anchor="end" dominant-baseline="middle" x="438.0" y="246">dest_diag_level_bursts</text></a><g transform="translate(456.0,238.0) scale(1,1)"><line stroke="white" stroke-width="6" x1="0" y1="8.0" x2="19" y2="8.0"/><line stroke="black" stroke-width="3" x1="0" y1="8.0" x2="16" y2="8.0"/></g><rect x="18" y="18" width="438.0" height="420" rx="18" fill="none" stroke="#0067b9" stroke-width="3"/><text style="font: 16px sans-serif" fill="#0067b9" text-anchor="middle" dominant-baseline="middle" x="237.0" y="458">axi_dmac</text></svg></section>
</div><p>The <a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/library/axi_dmac">AXI DMA Controller</a> IP core is a high-speed,
high-throughput, general purpose DMA controller intended to be used to transfer
data between system memory and other peripherals like high-speed converters.</p>
<section id="features">
<h2>Features<a class="headerlink" href="#features" title="Permalink to this heading">#</a></h2>
<ul class="simple">
<li><p>Supports multiple interface types</p>
<ul>
<li><p>AXI3/4 memory mapped</p></li>
<li><p>AXI4 Streaming</p></li>
<li><p>ADI FIFO interface</p></li>
</ul>
</li>
<li><p>Zero-latency transfer switch-over architecture</p>
<ul>
<li><p>Allows <strong>continuous</strong> high-speed streaming</p></li>
</ul>
</li>
<li><p>Cyclic transfers</p></li>
<li><p>2D transfers</p></li>
<li><p>Scatter-Gather transfers</p></li>
</ul>
</section>
<section id="utilization">
<h2>Utilization<a class="headerlink" href="#utilization" title="Permalink to this heading">#</a></h2>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Device Family</p></th>
<th class="head"><p>LUTs</p></th>
<th class="head"><p>FFs</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Intel Arria 10</p></td>
<td><p>TBD</p></td>
<td><p>TBD</p></td>
</tr>
<tr class="row-odd"><td><p>Xilinx Artix 7</p></td>
<td><p>TBD</p></td>
<td><p>TBD</p></td>
</tr>
<tr class="row-even"><td><p>Xilinx Kintex 7</p></td>
<td><p>TBD</p></td>
<td><p>TBD</p></td>
</tr>
<tr class="row-odd"><td><p>Xilinx Virtex 7</p></td>
<td><p>TBD</p></td>
<td><p>TBD</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="files">
<h2>Files<a class="headerlink" href="#files" title="Permalink to this heading">#</a></h2>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/library/axi_dmac/axi_dmac.v">library/axi_dmac/axi_dmac.v</a></p></td>
<td><p>Verilog source for the peripheral.</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="block-diagram">
<h2>Block Diagram<a class="headerlink" href="#block-diagram" title="Permalink to this heading">#</a></h2>
<img alt="AXI DMAC block diagram" class="align-center" src="../../_images/block_diagram16.svg" /></section>
<section id="configuration-parameters">
<h2>Configuration Parameters<a class="headerlink" href="#configuration-parameters" title="Permalink to this heading">#</a></h2>
<div><section id="hdl-parameters">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Default Value</p></th>
<th class="head"><p>Choices/Range</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">ID</span></code></td>
<td class="description"><section>
<p>Instance identification number.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">DMA_DATA_WIDTH_SRC</span></code></td>
<td class="description"><section>
<p>Data path width of the source interface in bits.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">64</span></code></td>
<td class="range"><p>16, 32, 64, 128, 256, 512, 1024, 2048</p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">DMA_DATA_WIDTH_DEST</span></code></td>
<td class="description"><section>
<p>Data path width of the destination interface in bits.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">64</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">DMA_DATA_WIDTH_SG</span></code></td>
<td class="description"><section>
<p>Data path width of the scatter-gather interface in bits.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">64</span></code></td>
<td class="range"><p>64</p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">DMA_LENGTH_WIDTH</span></code></td>
<td class="description"><section>
<p>Width of transfer length control register in bits. Limits length of the transfers to 2**<code class="docutils literal notranslate"><span class="pre">DMA_LENGTH_WIDTH</span></code>.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">24</span></code></td>
<td class="range"><p>From 8 to 32.</p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">DMA_2D_TRANSFER</span></code></td>
<td class="description"><section>
<p>Enable support for 2D transfers.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">False</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">DMA_SG_TRANSFER</span></code></td>
<td class="description"><section>
<p>Enable support for scatter-gather transfers.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">False</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">ASYNC_CLK_REQ_SRC</span></code></td>
<td class="description"><section>
<p>Whether the request and source clock domains are asynchronous.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">True</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">ASYNC_CLK_SRC_DEST</span></code></td>
<td class="description"><section>
<p>Whether the source and destination clock domains are asynchronous.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">True</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">ASYNC_CLK_DEST_REQ</span></code></td>
<td class="description"><section>
<p>Whether the destination and request clock domains are asynchronous.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">True</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">ASYNC_CLK_REQ_SG</span></code></td>
<td class="description"><section>
<p>Whether the request and scatter-gather clock domains are asynchronous.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">True</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">ASYNC_CLK_SRC_SG</span></code></td>
<td class="description"><section>
<p>Whether the source and scatter-gather clock domains are asynchronous.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">True</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">ASYNC_CLK_DEST_SG</span></code></td>
<td class="description"><section>
<p>Whether the destination and scatter-gather clock domains are asynchronous.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">True</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">AXI_SLICE_DEST</span></code></td>
<td class="description"><section>
<p>Whether to insert an extra register slice on the source data path.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">False</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">AXI_SLICE_SRC</span></code></td>
<td class="description"><section>
<p>Whether to insert an extra register slice on the destination data path.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">False</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">SYNC_TRANSFER_START</span></code></td>
<td class="description"><section>
<p>Enable the transfer start synchronization feature.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">False</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">CYCLIC</span></code></td>
<td class="description"><section>
<p>Enable support for Cyclic transfers.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">False</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">DMA_AXI_PROTOCOL_DEST</span></code></td>
<td class="description"><section>
<p>AXI protocol version of the destination interface (0 = AXI4, 1 = AXI3).</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0</span></code></td>
<td class="range"><p>AXI3 (1), AXI4 (0)</p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">DMA_AXI_PROTOCOL_SRC</span></code></td>
<td class="description"><section>
<p>AXI protocol version of the source interface (0 = AXI4, 1 = AXI3).</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">DMA_AXI_PROTOCOL_SG</span></code></td>
<td class="description"><section>
<p>AXI protocol version of the scatter-gather interface (0 = AXI4, 1 = AXI3).</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span></code></td>
<td class="description"><section>
<p>Interface type for the destination interface (0 = AXI-MM, 1 = AXI-Streaming, 2 = ADI-FIFO).</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0</span></code></td>
<td class="range"><p>Memory-Mapped AXI (0), Streaming AXI (1), FIFO Interface (2)</p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span></code></td>
<td class="description"><section>
<p>Interface type for the source interface (0 = AXI-MM, 1 = AXI-Streaming, 2 = ADI-FIFO).</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">2</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">DMA_AXI_ADDR_WIDTH</span></code></td>
<td class="description"><section>
<p>Maximum address width for AXI interfaces.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">32</span></code></td>
<td class="range"><p>From 16 to 64.</p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">MAX_BYTES_PER_BURST</span></code></td>
<td class="description"><section>
<p>Maximum size of bursts in bytes. Must be power of 2 in a range of 2 beats to 4096 bytes The size of the burst is limited by the largest burst that both source and destination supports. This depends on the selected protocol. For AXI3 the maximum beats per burst is 16, while for AXI4 is 256. For non AXI interfaces the maximum beats per burst is in theory unlimited but it is set to 1024 to provide a reasonable upper threshold. This limitation is done internally in the core.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">128</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">FIFO_SIZE</span></code></td>
<td class="description"><section>
<p>Size of the store-and-forward memory in bursts. Size of a burst is defined by the <code class="docutils literal notranslate"><span class="pre">MAX_BYTES_PER_BURST</span></code> parameter. Must be power of 2 in the range of 2 to 32.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">8</span></code></td>
<td class="range"><p>2, 4, 8, 16, 32</p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">AXI_ID_WIDTH_SRC</span></code></td>
<td class="description"><p>Axi Id Width Src.</p></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">1</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">AXI_ID_WIDTH_DEST</span></code></td>
<td class="description"><p>Axi Id Width Dest.</p></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">1</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">AXI_ID_WIDTH_SG</span></code></td>
<td class="description"><p>Axi Id Width Sg.</p></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">1</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">DMA_AXIS_ID_W</span></code></td>
<td class="description"><p>Dma Axis Id W.</p></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">8</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">DMA_AXIS_DEST_W</span></code></td>
<td class="description"><p>Dma Axis Dest W.</p></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">4</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">DISABLE_DEBUG_REGISTERS</span></code></td>
<td class="description"><section>
<p>Disable debug registers.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">False</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">ENABLE_DIAGNOSTICS_IF</span></code></td>
<td class="description"><section>
<p>Add insight into internal operation of the core, for debug purposes only.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">False</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">ALLOW_ASYM_MEM</span></code></td>
<td class="description"><p>Allow Asym Mem.</p></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">CACHE_COHERENT</span></code></td>
<td class="description"><p>Cache Coherent.</p></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">False</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">AXI_AXCACHE</span></code></td>
<td class="description"><p>ARCACHE/AWCACHE.</p></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">'b0011</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">AXI_AXPROT</span></code></td>
<td class="description"><p>ARPROT/AWPROT.</p></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">'b000</span></code></td>
<td class="range"><p></p></td>
</tr>
</tbody>
</table>
</div>
</section>
</div></section>
<section id="interface">
<h2>Interface<a class="headerlink" href="#interface" title="Permalink to this heading">#</a></h2>
<div><section id="bus-interface-s_axi">
<div class="collapsible docutils container">
<input class="collapsible_input" id="290bcd2234b973364523417703f864cc1c12557f" name="290bcd2234b973364523417703f864cc1c12557f" type="checkbox"></input><label for="290bcd2234b973364523417703f864cc1c12557f"><div><p>s_axi</p>
<section>
<p>Memory mapped AXI-lite bus that provides access to modules register map.</p>
</section>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_awaddr</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWADDR</span></code></td>
<td><p>in [10:0]</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">s_axi_awprot</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWPROT</span></code></td>
<td><p>in [2:0]</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_awvalid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWVALID</span></code></td>
<td><p>in</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">s_axi_awready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWREADY</span></code></td>
<td><p>out</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_wdata</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">WDATA</span></code></td>
<td><p>in [31:0]</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">s_axi_wstrb</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">WSTRB</span></code></td>
<td><p>in [3:0]</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_wvalid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">WVALID</span></code></td>
<td><p>in</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">s_axi_wready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">WREADY</span></code></td>
<td><p>out</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_bresp</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">BRESP</span></code></td>
<td><p>out [1:0]</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">s_axi_bvalid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">BVALID</span></code></td>
<td><p>out</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_bready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">BREADY</span></code></td>
<td><p>in</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">s_axi_araddr</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARADDR</span></code></td>
<td><p>in [10:0]</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_arprot</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARPROT</span></code></td>
<td><p>in [2:0]</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">s_axi_arvalid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARVALID</span></code></td>
<td><p>in</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_arready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARREADY</span></code></td>
<td><p>out</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">s_axi_rdata</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RDATA</span></code></td>
<td><p>out [31:0]</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_rresp</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RRESP</span></code></td>
<td><p>out [1:0]</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">s_axi_rvalid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RVALID</span></code></td>
<td><p>out</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_rready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RREADY</span></code></td>
<td><p>in</p></td>
<td><p></p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="bus-interface-s_axi_aclk">
<div class="collapsible docutils container">
<input class="collapsible_input" id="89afa83364423167e2fcd1f50bf22c6e7449183c" name="89afa83364423167e2fcd1f50bf22c6e7449183c" type="checkbox"></input><label for="89afa83364423167e2fcd1f50bf22c6e7449183c"><div><p>s_axi_aclk</p>
<section>
<p>All <code class="docutils literal notranslate"><span class="pre">s_axi</span></code> signals and <code class="docutils literal notranslate"><span class="pre">irq</span></code> are synchronous to this clock.</p>
</section>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_aclk</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CLK</span></code></td>
<td><p>in</p></td>
<td><p></p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="bus-interface-s_axi_aresetn">
<div class="collapsible docutils container">
<input class="collapsible_input" id="b7aae5736b5d1a71334a97a9827bc3f14a5dd8a9" name="b7aae5736b5d1a71334a97a9827bc3f14a5dd8a9" type="checkbox"></input><label for="b7aae5736b5d1a71334a97a9827bc3f14a5dd8a9"><div><p>s_axi_aresetn</p>
<section>
<p>Resets the internal state of the peripheral.</p>
</section>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_aresetn</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RST</span></code></td>
<td><p>in</p></td>
<td><p></p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="bus-interface-m_dest_axi">
<div class="collapsible docutils container">
<input class="collapsible_input" id="0f20b218e7ce8e8cf2d79db6b4f9f3dd224b5b2f" name="0f20b218e7ce8e8cf2d79db6b4f9f3dd224b5b2f" type="checkbox"></input><label for="0f20b218e7ce8e8cf2d79db6b4f9f3dd224b5b2f"><div><p>m_dest_axi</p>
<span>Enabled if </span><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">0</span></code><span>.</span><section>
<p>Only present when <code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span></code> parameter is set to AXI-MM (0).</p>
</section>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_awid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWID</span></code></td>
<td><p>out [0:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_awaddr</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWADDR</span></code></td>
<td><p>out [31:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_awlen</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWLEN</span></code></td>
<td><p>out [7:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_awsize</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWSIZE</span></code></td>
<td><p>out [2:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_awburst</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWBURST</span></code></td>
<td><p>out [1:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_awlock</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWLOCK</span></code></td>
<td><p>out [0:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_awcache</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWCACHE</span></code></td>
<td><p>out [3:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_awprot</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWPROT</span></code></td>
<td><p>out [2:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_awvalid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWVALID</span></code></td>
<td><p>out</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_awready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWREADY</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_wid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">WID</span></code></td>
<td><p>out [0:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_wdata</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">WDATA</span></code></td>
<td><p>out [63:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_wstrb</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">WSTRB</span></code></td>
<td><p>out [7:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_wlast</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">WLAST</span></code></td>
<td><p>out</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_wvalid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">WVALID</span></code></td>
<td><p>out</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_wready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">WREADY</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_bid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">BID</span></code></td>
<td><p>in [0:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_bresp</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">BRESP</span></code></td>
<td><p>in [1:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_bvalid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">BVALID</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_bready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">BREADY</span></code></td>
<td><p>out</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_arid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARID</span></code></td>
<td><p>out [0:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_araddr</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARADDR</span></code></td>
<td><p>out [31:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_arlen</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARLEN</span></code></td>
<td><p>out [7:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_arsize</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARSIZE</span></code></td>
<td><p>out [2:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_arburst</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARBURST</span></code></td>
<td><p>out [1:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_arlock</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARLOCK</span></code></td>
<td><p>out [0:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_arcache</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARCACHE</span></code></td>
<td><p>out [3:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_arprot</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARPROT</span></code></td>
<td><p>out [2:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_arvalid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARVALID</span></code></td>
<td><p>out</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_arready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARREADY</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_rid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RID</span></code></td>
<td><p>in [0:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_rdata</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RDATA</span></code></td>
<td><p>in [63:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_rresp</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RRESP</span></code></td>
<td><p>in [1:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_rlast</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RLAST</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_rvalid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RVALID</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_rready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RREADY</span></code></td>
<td><p>out</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="bus-interface-m_sg_axi">
<div class="collapsible docutils container">
<input class="collapsible_input" id="78dde761cd273177c6018777495e019f77eebe9a" name="78dde761cd273177c6018777495e019f77eebe9a" type="checkbox"></input><label for="78dde761cd273177c6018777495e019f77eebe9a"><div><p>m_sg_axi</p>
<span>Enabled if </span><code class="docutils literal notranslate"><span class="pre">DMA_SG_TRANSFER</span> <span class="pre">=</span> <span class="pre">1</span></code><span>.</span><section>
<p>Only present when <code class="docutils literal notranslate"><span class="pre">DMA_SG_TRANSFER</span></code> parameter is set.</p>
</section>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_awid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWID</span></code></td>
<td><p>out [0:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_awaddr</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWADDR</span></code></td>
<td><p>out [31:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_awlen</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWLEN</span></code></td>
<td><p>out [7:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_awsize</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWSIZE</span></code></td>
<td><p>out [2:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_awburst</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWBURST</span></code></td>
<td><p>out [1:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_awlock</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWLOCK</span></code></td>
<td><p>out [0:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_awcache</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWCACHE</span></code></td>
<td><p>out [3:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_awprot</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWPROT</span></code></td>
<td><p>out [2:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_awvalid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWVALID</span></code></td>
<td><p>out</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_awready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWREADY</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_wid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">WID</span></code></td>
<td><p>out [0:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_wdata</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">WDATA</span></code></td>
<td><p>out [63:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_wstrb</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">WSTRB</span></code></td>
<td><p>out [7:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_wlast</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">WLAST</span></code></td>
<td><p>out</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_wvalid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">WVALID</span></code></td>
<td><p>out</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_wready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">WREADY</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_bid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">BID</span></code></td>
<td><p>in [0:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_bresp</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">BRESP</span></code></td>
<td><p>in [1:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_bvalid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">BVALID</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_bready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">BREADY</span></code></td>
<td><p>out</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_arid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARID</span></code></td>
<td><p>out [0:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_araddr</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARADDR</span></code></td>
<td><p>out [31:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_SG_TRANSFER</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_arlen</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARLEN</span></code></td>
<td><p>out [7:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_SG_TRANSFER</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_arsize</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARSIZE</span></code></td>
<td><p>out [2:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_SG_TRANSFER</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_arburst</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARBURST</span></code></td>
<td><p>out [1:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_SG_TRANSFER</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_arlock</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARLOCK</span></code></td>
<td><p>out [0:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_arcache</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARCACHE</span></code></td>
<td><p>out [3:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_SG_TRANSFER</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_arprot</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARPROT</span></code></td>
<td><p>out [2:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_SG_TRANSFER</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_arvalid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARVALID</span></code></td>
<td><p>out</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_SG_TRANSFER</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_arready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARREADY</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_SG_TRANSFER</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_rid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RID</span></code></td>
<td><p>in [0:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_rdata</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RDATA</span></code></td>
<td><p>in [63:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_SG_TRANSFER</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_rresp</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RRESP</span></code></td>
<td><p>in [1:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_SG_TRANSFER</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_rlast</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RLAST</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_SG_TRANSFER</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_rvalid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RVALID</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_SG_TRANSFER</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_rready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RREADY</span></code></td>
<td><p>out</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_SG_TRANSFER</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="bus-interface-m_src_axi">
<div class="collapsible docutils container">
<input class="collapsible_input" id="9b29b7d093e63d683542d08cee35ef8b95e8be01" name="9b29b7d093e63d683542d08cee35ef8b95e8be01" type="checkbox"></input><label for="9b29b7d093e63d683542d08cee35ef8b95e8be01"><div><p>m_src_axi</p>
<span>Enabled if </span><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">0</span></code><span>.</span><section>
<p>Only present when <code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span></code> parameter is set to AXI-MM (0).</p>
</section>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_awid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWID</span></code></td>
<td><p>out [0:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_awaddr</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWADDR</span></code></td>
<td><p>out [31:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_awlen</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWLEN</span></code></td>
<td><p>out [7:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_awsize</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWSIZE</span></code></td>
<td><p>out [2:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_awburst</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWBURST</span></code></td>
<td><p>out [1:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_awlock</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWLOCK</span></code></td>
<td><p>out [0:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_awcache</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWCACHE</span></code></td>
<td><p>out [3:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_awprot</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWPROT</span></code></td>
<td><p>out [2:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_awvalid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWVALID</span></code></td>
<td><p>out</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_awready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWREADY</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_wid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">WID</span></code></td>
<td><p>out [0:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_wdata</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">WDATA</span></code></td>
<td><p>out [63:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_wstrb</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">WSTRB</span></code></td>
<td><p>out [7:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_wlast</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">WLAST</span></code></td>
<td><p>out</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_wvalid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">WVALID</span></code></td>
<td><p>out</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_wready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">WREADY</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_bid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">BID</span></code></td>
<td><p>in [0:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_bresp</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">BRESP</span></code></td>
<td><p>in [1:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_bvalid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">BVALID</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_bready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">BREADY</span></code></td>
<td><p>out</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_arid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARID</span></code></td>
<td><p>out [0:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_araddr</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARADDR</span></code></td>
<td><p>out [31:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_arlen</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARLEN</span></code></td>
<td><p>out [7:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_arsize</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARSIZE</span></code></td>
<td><p>out [2:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_arburst</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARBURST</span></code></td>
<td><p>out [1:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_arlock</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARLOCK</span></code></td>
<td><p>out [0:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_arcache</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARCACHE</span></code></td>
<td><p>out [3:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_arprot</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARPROT</span></code></td>
<td><p>out [2:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_arvalid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARVALID</span></code></td>
<td><p>out</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_arready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARREADY</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_rid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RID</span></code></td>
<td><p>in [0:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">Disabled</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_rdata</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RDATA</span></code></td>
<td><p>in [63:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_rresp</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RRESP</span></code></td>
<td><p>in [1:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_rlast</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RLAST</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_rvalid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RVALID</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_rready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RREADY</span></code></td>
<td><p>out</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="bus-interface-fifo_rd_clk">
<div class="collapsible docutils container">
<input class="collapsible_input" id="7ee1a86923178ea1948a828a7b0f153bb2c8d1aa" name="7ee1a86923178ea1948a828a7b0f153bb2c8d1aa" type="checkbox"></input><label for="7ee1a86923178ea1948a828a7b0f153bb2c8d1aa"><div><p>fifo_rd_clk</p>
<section>
<p>The <code class="docutils literal notranslate"><span class="pre">fifo_rd</span></code> interface is synchronous to this clock. Only present when <code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span></code> parameter is set to FIFO (2).</p>
</section>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">fifo_rd_clk</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CLK</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">2</span></code></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="bus-interface-fifo_wr_clk">
<div class="collapsible docutils container">
<input class="collapsible_input" id="7fce42da9361fca677fbeba6d1d3f1377c622c6a" name="7fce42da9361fca677fbeba6d1d3f1377c622c6a" type="checkbox"></input><label for="7fce42da9361fca677fbeba6d1d3f1377c622c6a"><div><p>fifo_wr_clk</p>
<section>
<p>The fifo_wr interface is synchronous to this clock. Only present when <code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span></code> parameter is set to FIFO (2).</p>
</section>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">fifo_wr_clk</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CLK</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">2</span></code></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="bus-interface-m_axis_aclk">
<div class="collapsible docutils container">
<input class="collapsible_input" id="dba1426ad2c6966812281ce1576ad366c6148f5b" name="dba1426ad2c6966812281ce1576ad366c6148f5b" type="checkbox"></input><label for="dba1426ad2c6966812281ce1576ad366c6148f5b"><div><p>m_axis_aclk</p>
<section>
<p>The <code class="docutils literal notranslate"><span class="pre">m_axis</span></code> interface is synchronous to this clock. Only present when <code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span></code> parameter is set to AXI-Streaming (1).</p>
</section>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_axis_aclk</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CLK</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="bus-interface-m_dest_axi_aclk">
<div class="collapsible docutils container">
<input class="collapsible_input" id="28d9fbdb89979d043c280859bb6756f87f2d674d" name="28d9fbdb89979d043c280859bb6756f87f2d674d" type="checkbox"></input><label for="28d9fbdb89979d043c280859bb6756f87f2d674d"><div><p>m_dest_axi_aclk</p>
<section>
<p>The <code class="docutils literal notranslate"><span class="pre">m_src_axi</span></code> interface is synchronous to this clock. Only present when <code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span></code> parameter is set to AXI-MM (0).</p>
</section>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_aclk</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CLK</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="bus-interface-m_sg_axi_aclk">
<div class="collapsible docutils container">
<input class="collapsible_input" id="c2324058e8e3375e5d3e91338b1899c55559e312" name="c2324058e8e3375e5d3e91338b1899c55559e312" type="checkbox"></input><label for="c2324058e8e3375e5d3e91338b1899c55559e312"><div><p>m_sg_axi_aclk</p>
<section>
<p>The <code class="docutils literal notranslate"><span class="pre">m_sg_axi</span></code> interface is synchronous to this clock. Only present when <code class="docutils literal notranslate"><span class="pre">DMA_SG_TRANSFER</span></code> parameter is set.</p>
</section>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_aclk</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CLK</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_SG_TRANSFER</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="bus-interface-m_src_axi_aclk">
<div class="collapsible docutils container">
<input class="collapsible_input" id="724bd6835407de85a0c36163d49c858dcbdf8a03" name="724bd6835407de85a0c36163d49c858dcbdf8a03" type="checkbox"></input><label for="724bd6835407de85a0c36163d49c858dcbdf8a03"><div><p>m_src_axi_aclk</p>
<section>
<p>The m_src_axi interface is synchronous to this clock. Only present when <code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span></code> parameter is set to AXI-MM (0).</p>
</section>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_aclk</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CLK</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="bus-interface-s_axis_aclk">
<div class="collapsible docutils container">
<input class="collapsible_input" id="d2c429da90ed649c44b5eab5665ff0394dc477fd" name="d2c429da90ed649c44b5eab5665ff0394dc477fd" type="checkbox"></input><label for="d2c429da90ed649c44b5eab5665ff0394dc477fd"><div><p>s_axis_aclk</p>
<section>
<p>The <code class="docutils literal notranslate"><span class="pre">s_axis</span></code> interface is synchronous to this clock. Only present when <code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span></code> parameter is set to AXI-Streaming (1).</p>
</section>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axis_aclk</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CLK</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="bus-interface-m_dest_axi_aresetn">
<div class="collapsible docutils container">
<input class="collapsible_input" id="daa6b5a7619698c9fb2884dcdb82cd8ef6e46c99" name="daa6b5a7619698c9fb2884dcdb82cd8ef6e46c99" type="checkbox"></input><label for="daa6b5a7619698c9fb2884dcdb82cd8ef6e46c99"><div><p>m_dest_axi_aresetn</p>
<section>
<p>Reset for the <code class="docutils literal notranslate"><span class="pre">m_dest_axi</span></code> interface. Only present when <code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span></code> parameter is set to AXI-MM (0).</p>
</section>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_dest_axi_aresetn</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RST</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="bus-interface-m_sg_axi_aresetn">
<div class="collapsible docutils container">
<input class="collapsible_input" id="daebec6a87509545272094827be916493c92393a" name="daebec6a87509545272094827be916493c92393a" type="checkbox"></input><label for="daebec6a87509545272094827be916493c92393a"><div><p>m_sg_axi_aresetn</p>
<section>
<p>Reset for the <code class="docutils literal notranslate"><span class="pre">m_sg_axi</span></code> interface. Only present when <code class="docutils literal notranslate"><span class="pre">DMA_SG_TRANSFER</span></code> parameter is set.</p>
</section>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_sg_axi_aresetn</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RST</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_SG_TRANSFER</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="bus-interface-m_src_axi_aresetn">
<div class="collapsible docutils container">
<input class="collapsible_input" id="985c3f6b1100e26510b84dea403ad0eab23b6fe5" name="985c3f6b1100e26510b84dea403ad0eab23b6fe5" type="checkbox"></input><label for="985c3f6b1100e26510b84dea403ad0eab23b6fe5"><div><p>m_src_axi_aresetn</p>
<section>
<p>Reset for the <code class="docutils literal notranslate"><span class="pre">m_src_axi</span></code> interface. Only present when <code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span></code> parameter is set to AXI-MM (0).</p>
</section>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_src_axi_aresetn</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RST</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">0</span></code></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="bus-interface-s_axis">
<div class="collapsible docutils container">
<input class="collapsible_input" id="baa67ecfe3c1e03d09191bcbf2e0f3ad581ace6c" name="baa67ecfe3c1e03d09191bcbf2e0f3ad581ace6c" type="checkbox"></input><label for="baa67ecfe3c1e03d09191bcbf2e0f3ad581ace6c"><div><p>s_axis</p>
<span>Enabled if </span><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">1</span></code><span>.</span><section>
<p>Only present when <code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span></code> parameter is set to AXI-Streaming (1).</p>
</section>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axis_ready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TREADY</span></code></td>
<td><p>out</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">s_axis_valid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TVALID</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axis_data</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TDATA</span></code></td>
<td><p>in [63:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">s_axis_strb</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TSTRB</span></code></td>
<td><p>in [7:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axis_keep</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TKEEP</span></code></td>
<td><p>in [7:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">s_axis_user</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TUSER</span></code></td>
<td><p>in [0:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axis_id</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TID</span></code></td>
<td><p>in [7:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">s_axis_dest</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TDEST</span></code></td>
<td><p>in [3:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axis_last</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TLAST</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="bus-interface-m_axis">
<div class="collapsible docutils container">
<input class="collapsible_input" id="0c3e872b3877f59e05ac68e14bd0ccd3a005a788" name="0c3e872b3877f59e05ac68e14bd0ccd3a005a788" type="checkbox"></input><label for="0c3e872b3877f59e05ac68e14bd0ccd3a005a788"><div><p>m_axis</p>
<span>Enabled if </span><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">1</span></code><span>.</span><section>
<p>Only present when <code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span></code> parameter is set to AXI-Streaming (1).</p>
</section>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_axis_ready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TREADY</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_axis_valid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TVALID</span></code></td>
<td><p>out</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_axis_data</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TDATA</span></code></td>
<td><p>out [63:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_axis_strb</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TSTRB</span></code></td>
<td><p>out [7:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_axis_keep</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TKEEP</span></code></td>
<td><p>out [7:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_axis_user</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TUSER</span></code></td>
<td><p>out [0:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_axis_id</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TID</span></code></td>
<td><p>out [7:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_axis_dest</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TDEST</span></code></td>
<td><p>out [3:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">m_axis_last</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TLAST</span></code></td>
<td><p>out</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="bus-interface-fifo_wr">
<div class="collapsible docutils container">
<input class="collapsible_input" id="8611b89da00fbdd1a9dca5bf8fab0f0b0abc0e80" name="8611b89da00fbdd1a9dca5bf8fab0f0b0abc0e80" type="checkbox"></input><label for="8611b89da00fbdd1a9dca5bf8fab0f0b0abc0e80"><div><p>fifo_wr</p>
<span>Enabled if </span><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">2</span></code><span>.</span><section>
<p>Only present when <code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span></code> parameter is set to FIFO (2).</p>
</section>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">fifo_wr_en</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">EN</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">2</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">fifo_wr_din</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DATA</span></code></td>
<td><p>in [63:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">2</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">fifo_wr_overflow</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">OVERFLOW</span></code></td>
<td><p>out</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">2</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">fifo_wr_sync</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SYNC</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">2</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">fifo_wr_xfer_req</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">XFER_REQ</span></code></td>
<td><p>out</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">2</span></code></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="bus-interface-fifo_rd">
<div class="collapsible docutils container">
<input class="collapsible_input" id="59c18f00313be83786888e32a4044c820cf1bb60" name="59c18f00313be83786888e32a4044c820cf1bb60" type="checkbox"></input><label for="59c18f00313be83786888e32a4044c820cf1bb60"><div><p>fifo_rd</p>
<span>Enabled if </span><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">2</span></code><span>.</span><section>
<p>Only present when <code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span></code> parameter is set to FIFO (2).</p>
</section>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">fifo_rd_en</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">EN</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">2</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">fifo_rd_dout</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DATA</span></code></td>
<td><p>out [63:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">2</span></code></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">fifo_rd_valid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">VALID</span></code></td>
<td><p>out</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">2</span></code></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">fifo_rd_underflow</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">UNDERFLOW</span></code></td>
<td><p>out</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">2</span></code></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="bus-interface-irq">
<div class="collapsible docutils container">
<input class="collapsible_input" id="8e6c86eadabbaddda8f0b89981fdb48b8ada9e35" name="8e6c86eadabbaddda8f0b89981fdb48b8ada9e35" type="checkbox"></input><label for="8e6c86eadabbaddda8f0b89981fdb48b8ada9e35"><div><p>irq</p>
<section>
<p>Interrupt output of the module. Is asserted when at least one of the modules interrupt is pending and enabled.</p>
</section>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">irq</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">INTERRUPT</span></code></td>
<td><p>out</p></td>
<td><p></p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="ports">
<div class="collapsible docutils container">
<input class="collapsible_input" id="4bff2085c925f4bd03cf6e07150c395397c724b6" name="4bff2085c925f4bd03cf6e07150c395397c724b6" type="checkbox"></input><label for="4bff2085c925f4bd03cf6e07150c395397c724b6"><p>Ports</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axis_xfer_req</span></code></td>
<td><p>out</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
<td class="description"><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">m_axis_xfer_req</span></code></td>
<td><p>out</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
<td class="description"><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">fifo_rd_xfer_req</span></code></td>
<td><p>out</p></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span> <span class="pre">=</span> <span class="pre">2</span></code></td>
<td class="description"><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">dest_diag_level_bursts</span></code></td>
<td><p>out [7:0]</p></td>
<td><code class="docutils literal notranslate"><span class="pre">ENABLE_DIAGNOSTICS_IF</span> <span class="pre">=</span> <span class="pre">1</span></code></td>
<td class="description"><section>
<p>Only present when <code class="docutils literal notranslate"><span class="pre">ENABLE_DIAGNOSTICS_IF</span></code> parameter is set.</p>
</section>
</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
</div></section>
<section id="register-map">
<h2>Register Map<a class="headerlink" href="#register-map" title="Permalink to this heading">#</a></h2>
<div><section id="hdl-regmap">
<section id="hdl-regmap-DMAC">
<div class="collapsible docutils container">
<input class="collapsible_input" id="7cde531f42d41abfa2f5671eb74f6b481fa8ea1a" name="7cde531f42d41abfa2f5671eb74f6b481fa8ea1a" type="checkbox"></input><label for="7cde531f42d41abfa2f5671eb74f6b481fa8ea1a"><p>DMA Controller (axi_dmac) register map</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper regmap docutils container">
<table class="regmap docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>DWORD</p></th>
<th class="head"><p>BYTE</p></th>
<th class="head" colspan="4"><p>Reg Name</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<thead>
<tr class="row-even"><th class="head" colspan="2"><p></p></th>
<th class="head"><p>BITS</p></th>
<th class="head"><p>Field Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default Value</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">VERSION</span></code></td>
<td class="description bold"><section>
<p>Version of the peripheral. Follows semantic versioning. Current version 4.05.62.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">VERSION_MAJOR</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0004</span></code></td>
<td class="description"><p></p></td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">VERSION_MINOR</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x05</span></code></td>
<td class="description"><p></p></td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[7:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">VERSION_PATCH</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x62</span></code></td>
<td class="description"><p></p></td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x1</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x4</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">PERIPHERAL_ID</span></code></td>
<td class="description bold"><p></p></td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PERIPHERAL_ID</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><section>
<p><code class="docutils literal notranslate"><span class="pre">ID</span></code></p>
</section>
</td>
<td class="description"><section>
<p>Value of the ID configuration parameter.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x2</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x8</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">SCRATCH</span></code></td>
<td class="description bold"><p></p></td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SCRATCH</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Scratch register useful for debug.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x3</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0xc</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">IDENTIFICATION</span></code></td>
<td class="description bold"><p></p></td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">IDENTIFICATION</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x444d4143</span></code></td>
<td class="description"><section>
<p>Peripheral identification (D, M, A, C).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x4</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x10</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">INTERFACE_DESCRIPTION_1</span></code></td>
<td class="description bold"><p></p></td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[3:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">BYTES_PER_BEAT_DEST_LOG2</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><section>
<p>log2(<code class="docutils literal notranslate"><span class="pre">DMA_DATA_WIDTH_DEST</span></code>/8)</p>
</section>
</td>
<td class="description"><section>
<p>Width of data bus on destination interface. Log2 of interface data widths in bytes.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[5:4]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><section>
<p><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span></code></p>
</section>
</td>
<td class="description"><section>
<p>Value of <code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span></code> parameter.(0 - AXI MemoryMap, 1 -  AXI Stream, 2 - FIFO )</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[11:8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">BYTES_PER_BEAT_SRC_LOG2</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><section>
<p>log2(<code class="docutils literal notranslate"><span class="pre">DMA_DATA_WIDTH_SRC</span></code>/8)</p>
</section>
</td>
<td class="description"><section>
<p>Width of data bus on source interface. Log2 of interface data widths in bytes.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[13:12]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><section>
<p><code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span></code></p>
</section>
</td>
<td class="description"><section>
<p>Value of <code class="docutils literal notranslate"><span class="pre">DMA_TYPE_SRC</span></code> parameter.(0 - AXI MemoryMap, 1 -  AXI Stream, 2 - FIFO )</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[19:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">BYTES_PER_BURST_WIDTH</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><section>
<p><code class="docutils literal notranslate"><span class="pre">BYTES_PER_BURST_WIDTH</span></code></p>
</section>
</td>
<td class="description"><section>
<p>Value of <code class="docutils literal notranslate"><span class="pre">BYTES_PER_BURST_WIDTH</span></code> interface parameter. Log2 of the real <code class="docutils literal notranslate"><span class="pre">MAX_BYTES_PER_BURST</span></code>. The starting address of the transfer must be aligned with <code class="docutils literal notranslate"><span class="pre">MAX_BYTES_PER_BURST</span></code> to avoid crossing the 4kB address boundary.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x5</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x14</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">INTERFACE_DESCRIPTION_2</span></code></td>
<td class="description bold"><p></p></td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CACHE_COHERENT</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><section>
<p><code class="docutils literal notranslate"><span class="pre">CACHE_COHERENT</span></code></p>
</section>
</td>
<td class="description"><section>
<p>Value of <code class="docutils literal notranslate"><span class="pre">CACHE_COHERENT</span></code> parameter.(0 - Disabled, 1 -  Enabled )</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[7:4]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AXI_AXCACHE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><section>
<p><code class="docutils literal notranslate"><span class="pre">AXI_AXCACHE</span></code></p>
</section>
</td>
<td class="description"><section>
<p>Value of <code class="docutils literal notranslate"><span class="pre">AXI_AXCACHE</span></code> parameter.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[10:8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AXI_AXPROT</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><section>
<p><code class="docutils literal notranslate"><span class="pre">AXI_AXPROT</span></code></p>
</section>
</td>
<td class="description"><section>
<p>Value of <code class="docutils literal notranslate"><span class="pre">AXI_AXPROT</span></code> parameter.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x20</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x80</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">IRQ_MASK</span></code></td>
<td class="description bold"><p></p></td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[1:1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TRANSFER_COMPLETED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x1</span></code></td>
<td class="description"><section>
<p>Masks the TRANSFER_COMPLETED IRQ.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TRANSFER_QUEUED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x1</span></code></td>
<td class="description"><section>
<p>Masks the TRANSFER_QUEUED IRQ.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x21</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x84</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">IRQ_PENDING</span></code></td>
<td class="description bold"><p></p></td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[1:1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TRANSFER_COMPLETED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW1C</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>This bit will be asserted if a transfer has been completed and the TRANSFER_COMPLETED bit in the IRQ_MASK register is not set. Either if all bytes have been transferred or an error occurred during the transfer.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TRANSFER_QUEUED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW1C</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>This bit will be asserted if a transfer has been queued and it is possible to queue the next transfer. It can be masked out by setting the TRANSFER_QUEUED bit in the  IRQ_MASK register.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x22</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x88</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">IRQ_SOURCE</span></code></td>
<td class="description bold"><p></p></td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[1:1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TRANSFER_COMPLETED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>This bit will be asserted if a transfer has been completed. Either if all bytes have been transferred or an error occurred during the transfer. Cleared together with the corresponding IRQ_PENDING bit.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TRANSFER_QUEUED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>This bit will be asserted if a transfer has been queued and it is possible to queue the next transfer. Cleared together with the corresponding IRQ_PENDING bit.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x100</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x400</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CONTROL</span></code></td>
<td class="description bold"><p></p></td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[2:2]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">HWDESC</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>When set to 1 the scatter-gather transfers are enabled.  Note, this field is only valid if the DMA channel has been configured with SG transfer support.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[1:1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PAUSE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>When set to 1 the currently active transfer is paused. It will be resumed once the bit is cleared again.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ENABLE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>When set to 1 the DMA channel is enabled.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x101</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x404</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">TRANSFER_ID</span></code></td>
<td class="description bold"><p></p></td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[1:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TRANSFER_ID</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>This register contains the ID of the next transfer. The ID is generated by the DMAC and after the transfer has been started can be used to check if the transfer has finished by checking the corresponding bit in the TRANSFER_DONE register. The contents of this register is only valid if TRANSFER_SUBMIT is 0.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x102</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x408</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">TRANSFER_SUBMIT</span></code></td>
<td class="description bold"><p></p></td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TRANSFER_SUBMIT</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Writing a 1 to this register queues a new transfer. The bit transitions back to 0 once the transfer has been queued or the DMA channel is disabled.  Writing a 0 to this register has no effect.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x103</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x40c</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">FLAGS</span></code></td>
<td class="description bold"><p></p></td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CYCLIC</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><section>
<p><code class="docutils literal notranslate"><span class="pre">CYCLIC</span></code></p>
</section>
</td>
<td class="description"><section>
<p>Setting this field to 1 puts the DMA transfer into cyclic mode. In cyclic mode the controller will re-start a transfer again once it has finished. In cyclic mode no end-of-transfer interrupts will be generated.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[1:1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TLAST</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x1</span></code></td>
<td class="description"><section>
<p>When setting this bit for a MM to AXIS transfer the TLAST signal will be asserted during the last beat of the transfer. For AXIS to MM transfers the TLAST signal from the AXIS interface is monitored. After its occurrence all descriptors are ignored until this bit is set.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[2:2]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PARTIAL_REPORTING_EN</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>When setting this bit the length of partial transfers caused eventually by TLAST will be recorded.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x104</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x410</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">DEST_ADDRESS</span></code></td>
<td class="description bold"><p></p></td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DEST_ADDRESS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>This register contains the destination address of the transfer. The address needs to be aligned to the bus width.  This register is only valid if the DMA channel has been configured for write to memory support.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x105</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x414</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">SRC_ADDRESS</span></code></td>
<td class="description bold"><p></p></td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SRC_ADDRESS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>This register contains the source address of the transfer. The address needs to be aligned to the bus width.  This register is only valid if the DMA channel has been configured for read from memory support.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x106</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x418</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">X_LENGTH</span></code></td>
<td class="description bold"><p></p></td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[23:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">X_LENGTH</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><section>
<p>2^log2(max(<code class="docutils literal notranslate"><span class="pre">DMA_DATA_WIDTH_SRC</span></code>, <code class="docutils literal notranslate"><span class="pre">DMA_DATA_WIDTH_DEST</span></code>)/8)-1</p>
</section>
</td>
<td class="description"><section>
<p>Number of bytes to transfer - 1.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x107</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x41c</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">Y_LENGTH</span></code></td>
<td class="description bold"><p></p></td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[23:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">Y_LENGTH</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x000000</span></code></td>
<td class="description"><section>
<p>Number of rows to transfer - 1.  Note, this field is only valid if the DMA channel has been configured with 2D transfer support.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x108</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x420</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">DEST_STRIDE</span></code></td>
<td class="description bold"><p></p></td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[23:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DEST_STRIDE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x000000</span></code></td>
<td class="description"><section>
<p>The number of bytes between the start of one row and the next row for the destination address. Needs to be aligned to the bus width.  Note, this field is only valid if the DMA channel has been configured with 2D transfer support and write to memory support.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x109</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x424</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">SRC_STRIDE</span></code></td>
<td class="description bold"><p></p></td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[23:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SRC_STRIDE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x000000</span></code></td>
<td class="description"><section>
<p>The number of bytes between the start of one row and the next row for the source address. Needs to be aligned to the bus width.  Note, this field is only valid if the DMA channel has been configured with 2D transfer and read from memory support.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x10a</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x428</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">TRANSFER_DONE</span></code></td>
<td class="description bold"><section>
<p>If bit x is set in this register the transfer with ID x has been completed. The bit will automatically be cleared when a new transfer with this ID is queued and will be set when the transfer has been completed.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TRANSFER_0_DONE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If this bit is set the transfer with ID 0 has been completed.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[1:1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TRANSFER_1_DONE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If this bit is set the transfer with ID 1 has been completed.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[2:2]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TRANSFER_2_DONE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If this bit is set the transfer with ID 2 has been completed.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[3:3]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TRANSFER_3_DONE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If this bit is set the transfer with ID 3 has been completed.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:31]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PARTIAL_TRANSFER_DONE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If this bit is set at least one partial transfer was transferred. This field will reset when the ENABLE control bit is reset or when all information on partial transfers was read through PARTIAL_TRANSFER_LENGTH and PARTIAL_TRANSFER_ID registers.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x10b</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x42c</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">ACTIVE_TRANSFER_ID</span></code></td>
<td class="description bold"><p></p></td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[4:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ACTIVE_TRANSFER_ID</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>ID of the currently active transfer. When no transfer is active this register will be equal to the TRANSFER_ID register.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x10c</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x430</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">STATUS</span></code></td>
<td class="description bold"><p></p></td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RESERVED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>This register is reserved for future usage. Reading it will always return 0.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x10d</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x434</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CURRENT_DEST_ADDRESS</span></code></td>
<td class="description bold"><p></p></td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CURRENT_DEST_ADDRESS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Address to which the next data sample is written to.  This register is only valid if the DMA channel has been configured for write to memory support.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x10e</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x438</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CURRENT_SRC_ADDRESS</span></code></td>
<td class="description bold"><p></p></td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CURRENT_SRC_ADDRESS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Address form which the next data sample is read.  This register is only valid if the DMA channel has been configured for read from memory support.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x112</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x448</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">TRANSFER_PROGRESS</span></code></td>
<td class="description bold"><p></p></td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[23:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">TRANSFER_PROGRESS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x000000</span></code></td>
<td class="description"><section>
<p>This field presents the number of bytes transferred to the destination for the current transfer. This register will be cleared once the transfer completes. This should be used for debugging purposes only.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x113</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x44c</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">PARTIAL_TRANSFER_LENGTH</span></code></td>
<td class="description bold"><p></p></td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PARTIAL_LENGTH</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Length of the partial transfer in bytes. Represents the number of bytes received until the moment of TLAST assertion. This will be smaller than the programmed length from the X_LENGTH and Y_LENGTH registers.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x114</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x450</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">PARTIAL_TRANSFER_ID</span></code></td>
<td class="description bold"><section>
<p>Must be read after the PARTIAL_TRANSFER_LENGTH registers.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[1:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PARTIAL_TRANSFER_ID</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>ID of the transfer that was partial.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x115</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x454</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">DESCRIPTOR_ID</span></code></td>
<td class="description bold"><p></p></td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DESCRIPTOR_ID</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>ID of the descriptor that points to the current memory segment being transferred. If HWDESC is set to 0, then this register returns 0.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x11f</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x47c</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">SG_ADDRESS</span></code></td>
<td class="description bold"><p></p></td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SG_ADDRESS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>This register contains the starting address of the scatter-gather transfer. The address needs to be aligned to the bus width.  This register is only valid if the DMA channel has been configured with SG transfer support.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x124</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x490</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">DEST_ADDRESS_HIGH</span></code></td>
<td class="description bold"><p></p></td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DEST_ADDRESS_HIGH</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>This register contains the HIGH segment of the destination address of the transfer.  This register is only valid if the DMA_AXI_ADDR_WIDTH is bigger than 32 and if DMA channel has been configured for write to memory support.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x125</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x494</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">SRC_ADDRESS_HIGH</span></code></td>
<td class="description bold"><p></p></td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SRC_ADDRESS_HIGH</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>This register contains the HIGH segment of the source address of the transfer.  This register is only valid if the DMA_AXI_ADDR_WIDTH is bigger than 32 and if the DMA channel has been configured for read from memory support.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x126</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x498</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CURRENT_DEST_ADDRESS_HIGH</span></code></td>
<td class="description bold"><p></p></td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CURRENT_DEST_ADDRESS_HIGH</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>HIGH segment of the address to which the next data sample is written to.  This register is only valid if the DMA_AXI_ADDR_WIDTH is bigger than 32 and if the DMA channel has been configured for write to memory support.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x127</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x49c</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CURRENT_SRC_ADDRESS_HIGH</span></code></td>
<td class="description bold"><p></p></td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CURRENT_SRC_ADDRESS_HIGH</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>HIGH segment of the address from which the next data sample is read.  This register is only valid if the DMA_AXI_ADDR_WIDTH is bigger than 32 and if the DMA channel has been configured for read from memory support.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x12f</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x4bc</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">SG_ADDRESS_HIGH</span></code></td>
<td class="description bold"><p></p></td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SG_ADDRESS_HIGH</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>HIGH segment of the starting address of the scatter-gather transfer.  This register is only valid if the DMA_AXI_ADDR_WIDTH is bigger than 32 and if the DMA channel has been configured with SG transfer support.</p>
</section>
</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Access Type</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>RO</p></td>
<td><p>Read-only</p></td>
<td><p>Reads will return the current register value. Writes have no effect.</p></td>
</tr>
<tr class="row-odd"><td><p>RW</p></td>
<td><p>Read-write</p></td>
<td><p>Reads will return the current register value. Writes will change the current register value.</p></td>
</tr>
<tr class="row-even"><td><p>RW1C</p></td>
<td><p>Read,write-1-to-clear</p></td>
<td><p>Reads will return the current register value. Writing the register will clear those bits of the register which were set to 1 in the value written. Bits are set by hardware.</p></td>
</tr>
</tbody>
</table>
</div>
</section>
</section>
</div></section>
<section id="theory-of-operation">
<h2>Theory of Operation<a class="headerlink" href="#theory-of-operation" title="Permalink to this heading">#</a></h2>
<section id="hdl-synthesis-settings">
<h3>HDL Synthesis Settings<a class="headerlink" href="#hdl-synthesis-settings" title="Permalink to this heading">#</a></h3>
<section id="sizing-of-the-internal-store-and-forward-data-buffer">
<h4>Sizing of the internal store-and-forward data buffer<a class="headerlink" href="#sizing-of-the-internal-store-and-forward-data-buffer" title="Permalink to this heading">#</a></h4>
<p>An internal buffer is used to store data from the source interface before it is
forwarded to the destination once that can accept it. The purpose of the buffer
is to even out the rate mismatches between the source and destination. e.g if
the destination is a FIFO interface with a fixed data rate and the source is a
MM interface, the intent is to keep the buffer as full as possible so in case of
the MM interface is not ready data can be still provided to the destination
without risking an underflow. Similarly in case the destination is a MM
interface and the source a FIFO interface with a fixed data rate, the intent is
to keep the buffer as empty as possible so in case the MM interface is not ready
data can be still accepted from the source without risking an overflow.</p>
<p>The size of the buffer in bytes is determined by the synthesis parameters of the
module and it is equal to <code class="docutils literal notranslate"><span class="pre">FIFO_SIZE</span></code> * <code class="docutils literal notranslate"><span class="pre">MAX_BYTES_PER_BURST</span></code></p>
<p>The width of the buffer is sized to be the largest width from the source and
destination interfaces.</p>
<ul class="simple">
<li><p>BUFFER_WIDTH_IN_BYTES =
MAX(<code class="docutils literal notranslate"><span class="pre">DMA_DATA_WIDTH_SRC</span></code>,<code class="docutils literal notranslate"><span class="pre">DMA_DATA_WIDTH_DEST</span></code>)/8</p></li>
<li><p>BUFFER_DEPTH = <code class="docutils literal notranslate"><span class="pre">FIFO_SIZE</span></code>*<code class="docutils literal notranslate"><span class="pre">MAX_BYTES_PER_BURST</span></code> /
BUFFER_WIDTH_IN_BYTES</p></li>
</ul>
</section>
</section>
<section id="interfaces-and-signals">
<h3>Interfaces and Signals<a class="headerlink" href="#interfaces-and-signals" title="Permalink to this heading">#</a></h3>
<section id="register-map-configuration-interface">
<h4>Register Map Configuration Interface<a class="headerlink" href="#register-map-configuration-interface" title="Permalink to this heading">#</a></h4>
<p>The register map configuration interface can be accessed through the AXI4-Lite
<code class="docutils literal notranslate"><span class="pre">S_AXI</span></code> interface. The interface is synchronous to the <code class="docutils literal notranslate"><span class="pre">s_axi_aclk</span></code>. The
<code class="docutils literal notranslate"><span class="pre">s_axi_aresetn</span></code> signal is used to reset the peripheral and should be asserted
during system startup until the <code class="docutils literal notranslate"><span class="pre">s_axi_aclk</span></code> is active and stable.
De-assertion of the reset signal should by synchronous to <code class="docutils literal notranslate"><span class="pre">s_axi_aclk</span></code>.</p>
</section>
<section id="data-interfaces">
<h4>Data Interfaces<a class="headerlink" href="#data-interfaces" title="Permalink to this heading">#</a></h4>
<section id="axi-streaming-subordinate">
<h5>AXI-Streaming subordinate<a class="headerlink" href="#axi-streaming-subordinate" title="Permalink to this heading">#</a></h5>
<p>The interface back-pressures through the <code class="docutils literal notranslate"><span class="pre">s_axis_ready</span></code> signal. If the core is
in the idle state the <code class="docutils literal notranslate"><span class="pre">s_axis_ready</span></code> signal will stay low until a descriptor
is submitted. The <code class="docutils literal notranslate"><span class="pre">s_axis_ready</span></code> will go low once the internal buffer of the
core is full. It will go high only after enough space is available to store at
least a burst (<code class="docutils literal notranslate"><span class="pre">MAX_BYTES_PER_BURST</span></code> bytes); Once the current transfer is
finished and a new descriptor was not submitted the <code class="docutils literal notranslate"><span class="pre">s_axis_ready</span></code> will go
low. The <code class="docutils literal notranslate"><span class="pre">s_axis_ready</span></code> will go low also when the TLAST is used that asserts
unexpectedly. Unexpectedly means that the transfer length defined by TLAST is
shorter than the transfer length programmed in the descriptor (<code class="docutils literal notranslate"><span class="pre">X_LENGTH</span></code>
register). If the next descriptor was already submitted the <code class="docutils literal notranslate"><span class="pre">s_axis_ready</span></code>
will assert within few cycles, in other hand will stay low until a new
descriptor is submitted.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">xfer_req</span></code> is asserted once a transfer is submitted to the descriptor
queue and stays high until all data from the current transfer is received/send
through the AXI Stream/FIFO interface. If during the current transfer another
descriptor is queued (submitted) it will stay high and so on.</p>
</section>
</section>
</section>
<section id="configuration-interface">
<h3>Configuration Interface<a class="headerlink" href="#configuration-interface" title="Permalink to this heading">#</a></h3>
<p>The peripheral features a register map configuration interface that can be
accessed through the AXI4-Lite <code class="docutils literal notranslate"><span class="pre">S_AXI</span></code> port. The register map can be used to
configure the peripherals operational parameters, query the current status of
the device and query the features supported by the device.</p>
<section id="peripheral-identification">
<h4>Peripheral Identification<a class="headerlink" href="#peripheral-identification" title="Permalink to this heading">#</a></h4>
<p>The peripheral contains multiple registers that allow the identification of the
peripheral as well as discovery of features that were configured at HDL
synthesis time. Apart from the <code class="docutils literal notranslate"><span class="pre">SCRATCH</span></code> register all registers in this
section are read only and writes to them will be ignored.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">VERSION</span></code> (<code class="docutils literal notranslate"><span class="pre">0x000</span></code>) register contains the version of the peripheral. The
version determines the register map layout and general features supported by the
peripheral. The version number follows <a class="reference external" href="http://semver.org/">semantic versioning</a>.
Increments in the major number indicate backwards incompatible changes, increments
in the minor number indicate backwards compatible changes, patch letter increments
indicate fixed incorrect behavior.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">PERIPHERAL_ID</span></code> (<code class="docutils literal notranslate"><span class="pre">0x004</span></code>) register contains the value of the <code class="docutils literal notranslate"><span class="pre">ID</span></code> HDL
configuration parameter that was set during synthesis. Its primary function is
to allow to distinguish between multiple instances of the peripheral in the same
design.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">SCRATCH</span></code> (<code class="docutils literal notranslate"><span class="pre">0x008</span></code>) register is a general purpose 32-bit register that
can be set to an arbitrary values. Reading the register will yield the value
previously written (The value will be cleared when the peripheral is reset).
Its content does not affect the operation of the peripheral. It can be used by
software to test whether the register map is accessible or store custom
peripheral associated data.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">IDENTIFICATION</span></code> (<code class="docutils literal notranslate"><span class="pre">0x00c</span></code>) register contains the value of <code class="docutils literal notranslate"><span class="pre">&quot;DMAC&quot;</span></code>.
This value is unique to this type of peripheral and can be used to ensure that
the peripheral exists at the expected location in the memory mapped IO register
space.</p>
</section>
<section id="interrupt-handling">
<h4>Interrupt Handling<a class="headerlink" href="#interrupt-handling" title="Permalink to this heading">#</a></h4>
<p>Interrupt processing is handled by three closely related registers. All three
registers follow the same layout, each bit in the register corresponds to one
particular interrupt.</p>
<p>When an interrupt event occurs it is recorded in the <code class="docutils literal notranslate"><span class="pre">IRQ_SOURCE</span></code> (<code class="docutils literal notranslate"><span class="pre">0x088</span></code>)
register. For a recorded interrupt event the corresponding bit is set to 1. If
an interrupt event occurs while the bit is already set to 1 it will stay set to
1.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">IRQ_MASK</span></code> (<code class="docutils literal notranslate"><span class="pre">0x080</span></code>) register controls how recorded interrupt events
propagate. An interrupt is considered to be enabled if the corresponding bit in
the <code class="docutils literal notranslate"><span class="pre">IRQ_MASK</span></code> register is set to 0, it is considered to be disabled if the
bit is set to 1.</p>
<p>Disabling an interrupt will not prevent it from being recorded, but only its
propagation. This means if an interrupt event was previously recorded while the
interrupt was disabled and the interrupt is being enabled the interrupt event
will then propagate.</p>
<p>An interrupt event that has been recorded and is enabled propagates to the
<code class="docutils literal notranslate"><span class="pre">IRQ_PENDING</span></code> (<code class="docutils literal notranslate"><span class="pre">0x084</span></code>) register. The corresponding bit for such an
interrupt will read as 1. Disabled or interrupts for which no events have been
recorded will read as 0. Also if at least one interrupt has been recorded and is
enabled the external <code class="docutils literal notranslate"><span class="pre">irq</span></code> signal will be asserted to signal the IRQ event to
the upstream IRQ controller.</p>
<p>A recorded interrupt event can be cleared (or acknowledged) by writing a 1 to
the corresponding bit to either the <code class="docutils literal notranslate"><span class="pre">IRQ_SOURCE</span></code> or <code class="docutils literal notranslate"><span class="pre">IRQ_PENDING</span></code> register.
It is possible to clear multiple interrupt events at the same time by setting
multiple bits in a single write operation.</p>
<p>For more details regarding interrupt operation see the <a class="reference internal" href="#axi-dmac-interrupts"><span class="std std-ref">Interrupts</span></a>.</p>
</section>
<section id="transfer-configuration">
<h4>Transfer Configuration<a class="headerlink" href="#transfer-configuration" title="Permalink to this heading">#</a></h4>
<p>The <code class="docutils literal notranslate"><span class="pre">DEST_ADDRESS</span></code> (<code class="docutils literal notranslate"><span class="pre">0x410</span></code>) register contains the destination address of
the transfer. The address must be aligned to the destination bus width.
Non-aligned addresses will be automatically aligned internally by setting the
LSBs to 0. This register is only valid if the DMA channel has been configured
for write to memory support.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">SRC_ADDRESS</span></code> (<code class="docutils literal notranslate"><span class="pre">0x414</span></code>) register contains the source address of the
transfer. The address must be aligned to the source bus width. Non-aligned
addresses will be automatically aligned internally by setting the LSBs to 0.
This register is only valid if the DMA channel has been configured for write
from memory support.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">X_LENGTH</span></code> (<code class="docutils literal notranslate"><span class="pre">0x418</span></code>) register contains the number of bytes to transfer
per row. The number of bytes is equal to the value of the register + 1 (E.g. a
value of 0x3ff means 0x400 bytes).</p>
<p>The <code class="docutils literal notranslate"><span class="pre">Y_LENGTH</span></code> (<code class="docutils literal notranslate"><span class="pre">0x41C</span></code>) register contains the number of rows to transfer.
The number of rows is equal to the value of the register + 1 (E.g. a value of
1079 means 1080 rows). This register is only valid if the DMA channel has been
configured with 2D transfer support. If 2D transfer support is disabled the
number of rows is always 1 per transfer.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">SRC_STRIDE</span></code> (<code class="docutils literal notranslate"><span class="pre">0x424</span></code>) and <code class="docutils literal notranslate"><span class="pre">DEST_STRIDE</span></code> (<code class="docutils literal notranslate"><span class="pre">0x420</span></code>) registers contain
the number of bytes between the start of one row and the next row. Needs to be
aligned to the bus width. This field is only valid if the DMA channel has been
configured with 2D transfer support.</p>
<p>The total number of bytes transferred is equal to (<code class="docutils literal notranslate"><span class="pre">X_LENGTH</span></code> + <code class="docutils literal notranslate"><span class="pre">1</span></code>) *
(<code class="docutils literal notranslate"><span class="pre">Y_LENGTH</span></code> + <code class="docutils literal notranslate"><span class="pre">1</span></code>).</p>
<p>The <code class="docutils literal notranslate"><span class="pre">FLAGS</span></code> (<code class="docutils literal notranslate"><span class="pre">0x40C</span></code>) register controls the behavior of the transfer.</p>
<ul class="simple">
<li><p>If the <code class="docutils literal notranslate"><span class="pre">CYCLIC</span></code> (<code class="docutils literal notranslate"><span class="pre">[0]</span></code>) bit is set the transfer will run in
<a class="reference internal" href="#axi-dmac-cyclic-transfers"><span class="std std-ref">Cyclic Transfers</span></a>.</p></li>
<li><p>If the <code class="docutils literal notranslate"><span class="pre">TLAST</span></code> (<code class="docutils literal notranslate"><span class="pre">[1]</span></code>) bit is set the TLAST signal will be asserted
during the last beat of the AXI Stream transfer.</p></li>
</ul>
</section>
<section id="transfer-submission">
<h4>Transfer Submission<a class="headerlink" href="#transfer-submission" title="Permalink to this heading">#</a></h4>
<p>Writing a 1 to the <code class="docutils literal notranslate"><span class="pre">TRANSFER_SUBMIT</span></code> (<code class="docutils literal notranslate"><span class="pre">0x408</span></code>) register queues a new
transfer. If the internal transfer queue is full the <code class="docutils literal notranslate"><span class="pre">TRANSFER_SUBMIT</span></code> bit
will stay asserted until room becomes available, the bit transitions back to 0
once the transfer has been queued. Writing a 0 to this register has no effect.
Writing a 1 to the register while it is already 1 will also have no effect. When
submitting a new transfer software should always check that the
<code class="docutils literal notranslate"><span class="pre">TRANSFER_SUBMIT</span></code> [0] bit is 0 before setting it, otherwise the transfer will
not be queued.</p>
<p>If the DMA channel is disabled (<code class="docutils literal notranslate"><span class="pre">ENABLE</span></code> control bit is set to 0) while a
queuing operation is in progress it will be aborted and the <code class="docutils literal notranslate"><span class="pre">TRANSFER_SUBMIT</span></code>
bit will de-assert.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">TRANSFER_ID</span></code> (<code class="docutils literal notranslate"><span class="pre">0x404</span></code>) register contains the ID of the next transfer.
The ID is generated by the DMA controller and can be used to check if a transfer
has been completed by checking the corresponding bit in the <code class="docutils literal notranslate"><span class="pre">TRANSFER_DONE</span></code>
(<code class="docutils literal notranslate"><span class="pre">0x428</span></code>) register. The contents of this register is only valid if
<code class="docutils literal notranslate"><span class="pre">TRANSFER_SUBMIT</span></code> is 0. Software should read this register before asserting
the <code class="docutils literal notranslate"><span class="pre">TRANSFER_SUBMIT</span></code> bit.</p>
</section>
<section id="transfer-status">
<h4>Transfer Status<a class="headerlink" href="#transfer-status" title="Permalink to this heading">#</a></h4>
<p>The <code class="docutils literal notranslate"><span class="pre">TRANSFER_DONE</span></code> (<code class="docutils literal notranslate"><span class="pre">0x428</span></code>) register indicates whether a submitted
transfer has been completed. Each bit in the register corresponds to transfer
ID. When a new transfer is submitted the corresponding bit in the register is
cleared, once the the transfer has been completed the corresponding bit will be
set.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">ACTIVE_TRANSFER_ID</span></code> (<code class="docutils literal notranslate"><span class="pre">0x42C</span></code>) register holds the ID of the currently
active transfer. When no transfer is active the value of register will be equal
to the value of the <code class="docutils literal notranslate"><span class="pre">TRANSFER_ID</span></code> (<code class="docutils literal notranslate"><span class="pre">0x404</span></code>) register.</p>
</section>
<section id="transfer-length-reporting">
<h4>Transfer length reporting<a class="headerlink" href="#transfer-length-reporting" title="Permalink to this heading">#</a></h4>
<p>When using MM or FIFO source interfaces the amount of data which the core will
transfer is defined by <code class="docutils literal notranslate"><span class="pre">X_LENGTH</span></code> and <code class="docutils literal notranslate"><span class="pre">Y_LENGTH</span></code> registers in the moment of
the transfer submission. Once the corresponding bit from the <code class="docutils literal notranslate"><span class="pre">TRANSFER_DONE</span></code>
is set the programmed amount of data is transferred.</p>
<p>When using streaming interface (AXIS) as source, the length of transfers will be
defined by the assertion of <code class="docutils literal notranslate"><span class="pre">TLAST</span></code> signal which is unknown at the moment of
transfer submission. In this case <code class="docutils literal notranslate"><span class="pre">X_LENGTH</span></code> and <code class="docutils literal notranslate"><span class="pre">Y_LENGTH</span></code> specified during
the transfer submission will act as upper limits for the transfer. Transfers
where the TLAST occurs ahead of programmed length will be noted as partial
transfers. If <code class="docutils literal notranslate"><span class="pre">PARTIAL_REPORTING_EN</span></code> bit from the <code class="docutils literal notranslate"><span class="pre">FLAGS</span></code> register is set,
the length of partial transfers will be recorded and exposed through the
<code class="docutils literal notranslate"><span class="pre">PARTIAL_TRANSFER_LENGTH</span></code> and <code class="docutils literal notranslate"><span class="pre">PARTIAL_TRANSFER_ID</span></code> registers. The
availability of information regarding partial transfers is done through the
<code class="docutils literal notranslate"><span class="pre">PARTIAL_TRANSFER_DONE</span></code> field of <code class="docutils literal notranslate"><span class="pre">TRANSFER_DONE</span></code> register.</p>
<p>During operation the <code class="docutils literal notranslate"><span class="pre">TRANSFER_PROGRESS</span></code> register can be consulted to check
the progress of the current transfer. The register presents the number of bytes
the destination accepted during the in progress transfer. This register will be
cleared once the transfer completes. This register should be used for debugging
purposes only.</p>
</section>
<section id="transfer-tear-down">
<h4>Transfer Tear-down<a class="headerlink" href="#transfer-tear-down" title="Permalink to this heading">#</a></h4>
<p>Non-cyclic transfers stop once the programmed amount of data is transferred to
the destination. Cyclic transfers needs to be stopped with software intervention
by setting the <code class="docutils literal notranslate"><span class="pre">ENABLE</span></code> control bit to 0. In case if required, non cyclic
transfers can be interrupted in the same way. The transfer tear down is done
gracefully and is done at a burst resolution on MM interfaces and beat
resolution on non-MM interfaces. DMAC shuts down gracefully as fast as possible
while completing all in-progress MM transactions.</p>
<p>Source side: For MM interface once the <code class="docutils literal notranslate"><span class="pre">ENABLE</span></code> bit de-asserts the DMAC wont
issue new requests towards the source interface but will wait until all pending
requests are fulfilled by the source. For non-MM interfaces, once the <code class="docutils literal notranslate"><span class="pre">ENABLE</span></code>
bit de-asserts the DMAC will stop to accept new data. This will lead to partial
bursts in the internal buffer but this data will be cleared/lost once the
destination side completes all pending bursts.</p>
<p>Destination side: For MM interface the DMAC will complete all pending requests
that have been started by issuing the address. For non-MM interfaces once the
<code class="docutils literal notranslate"><span class="pre">ENABLE</span></code> bit de-asserts the DMAC will stop to drive new data. All the data
from the internal buffer will be cleared/lost. In case of AXIS the DMAC will
wait for data to be accepted if valid is high since it cant just de-assert
valid without breaking the interface semantics</p>
</section>
</section>
<section id="interrupts">
<span id="axi-dmac-interrupts"></span><h3>Interrupts<a class="headerlink" href="#interrupts" title="Permalink to this heading">#</a></h3>
<p>The DMA controller supports interrupts to allow asynchronous notification of
certain events to the CPU. This can be used as an alternative to busy-polling
the status registers. Two types of interrupt events are implemented by the DMA
controller.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">TRANSFER_QUEUED</span></code> interrupt is asserted when a transfer is moved from the
register map to the internal transfer queue. This is equivalent to the
<code class="docutils literal notranslate"><span class="pre">TRANSFER_SUBMIT</span></code> register transitioning from 1 to 0. Software can use this
interrupt as an indication that the next transfer can be submitted.</p>
<p>Note that a transfer being queued does not mean that it has been started yet. If
other transfers are already queued those will be processed first.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">TRANSFER_COMPLETED</span></code> interrupt is asserted when a previously submitted
transfer has been completed. To find out which transfer has been completed the
<code class="docutils literal notranslate"><span class="pre">TRANSFER_DONE</span></code> register should be checked.</p>
<p>Note that depending on the transfer size and interrupt latency it is possible
for multiple transfers to complete before the interrupt handler runs. In that
case the interrupt handler will only run once. Software should always check all
submitted transfers for completion.</p>
</section>
<section id="d-transfers">
<h3>2D Transfers<a class="headerlink" href="#d-transfers" title="Permalink to this heading">#</a></h3>
<p>If the <code class="docutils literal notranslate"><span class="pre">DMA_2D_TRANSFER</span></code> HDL synthesis configuration parameter is set the DMA
controller has support for 2D transfers.</p>
<p>A 2D transfer is composed of a number of rows with each row containing a certain
number of bytes. Between each row there might be a certain amount of padding
bytes that are skipped by the DMA.</p>
<p>For 2D transfers the <code class="docutils literal notranslate"><span class="pre">X_LENGTH</span></code> register configures the number of bytes per
row and the <code class="docutils literal notranslate"><span class="pre">Y_LENGTH</span></code> register configures the number of rows. The
<code class="docutils literal notranslate"><span class="pre">SRC_STRIDE</span></code> and <code class="docutils literal notranslate"><span class="pre">DEST_STRIDE</span></code> registers configure the number of bytes in
between start of two rows.</p>
<p>E.g. the first row will start at the configured source or destination address,
the second row will start at the configured source or destination address plus
the stride and so on.</p>
<div class="math-wrapper docutils container">
<div class="math notranslate nohighlight">
\[ROW\_SRC\_ADDRESS = SRC\_ADDRESS + SRC\_STRIDE * N\]</div>
</div>
<div class="math-wrapper docutils container">
<div class="math notranslate nohighlight">
\[ROW\_DEST\_ADDRESS = DEST\_ADDRESS + DEST\_STRIDE * N\]</div>
</div>
<p>If support for 2D transfers is disabled only the X_LENGTH register is
considered and the number of rows per transfer is fixed to 1.</p>
</section>
<section id="cyclic-transfers">
<span id="axi-dmac-cyclic-transfers"></span><h3>Cyclic Transfers<a class="headerlink" href="#cyclic-transfers" title="Permalink to this heading">#</a></h3>
<p>If the <code class="docutils literal notranslate"><span class="pre">CYCLIC</span></code> HDL synthesis configuration parameter is set the DMA
controller has support for cyclic transfers.</p>
<p>A cyclic transfer once completed will restart automatically with the same
configuration. The behavior of cyclic transfer is equivalent to submitting the
same transfer over and over again, but generates less software management
overhead.</p>
<p>A transfer is cyclic if the <code class="docutils literal notranslate"><span class="pre">CYCLIC</span></code> (<code class="docutils literal notranslate"><span class="pre">[0]</span></code>) bit of the <code class="docutils literal notranslate"><span class="pre">FLAGS</span></code>
(<code class="docutils literal notranslate"><span class="pre">0x40C</span></code>) is set to 1 during transfer submission.</p>
<p>For cyclic transfers no end-of-transfer interrupts will be generated. To stop a
cyclic transfer the DMA channel must be disabled.</p>
<p>Any additional transfers that are submitted after the submission of a cyclic
transfer (and before stopping the cyclic transfer) will never be executed.</p>
</section>
<section id="scatter-gather-transfers">
<h3>Scatter-Gather Transfers<a class="headerlink" href="#scatter-gather-transfers" title="Permalink to this heading">#</a></h3>
<p>If the <code class="docutils literal notranslate"><span class="pre">DMA_SG_TRANSFER</span></code> HDL synthesis configuration parameter is set the DMA
controller has support for scatter-gather transfers.</p>
<p>The scatter-gather optional feature allows the DMA to access noncontiguous areas
of memory within a single transfer.</p>
<p>The DMA can read from or write to different memory addresses in one transaction
by using a list of vectors called <em>descriptors</em>. Each descriptor provides the
starting address and the length of the current memory block to be accessed, as
well as the next address of the following descriptor to be processed. By chaining
these descriptors, the DMA can <em>gather</em> the data into a contiguous transfer from
the <em>scattered</em> memory data from multiple addresses.</p>
<p>The scatter-gather has its own dedicated AXI3/4 memory mapped interface
<code class="docutils literal notranslate"><span class="pre">m_sg_axi</span></code> through which it receives the descriptor data.</p>
<section id="descriptor-structure">
<h4>Descriptor Structure<a class="headerlink" href="#descriptor-structure" title="Permalink to this heading">#</a></h4>
<p>The scatter-gather interface fetches the descriptor information from memory in
the following order:</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Size</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>32bit</p></td>
<td><p>flags</p></td>
<td><div class="line-block">
<div class="line">This field includes 2 control bits:</div>
</div>
<ul class="simple">
<li><p>bit0: if set, the transfer will complete after this last descriptor is
processed and the DMA core will go back to idle state; if cleared, the
next DMA descriptor pointed to by <code class="docutils literal notranslate"><span class="pre">next_sg_addr</span></code> will be loaded.</p></li>
<li><p>bit1: if set, an end-of-transfer interrupt will be raised after the
memory segment pointed to by this descriptor has been transferred.</p></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>32bit</p></td>
<td><p>id</p></td>
<td><p>This field corresponds to an identifier of the descriptor.</p></td>
</tr>
<tr class="row-even"><td><p>64bit</p></td>
<td><p>dest_addr</p></td>
<td><p>This field contains the destination address of the transfer.</p></td>
</tr>
<tr class="row-odd"><td><p>64bit</p></td>
<td><p>src_addr</p></td>
<td><p>This field contains the source address of the transfer.</p></td>
</tr>
<tr class="row-even"><td><p>64bit</p></td>
<td><p>next_sg_addr</p></td>
<td><p>This field contains the address of the next descriptor.</p></td>
</tr>
<tr class="row-odd"><td><p>32bit</p></td>
<td><p>y_len</p></td>
<td><p>This field contains the number of rows to transfer, minus one.</p></td>
</tr>
<tr class="row-even"><td><p>32bit</p></td>
<td><p>x_len</p></td>
<td><p>This field contains the number of bytes to transfer, minus one.</p></td>
</tr>
<tr class="row-odd"><td><p>32bit</p></td>
<td><p>src_stride</p></td>
<td><p>This field contains the number of bytes between the start of one row and
the next row for the source address.</p></td>
</tr>
<tr class="row-even"><td><p>32-bit</p></td>
<td><p>dst_stride</p></td>
<td><p>This field contains the number of bytes between the start of one row and
the next row for the destination address.</p></td>
</tr>
</tbody>
</table>
</div>
<p>The <code class="docutils literal notranslate"><span class="pre">y_len</span></code>, <code class="docutils literal notranslate"><span class="pre">src_stride</span></code> and <code class="docutils literal notranslate"><span class="pre">dst_stride</span></code> fields are only useful for 2D
transfers and should be set to 0 if 2D transfers are not required.</p>
</section>
<section id="id2">
<h4>Transfer Configuration<a class="headerlink" href="#id2" title="Permalink to this heading">#</a></h4>
<p>The scatter-gather transfers are enabled through the <code class="docutils literal notranslate"><span class="pre">HWDESC</span></code> bit from the
<code class="docutils literal notranslate"><span class="pre">CONTROL</span></code> (<code class="docutils literal notranslate"><span class="pre">0x400</span></code>) register. Once this bit is set, cyclic transfers are
disabled, since the same cyclic behavior can be replicated using a descriptor
chain loop.</p>
<p>To start a scatter-gather transfer, the address of the first DMA descriptor must
be written to the register pair [<code class="docutils literal notranslate"><span class="pre">SG_ADDRESS_HIGH</span></code> (<code class="docutils literal notranslate"><span class="pre">0x4BC</span></code>), <code class="docutils literal notranslate"><span class="pre">SG_ADDRESS</span></code>
(<code class="docutils literal notranslate"><span class="pre">0x47C</span></code>)].</p>
<p>To end a scatter-gather transfer, the last descriptor of the transfer must have
the <code class="docutils literal notranslate"><span class="pre">flags[0]</span></code> bit set.</p>
<p>The scatter-gather transfer is queued in a similar way to the simple transfers,
through the <code class="docutils literal notranslate"><span class="pre">TRANSFER_SUBMIT</span></code>. Software should always poll this bit to be 0
before setting it, otherwise the scatter-gather transfer will not be queued.</p>
<p>The scatter-gather transfers support the generation of the same two types of
interrupt events as the simple transfers. However, the scatter-gather transfers
have the distinct advantage of generating fewer interrupts by treating the
chained descriptor transfers as a single transfer, thus improving the performance
of the application.</p>
</section>
</section>
<section id="transfer-start-synchronization">
<h3>Transfer Start Synchronization<a class="headerlink" href="#transfer-start-synchronization" title="Permalink to this heading">#</a></h3>
<p>If the transfer start synchronization feature of the DMA controller is enabled
the start of a transfer is synchronized to a flag in the data stream. This is
primarily useful if the data stream does not have any back-pressure and one unit
of data spans multiple beats (e.g. packetized data). This ensures that the data
is properly aligned to the beginning of the memory buffer.</p>
<p>Data that is received before the synchronization flag is asserted will be
ignored by the DMA controller.</p>
<p>For the FIFO write interface the <code class="docutils literal notranslate"><span class="pre">fifo_wr_sync</span></code> signal is the synchronization
flag signal. For the AXI-Streaming interface the synchronization flag is carried
in <code class="docutils literal notranslate"><span class="pre">s_axis_user[0]</span></code>. In both cases the synchronization flag is qualified by
the same control signal as the data.</p>
</section>
<section id="cache-coherency">
<h3>Cache Coherency<a class="headerlink" href="#cache-coherency" title="Permalink to this heading">#</a></h3>
<p>To enable Cache Coherency between the DMA and the CPU, the <code class="docutils literal notranslate"><span class="pre">CACHE_COHERENT</span></code>
HDL synthesis configuration parameter must be set.</p>
<p>Two additional parameters are used to configure the Cache Coherent transactions:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">AXI_AXCACHE</span></code> sets the ARCACHE/AWCACHE AXI cache support signals;</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">AXI_AXPROT</span></code> sets the ARPROT/AWPROT AXI access permission signals.</p></li>
</ul>
<p>They are initially set to the following default values through <code class="docutils literal notranslate"><span class="pre">CACHE_COHERENT</span></code>:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">AXI_AXCACHE</span></code> = <code class="docutils literal notranslate"><span class="pre">CACHE_COHERENT</span></code> ? <code class="docutils literal notranslate"><span class="pre">4'b1111</span></code> : <code class="docutils literal notranslate"><span class="pre">4'b0011</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">AXI_AXPROT</span></code> = <code class="docutils literal notranslate"><span class="pre">CACHE_COHERENT</span></code> ? <code class="docutils literal notranslate"><span class="pre">3'b010</span></code>  : <code class="docutils literal notranslate"><span class="pre">3'b000</span></code></p></li>
</ul>
<p>If Cache Coherency is enabled, the <code class="docutils literal notranslate"><span class="pre">AXI_AXCACHE</span></code> and <code class="docutils literal notranslate"><span class="pre">AXI_AXPROT</span></code> values can
be changed to support systems with different caching policies.</p>
</section>
<section id="diagnostics-interface">
<h3>Diagnostics interface<a class="headerlink" href="#diagnostics-interface" title="Permalink to this heading">#</a></h3>
<p>For debug purposes a diagnostics interface is added to the core.
The <code class="docutils literal notranslate"><span class="pre">dest_diag_level_bursts</span></code> signal adds insight into the fullness of the
internal memory buffer during operation. The information is exposed in number
of bursts where the size of a burst is defined by the <code class="docutils literal notranslate"><span class="pre">MAX_BYTES_PER_BURST</span></code>
parameter. The value of <code class="docutils literal notranslate"><span class="pre">dest_diag_level_bursts</span></code> increments for each burst
accumulated in the DMACs internal buffer. It decrements once the burst leaves
the DMAC on its destination port. The signal is synchronous to the destination
clock domain (<code class="docutils literal notranslate"><span class="pre">m_dest_axi_aclk</span></code> or <code class="docutils literal notranslate"><span class="pre">m_axis_aclk</span></code> depending on <code class="docutils literal notranslate"><span class="pre">DMA_TYPE_DEST</span></code>).</p>
</section>
<section id="limitations">
<h3>Limitations<a class="headerlink" href="#limitations" title="Permalink to this heading">#</a></h3>
<section id="axi-4kbyte-address-boundary">
<h4>AXI 4kByte Address Boundary<a class="headerlink" href="#axi-4kbyte-address-boundary" title="Permalink to this heading">#</a></h4>
<p>Software must program the <code class="docutils literal notranslate"><span class="pre">SRC_ADDRESS</span></code> and <code class="docutils literal notranslate"><span class="pre">DEST_ADDRESS</span></code> registers in such
way that AXI burst wont cross the 4kB address boundary. The following condition
must hold:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">MAX_BYTES_PER_BURST</span></code>  4096;</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">MAX_BYTES_PER_BURST</span></code> is power of 2;</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SRC/DEST_ADDRESS</span></code> mod <code class="docutils literal notranslate"><span class="pre">MAX_BYTES_PER_BURST</span></code> == 0</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">SRC/DEST_ADDRESS[11:0]</span></code> + MIN(<code class="docutils literal notranslate"><span class="pre">X_LENGTH</span></code>+1,<code class="docutils literal notranslate"><span class="pre">MAX_BYTES_PER_BURST</span></code>)  4096</p></li>
</ul>
</section>
<section id="address-alignment">
<h4>Address Alignment<a class="headerlink" href="#address-alignment" title="Permalink to this heading">#</a></h4>
<p>Software must program the <code class="docutils literal notranslate"><span class="pre">SRC_ADDRESS</span></code> and <code class="docutils literal notranslate"><span class="pre">DEST_ADDRESS</span></code>registers to be
multiple of the corresponding MM data bus. The following conditions must hold:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">SRC_ADDRESS</span></code> MOD (<code class="docutils literal notranslate"><span class="pre">DMA_DATA_WIDTH_SRC</span></code>/8) == 0</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">DEST_ADDRESS</span></code> MOD (<code class="docutils literal notranslate"><span class="pre">DMA_DATA_WIDTH_DEST</span></code>/8) == 0</p></li>
</ul>
</section>
<section id="transfer-length-alignment">
<h4>Transfer Length Alignment<a class="headerlink" href="#transfer-length-alignment" title="Permalink to this heading">#</a></h4>
<p>Software must program the <code class="docutils literal notranslate"><span class="pre">X_LENGTH</span></code> register to be multiple of the widest
data bus. The following condition must hold:</p>
<ul class="simple">
<li><p>(<code class="docutils literal notranslate"><span class="pre">X_LENGTH</span></code>+1) MOD MAX(<code class="docutils literal notranslate"><span class="pre">DMA_DATA_WIDTH_SRC</span></code>, <code class="docutils literal notranslate"><span class="pre">DMA_DATA_WIDTH_DEST</span></code>)/8
== 0</p></li>
</ul>
<p>This restriction can be relaxed for the memory mapped interfaces. This is done
by partially ignoring data of a beat from/to the MM interface:</p>
<ul class="simple">
<li><p>For write access the strobe bits are used to mask out bytes that do not
contain valid data.</p></li>
<li><p>For read access a full beat is read but part of the data is discarded. This
works fine as long as the read access is side effect free. I.e. this method
should not be used to access data from memory mapped peripherals like a FIFO.</p></li>
</ul>
<p>E.g. the length alignment requirement of a DMA configured for a 64-bit memory
mapped interface and a 16-bit streaming interface is only 2 bytes instead of 8
bytes.</p>
<p>Note that the address alignment requirement is not affected by this. The address
still needs to be aligned to the width of the MM interface that it belongs to.</p>
</section>
<section id="scatter-gather-datapath-width">
<h4>Scatter-Gather Datapath Width<a class="headerlink" href="#scatter-gather-datapath-width" title="Permalink to this heading">#</a></h4>
<p>The scatter-gather dedicated interface <code class="docutils literal notranslate"><span class="pre">m_sg_axi</span></code> currently supports only
64-bit transfers. <code class="docutils literal notranslate"><span class="pre">DMA_DATA_WIDTH_SG</span></code> can only be set to 64.</p>
</section>
</section>
</section>
<section id="software-support">
<h2>Software Support<a class="headerlink" href="#software-support" title="Permalink to this heading">#</a></h2>
<p>Analog Devices recommends to use the provided software drivers.</p>
<ul class="simple">
<li><p><a class="reference external" href="https://wiki.analog.com/resources/tools-software/linux-drivers/axi-dmac">Analog Device AXI-DMAC DMA Controller Linux Driver</a></p></li>
</ul>
</section>
<section id="known-issues">
<h2>Known Issues<a class="headerlink" href="#known-issues" title="Permalink to this heading">#</a></h2>
<p>1. When max bytes per burst matches the data width of destination interface an
erroneous extra beat is inserted after every valid beat on the destination side.
Example configuration:</p>
<ul class="simple">
<li><p>axi mm -&gt; axi stream</p></li>
<li><p>max bytes per burst = 128</p></li>
<li><p>destination width = 1024 bits</p></li>
</ul>
<p>Workaround: increase the max bytes per burst to larger than 128</p>
</section>
<section id="technical-support">
<h2>Technical Support<a class="headerlink" href="#technical-support" title="Permalink to this heading">#</a></h2>
<p>Analog Devices will provide limited online support for anyone using the core
with Analog Devices components (ADC, DAC, Video, Audio, etc) via the <a class="icon ez reference external" href="https://ez.analog.com/fpga">EngineerZone</a>.</p>
</section>
<section id="glossary">
<h2>Glossary<a class="headerlink" href="#glossary" title="Permalink to this heading">#</a></h2>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Term</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>beat</p></td>
<td><p>Represents the amount of data that is transferred in one clock cycle.</p></td>
</tr>
<tr class="row-odd"><td><p>burst</p></td>
<td><p>Represents the amount of data that is transferred in a group of
consecutive beats.</p></td>
</tr>
<tr class="row-even"><td><p>partial transfer</p></td>
<td><p>Represents a transfer which is shorter than the programmed length that
is based on the <code class="docutils literal notranslate"><span class="pre">X_LENGTH</span></code> and <code class="docutils literal notranslate"><span class="pre">Y_LENGTH</span></code> registers. This can occur
on AXIS source interfaces when TLAST asserts earlier than the programmed
length.</p></td>
</tr>
</tbody>
</table>
</div>
</section>
</section>

    <script type="text/javascript">
        function init() {
            WaveDrom.ProcessAll();
        }
        window.onload = init;
    </script>

          </div>
              <div class="related">
                &nbsp;
    <a href="../axi_dac_interpolate/index.html" title="Previous document (Ctrl+LeftArrow)" class="prev">AXI DAC Interpolate</a>
    <a href="../axi_fan_control/index.html" title="Next document (Ctrl+RightArrow)" class="next">AXI Fan Control</a>
              </div>
          
        </div>
      </div>
  </div>

  <div id="vertical-border"></div>

  <label id="cancel-area-show-toc" for="input-show-toc"></label>
  <label id="cancel-area-show-localtoc" for="input-show-localtoc"></label>
    <footer>
      &#169;2024, Analog Devices, Inc.
      
      |
      Made with <a href="https://www.sphinx-doc.org/">Sphinx</a>
      &amp; <a href="https://github.com/analogdevicesinc/doctools">Doctools</a>
      
    </footer>
  </body>
</html>