+-------------------------------------------------------------------------+
; QoR Summary                                                             ;
+-------------------------------------+-----------------------------------+
; Logic Utilization (in ALMs)         ; 153,482.9 / 487,200 (31.5 %)      ;
; Total Combinational ALUTs           ; 191155                            ;
; Total Registers                     ; 473766                            ;
; Total DSP Blocks                    ; 1,162 / 4,510 (25.8 %)            ;
; Total Block Memory Bits             ; 32,971,496 / 145,612,800 (22.6 %) ;
; Total RAM Blocks                    ; 1,916 / 7,110 (26.9 %)            ;
; Total MLABs                         ; 651.0                             ;
; AI Suite IP Fmax                    ; 602.41 MHz                        ;
; Actual AI Suite IPs Clock Frequency ; 600.0 MHz                         ;
+-------------------------------------+-----------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Resource Utilization                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------+-------------+-------------------+--------------------------------------------------------------------------------------+
; Instance Name                                                                                                     ; Combinational ALUTs ; Registers     ; DSP Blocks  ; Block Memory Bits ; Entity Name                                                                          ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------+-------------+-------------------+--------------------------------------------------------------------------------------+
; top                                                                                                               ; 188360              ; 377320        ; 1162        ; 32972120          ; Total                                                                                ;
; Total non AI Suite IPs                                                                                            ; 66060 (35%)         ; 146859 (39%)  ; 0 (0%)      ; 3285828 (10%)     ; Total non AI Suite IPs                                                               ;
; Total AI Suite IPs                                                                                                ; 122300 (65%)        ; 230461 (61%)  ; 1162 (100%) ; 29686292 (90%)    ; Total AI Suite IPs                                                                   ;
; dla_platform_inst|dla_top_inst_0                                                                                  ; 122300 (100%)       ; 230461 (100%) ; 1162 (100%) ; 29686292 (100%)   ; dla_top_wrapper_32x64_i5x1_fp16_sb31744_poolk4_actk32_prelu_clamp_sig_softmaxk1_AGX7 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 122300 (100%)       ; 230461 (100%) ; 1162 (100%) ; 29686292 (100%)   ; dla_top                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 13449 (11%)         ; 11379 (5%)    ; 64 (6%)     ; 524288 (2%)       ; dla_aux_activation_top                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 57 (0%)             ; 589 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_aux_activation_config_decoder                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 13391 (11%)         ; 10781 (5%)    ; 64 (6%)     ; 524288 (2%)       ; dla_aux_activation_group                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 1 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 0 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 0 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 1 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 865 (1%)            ; 1448 (1%)     ; 0 (0%)      ; 160256 (1%)       ; dla_config_network                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 57 (0%)             ; 60 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 59 (0%)             ; 61 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 54 (0%)             ; 58 (0%)       ; 0 (0%)      ; 12288 (0%)        ; dla_hld_fifo                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 58 (0%)             ; 62 (0%)       ; 0 (0%)      ; 14848 (0%)        ; dla_hld_fifo                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 61 (0%)             ; 61 (0%)       ; 0 (0%)      ; 12800 (0%)        ; dla_hld_fifo                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 54 (0%)             ; 58 (0%)       ; 0 (0%)      ; 1024 (0%)         ; dla_hld_fifo                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 61 (0%)             ; 61 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 55 (0%)             ; 59 (0%)       ; 0 (0%)      ; 8192 (0%)         ; dla_hld_fifo                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 62 (0%)             ; 61 (0%)       ; 0 (0%)      ; 12800 (0%)        ; dla_hld_fifo                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 109 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 63 (0%)             ; 628 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 42 (0%)             ; 95 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_debug_network                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 40 (0%)             ; 58 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_debug_network_node                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 41 (0%)             ; 48 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_cdc_reset_async                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 4578 (4%)           ; 10890 (5%)    ; 0 (0%)      ; 1046528 (4%)      ; dla_dma                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 983 (1%)            ; 2053 (1%)     ; 0 (0%)      ; 173568 (1%)       ; dla_dma_reader                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 783 (1%)            ; 2699 (1%)     ; 0 (0%)      ; 277504 (1%)       ; dla_dma_reader                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 546 (0%)            ; 2114 (1%)     ; 0 (0%)      ; 215040 (1%)       ; dla_dma_reader                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 935 (1%)            ; 1248 (1%)     ; 0 (0%)      ; 33280 (0%)        ; dla_dma_csr                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1247 (1%)           ; 2671 (1%)     ; 0 (0%)      ; 347136 (1%)       ; dla_dma_writer                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 80 (0%)             ; 98 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_dma_read_arb                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 0 (0%)              ; 512 (0%)      ; 0 (0%)      ; 0 (0%)            ; altdpram                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 2 (0%)              ; 29 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_reset_synchronizer                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 5335 (4%)           ; 5871 (3%)     ; 0 (0%)      ; 65536 (0%)        ; dla_interface_profiling_counters                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 65536 (0%)        ; altera_syncram                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 83274 (68%)         ; 165288 (72%)  ; 1088 (94%)  ; 26210836 (88%)    ; dla_pe_array_system                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 3 (0%)              ; 2 (0%)        ; 0 (0%)      ; 1556 (0%)         ; dla_delay                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 69 (0%)             ; 79 (0%)       ; 0 (0%)      ; 524288 (2%)       ; dla_exit_fifo                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 8584 (7%)           ; 13147 (6%)    ; 0 (0%)      ; 12348416 (42%)    ; dla_input_feeder                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 74215 (61%)         ; 123482 (54%)  ; 1088 (94%)  ; 32768 (0%)        ; dla_pe_array                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 216 (0%)            ; 28408 (12%)   ; 0 (0%)      ; 13303808 (45%)    ; dla_filter_bias_scale_scratchpad                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 186 (0%)            ; 170 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_sequencer                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 6391 (5%)           ; 17516 (8%)    ; 0 (0%)      ; 1605632 (5%)      ; dla_aux_pool_top                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 7 (0%)              ; 213 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_aux_pool_config_decoder                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 6384 (5%)           ; 17294 (8%)    ; 0 (0%)      ; 1605632 (5%)      ; dla_aux_pool_group                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst                                                        ; 865 (1%)            ; 2525 (1%)     ; 10 (1%)     ; 73216 (0%)        ; dla_aux_softmax_top                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 3 (0%)              ; 51 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_aux_softmax_config_decoder                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 861 (1%)            ; 2465 (1%)     ; 10 (1%)     ; 73216 (0%)        ; dla_aux_softmax_group                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 974 (1%)            ; 1549 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 74 (0%)             ; 657 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst                                               ; 1025 (1%)           ; 1551 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst                                              ; 33 (0%)             ; 585 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 516 (0%)            ; 1027 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 68 (0%)             ; 131 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 516 (0%)            ; 1027 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 20 (0%)             ; 35 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 515 (0%)            ; 1027 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 515 (0%)            ; 1027 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 515 (0%)            ; 1027 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 515 (0%)            ; 1027 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 515 (0%)            ; 1027 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 516 (0%)            ; 1027 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 517 (0%)            ; 1027 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 516 (0%)            ; 1027 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 516 (0%)            ; 1027 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 516 (0%)            ; 1027 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 5291 (4%)           ; 10431 (5%)    ; 0 (0%)      ; 0 (0%)            ; dla_xbar                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 8 (0%)              ; 79 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_xbar_config_handler                                                              ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------+-------------+-------------------+--------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------+-----------------+---------------------+---------------+-------------+-------------------+--------------+-------------+--------------------------------------------------------------------------------------+
; Instance Name                                                                                                     ; ALMs            ; Combinational ALUTs ; Registers     ; DSP Blocks  ; Block Memory Bits ; MLABs        ; M20Ks       ; Entity Name                                                                          ;
+-------------------------------------------------------------------------------------------------------------------+-----------------+---------------------+---------------+-------------+-------------------+--------------+-------------+--------------------------------------------------------------------------------------+
; top                                                                                                               ; 153482.9        ; 191155              ; 473766        ; 1162        ; 32971496          ; 651.0        ; 1916        ; Total                                                                                ;
; Total non AI Suite IPs                                                                                            ; 49893.2 (33%)   ; 67433 (35%)         ; 146760 (31%)  ; 0 (0%)      ; 3285204 (10%)     ; 56.0 (9%)    ; 373 (19%)   ; Total non AI Suite IPs                                                               ;
; Total AI Suite IPs                                                                                                ; 103589.7 (67%)  ; 123722 (65%)        ; 327006 (69%)  ; 1162 (100%) ; 29686292 (90%)    ; 595.0 (91%)  ; 1543 (81%)  ; Total AI Suite IPs                                                                   ;
; dla_platform_inst|dla_top_inst_0                                                                                  ; 103589.7 (100%) ; 123722 (100%)       ; 327006 (100%) ; 1162 (100%) ; 29686292 (100%)   ; 595.0 (100%) ; 1543 (100%) ; dla_top_wrapper_32x64_i5x1_fp16_sb31744_poolk4_actk32_prelu_clamp_sig_softmaxk1_AGX7 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 103589.7 (100%) ; 123722 (100%)       ; 327006 (100%) ; 1162 (100%) ; 29686292 (100%)   ; 595.0 (100%) ; 1543 (100%) ; dla_top                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 9509.4 (9%)     ; 13455 (11%)         ; 18179 (6%)    ; 64 (6%)     ; 524288 (2%)       ; 66.0 (11%)   ; 26 (2%)     ; dla_aux_activation_top                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 174.3 (0%)      ; 63 (0%)             ; 762 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_aux_activation_config_decoder                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 9332.9 (9%)     ; 13391 (11%)         ; 17406 (5%)    ; 64 (6%)     ; 524288 (2%)       ; 66.0 (11%)   ; 26 (2%)     ; dla_aux_activation_group                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 2.3 (0%)        ; 1 (0%)              ; 11 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 1.5 (0%)        ; 0 (0%)              ; 8 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 0.8 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 2.3 (0%)        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1.6 (0%)        ; 1 (0%)              ; 65 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1.7 (0%)        ; 0 (0%)              ; 12 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 2.3 (0%)        ; 1 (0%)              ; 26 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1.3 (0%)        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 2.2 (0%)        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1.6 (0%)        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 2.4 (0%)        ; 1 (0%)              ; 18 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 2.2 (0%)        ; 1 (0%)              ; 23 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 692.0 (1%)      ; 915 (1%)            ; 1988 (1%)     ; 0 (0%)      ; 160256 (1%)       ; 0.0 (0%)     ; 12 (1%)     ; dla_config_network                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 38.6 (0%)       ; 57 (0%)             ; 130 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 35.8 (0%)       ; 59 (0%)             ; 101 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 34.2 (0%)       ; 54 (0%)             ; 86 (0%)       ; 0 (0%)      ; 12288 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 36.4 (0%)       ; 66 (0%)             ; 106 (0%)      ; 0 (0%)      ; 14848 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 39.3 (0%)       ; 67 (0%)             ; 81 (0%)       ; 0 (0%)      ; 12800 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 36.6 (0%)       ; 66 (0%)             ; 99 (0%)       ; 0 (0%)      ; 1024 (0%)         ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 39.6 (0%)       ; 70 (0%)             ; 94 (0%)       ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 36.6 (0%)       ; 63 (0%)             ; 105 (0%)      ; 0 (0%)      ; 8192 (0%)         ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 37.3 (0%)       ; 68 (0%)             ; 137 (0%)      ; 0 (0%)      ; 12800 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 90.8 (0%)       ; 110 (0%)            ; 181 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_acl_dcfifo                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 91.1 (0%)       ; 108 (0%)            ; 178 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_acl_dcfifo                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 89.9 (0%)       ; 106 (0%)            ; 204 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_acl_dcfifo                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 324.8 (0%)      ; 65 (0%)             ; 132 (0%)      ; 0 (0%)      ; 0 (0%)            ; 26.0 (4%)    ; 0 (0%)      ; dla_acl_dcfifo                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 35.7 (0%)       ; 42 (0%)             ; 100 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_debug_network                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 25.8 (0%)       ; 40 (0%)             ; 62 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_debug_network_node                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 27.5 (0%)       ; 41 (0%)             ; 50 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 8.5 (0%)        ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset_internal                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 8.2 (0%)        ; 13 (0%)             ; 16 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset_internal                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 8.2 (0%)        ; 13 (0%)             ; 16 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset_internal                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 1.5 (0%)        ; 0 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_cdc_reset_async                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 5232.1 (5%)     ; 4582 (4%)           ; 9682 (3%)     ; 0 (0%)      ; 1046528 (4%)      ; 141.0 (24%)  ; 57 (4%)     ; dla_dma                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 939.9 (1%)      ; 983 (1%)            ; 2472 (1%)     ; 0 (0%)      ; 173568 (1%)       ; 7.0 (1%)     ; 10 (1%)     ; dla_dma_reader                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 1238.6 (1%)     ; 783 (1%)            ; 1788 (1%)     ; 0 (0%)      ; 277504 (1%)       ; 54.0 (9%)    ; 14 (1%)     ; dla_dma_reader                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 938.8 (1%)      ; 551 (0%)            ; 1453 (0%)     ; 0 (0%)      ; 215040 (1%)       ; 42.0 (7%)    ; 11 (1%)     ; dla_dma_reader                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 746.1 (1%)      ; 938 (1%)            ; 1609 (0%)     ; 0 (0%)      ; 33280 (0%)        ; 4.0 (1%)     ; 2 (0%)      ; dla_dma_csr                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1297.9 (1%)     ; 1244 (1%)           ; 2273 (1%)     ; 0 (0%)      ; 347136 (1%)       ; 32.0 (5%)    ; 20 (1%)     ; dla_dma_writer                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 67.8 (0%)       ; 80 (0%)             ; 76 (0%)       ; 0 (0%)      ; 0 (0%)            ; 2.0 (0%)     ; 0 (0%)      ; dla_dma_read_arb                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 260.0 (0%)      ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 0 (0%)            ; 26.0 (4%)    ; 0 (0%)      ; altdpram                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 10.6 (0%)       ; 2 (0%)              ; 31 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_acl_dcfifo_reset_synchronizer                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 3.2 (0%)        ; 7 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_acl_dcfifo_addr_incr                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 3.5 (0%)        ; 7 (0%)              ; 11 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_acl_dcfifo_addr_incr                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1.3 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1.3 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1.8 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 2.1 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 2.2 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 2.0 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1.4 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1.4 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1.8 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 2.7 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 2.9 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 2.2 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 3689.9 (4%)     ; 5368 (4%)           ; 10157 (3%)    ; 0 (0%)      ; 65536 (0%)        ; 0.0 (0%)     ; 4 (0%)      ; dla_interface_profiling_counters                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0.0 (0%)        ; 0 (0%)              ; 18 (0%)       ; 0 (0%)      ; 65536 (0%)        ; 0.0 (0%)     ; 4 (0%)      ; altera_syncram                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 72821.3 (70%)   ; 84585 (68%)         ; 247224 (76%)  ; 1088 (94%)  ; 26210836 (88%)    ; 275.0 (46%)  ; 1358 (88%)  ; dla_pe_array_system                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 1.0 (0%)        ; 3 (0%)              ; 4 (0%)        ; 0 (0%)      ; 1556 (0%)         ; 0.0 (0%)     ; 10 (1%)     ; dla_delay                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 41.0 (0%)       ; 68 (0%)             ; 217 (0%)      ; 0 (0%)      ; 524288 (2%)       ; 0.0 (0%)     ; 26 (2%)     ; dla_exit_fifo                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 6256.7 (6%)     ; 8601 (7%)           ; 16419 (5%)    ; 0 (0%)      ; 12348416 (42%)    ; 47.0 (8%)    ; 605 (39%)   ; dla_input_feeder                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 59631.4 (58%)   ; 75462 (61%)         ; 199056 (61%)  ; 1088 (94%)  ; 32768 (0%)        ; 228.0 (38%)  ; 13 (1%)     ; dla_pe_array                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 6748.3 (7%)     ; 215 (0%)            ; 31116 (10%)   ; 0 (0%)      ; 13303808 (45%)    ; 0.0 (0%)     ; 704 (46%)   ; dla_filter_bias_scale_scratchpad                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 142.7 (0%)      ; 235 (0%)            ; 412 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_sequencer                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 6031.7 (6%)     ; 6459 (5%)           ; 15869 (5%)    ; 0 (0%)      ; 1605632 (5%)      ; 79.0 (13%)   ; 79 (5%)     ; dla_aux_pool_top                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 42.9 (0%)       ; 7 (0%)              ; 215 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_aux_pool_config_decoder                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 5987.1 (6%)     ; 6452 (5%)           ; 15642 (5%)    ; 0 (0%)      ; 1605632 (5%)      ; 79.0 (13%)   ; 79 (5%)     ; dla_aux_pool_group                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst                                                        ; 733.8 (1%)      ; 801 (1%)            ; 2641 (1%)     ; 10 (1%)     ; 73216 (0%)        ; 8.0 (1%)     ; 7 (0%)      ; dla_aux_softmax_top                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 9.6 (0%)        ; 3 (0%)              ; 55 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_aux_softmax_config_decoder                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 721.9 (1%)      ; 797 (1%)            ; 2560 (1%)     ; 10 (1%)     ; 73216 (0%)        ; 8.0 (1%)     ; 7 (0%)      ; dla_aux_softmax_group                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 494.2 (0%)      ; 976 (1%)            ; 1694 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 166.2 (0%)      ; 74 (0%)             ; 922 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst                                               ; 505.4 (0%)      ; 1027 (1%)           ; 1696 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst                                              ; 151.1 (0%)      ; 33 (0%)             ; 866 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 251.1 (0%)      ; 517 (0%)            ; 1083 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 33.2 (0%)       ; 68 (0%)             ; 160 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 247.2 (0%)      ; 517 (0%)            ; 1119 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 9.3 (0%)        ; 20 (0%)             ; 55 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 252.4 (0%)      ; 515 (0%)            ; 1519 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 254.6 (0%)      ; 515 (0%)            ; 1375 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 251.7 (0%)      ; 515 (0%)            ; 1226 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 249.7 (0%)      ; 515 (0%)            ; 1340 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 518.4 (1%)      ; 516 (0%)            ; 1398 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 272.9 (0%)      ; 517 (0%)            ; 1539 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 454.5 (0%)      ; 518 (0%)            ; 2278 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 314.1 (0%)      ; 517 (0%)            ; 1642 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 252.9 (0%)      ; 516 (0%)            ; 1291 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 254.9 (0%)      ; 516 (0%)            ; 1593 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 3174.6 (3%)     ; 5299 (4%)           ; 15806 (5%)    ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_xbar                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 21.2 (0%)       ; 8 (0%)              ; 124 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_xbar_config_handler                                                              ;
+-------------------------------------------------------------------------------------------------------------------+-----------------+---------------------+---------------+-------------+-------------------+--------------+-------------+--------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                 ;
+------------+--------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
; Fmax       ; Clock Name                                                                     ; Corner Delay Model    ; Note                                             ;
+------------+--------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
; 157.93 MHz ; config_clk                                                                     ; Slow vid2b 100C Model ;                                                  ;
; 271.89 MHz ; board_inst|pcie_ed|dut|dut|ast|inst|inst|maib_and_tile|xcvr_hip_native|rx_ch15 ; Slow vid2 100C Model  ;                                                  ;
; 380.08 MHz ; board_inst|ddr4a|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2 100C Model  ;                                                  ;
; 395.26 MHz ; board_inst|ddr4d|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2 100C Model  ;                                                  ;
; 420.52 MHz ; board_inst|ddr4c|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2 100C Model  ;                                                  ;
; 426.26 MHz ; board_inst|ddr4b|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2b 100C Model ;                                                  ;
; 250.0 MHz  ; altera_int_osc_clk                                                             ; Slow vid2 100C Model  ; limit due to minimum pulse width restriction     ;
; 602.41 MHz ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll_outclk0                    ; Slow vid2b 100C Model ;                                                  ;
; 612.0 MHz  ; DDR4C_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
; 612.0 MHz  ; DDR4A_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
; 612.75 MHz ; DDR4B_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
; 612.75 MHz ; DDR4D_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
+------------+--------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
