<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ddr_T_main_Scheduler_Activate</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ddr_T_main_Scheduler_Activate</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html">Component : ALT_NOC_MPU_DDR_T_SCHED</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>timing values concerning Activate commands, in Generic clock unit.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[3:0] </td><td align="left">RW </td><td align="left">0x2 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD</a> </td></tr>
<tr>
<td align="left">[9:4] </td><td align="left">RW </td><td align="left">0xd </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW</a> </td></tr>
<tr>
<td align="left">[10] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK</a> </td></tr>
<tr>
<td align="left">[31:11] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : RRD </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp77a9ca8f3e32a45ec03ceaee157ffeb1"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD"></a></p>
<p>Number of cycle between two consecutive Activate commands on different Banks of the same device.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga10b12a373a0fbbc798e0dbd9914d832d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga10b12a373a0fbbc798e0dbd9914d832d">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga10b12a373a0fbbc798e0dbd9914d832d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11b79ef0647257cde24a49ee916e21a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga11b79ef0647257cde24a49ee916e21a2">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga11b79ef0647257cde24a49ee916e21a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03fc4871bd1700e28b3a1438b62a57f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga03fc4871bd1700e28b3a1438b62a57f8">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD_WIDTH</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga03fc4871bd1700e28b3a1438b62a57f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94dc7c34eb5d47cf31b1c9c3ccb364a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga94dc7c34eb5d47cf31b1c9c3ccb364a1">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD_SET_MSK</a>&#160;&#160;&#160;0x0000000f</td></tr>
<tr class="separator:ga94dc7c34eb5d47cf31b1c9c3ccb364a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb71e2ea439f8985dcbe95d0992b4864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#gadb71e2ea439f8985dcbe95d0992b4864">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD_CLR_MSK</a>&#160;&#160;&#160;0xfffffff0</td></tr>
<tr class="separator:gadb71e2ea439f8985dcbe95d0992b4864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaae664554b0452221af8f68e971d41ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#gaaae664554b0452221af8f68e971d41ff">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD_RESET</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:gaaae664554b0452221af8f68e971d41ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0992c94bdc598a5ff5ce80c95767a37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#gab0992c94bdc598a5ff5ce80c95767a37">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000000f) &gt;&gt; 0)</td></tr>
<tr class="separator:gab0992c94bdc598a5ff5ce80c95767a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga535e058539aa263b7fc9bdcd3c76f729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga535e058539aa263b7fc9bdcd3c76f729">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000000f)</td></tr>
<tr class="separator:ga535e058539aa263b7fc9bdcd3c76f729"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FAW </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0f7a2c31aaaeaf61814f4df7f080254a"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW"></a></p>
<p>Number of cycle of the FAW period.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga1e82a30f762545d9ba31719fbf0df289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga1e82a30f762545d9ba31719fbf0df289">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga1e82a30f762545d9ba31719fbf0df289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9716e70d5be295e25ce04c72c24fdc5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga9716e70d5be295e25ce04c72c24fdc5e">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW_MSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga9716e70d5be295e25ce04c72c24fdc5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c0d1d31a02e958d65251ee92360f46d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga4c0d1d31a02e958d65251ee92360f46d">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga4c0d1d31a02e958d65251ee92360f46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25ef46a4ed67d71424037cf2345fdf99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga25ef46a4ed67d71424037cf2345fdf99">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW_SET_MSK</a>&#160;&#160;&#160;0x000003f0</td></tr>
<tr class="separator:ga25ef46a4ed67d71424037cf2345fdf99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0079257470d165494f3c23e9fa922bc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga0079257470d165494f3c23e9fa922bc6">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW_CLR_MSK</a>&#160;&#160;&#160;0xfffffc0f</td></tr>
<tr class="separator:ga0079257470d165494f3c23e9fa922bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7925eb5a152cad643ebefabc2c40acda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga7925eb5a152cad643ebefabc2c40acda">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW_RESET</a>&#160;&#160;&#160;0xd</td></tr>
<tr class="separator:ga7925eb5a152cad643ebefabc2c40acda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d81e7b5b1ee977bdb808e98e5661863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga3d81e7b5b1ee977bdb808e98e5661863">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000003f0) &gt;&gt; 4)</td></tr>
<tr class="separator:ga3d81e7b5b1ee977bdb808e98e5661863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac401ce7203a4fb7015d88af945fc25fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#gac401ce7203a4fb7015d88af945fc25fd">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x000003f0)</td></tr>
<tr class="separator:gac401ce7203a4fb7015d88af945fc25fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FAWBANK </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6959e5b7f2a7b4732d4a9e76c6a39609"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK"></a></p>
<p>Number of Bank of a given device involved in the FAW period.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga572d59174ff56ed8598d764d114f63d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga572d59174ff56ed8598d764d114f63d8">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK_LSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga572d59174ff56ed8598d764d114f63d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3eb24ee7e79a544c1d2c92fc00913a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#gab3eb24ee7e79a544c1d2c92fc00913a1">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK_MSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gab3eb24ee7e79a544c1d2c92fc00913a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb7abbc20c7b8b4b4a41dbdef1e8c43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#gabeb7abbc20c7b8b4b4a41dbdef1e8c43">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gabeb7abbc20c7b8b4b4a41dbdef1e8c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a399362898d16a417c13c644c3ce134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga1a399362898d16a417c13c644c3ce134">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK_SET_MSK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:ga1a399362898d16a417c13c644c3ce134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b1d37f0892315b96fa24488457fe784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga6b1d37f0892315b96fa24488457fe784">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK_CLR_MSK</a>&#160;&#160;&#160;0xfffffbff</td></tr>
<tr class="separator:ga6b1d37f0892315b96fa24488457fe784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga773a89d9e63f7ca948de96f02a32ec30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga773a89d9e63f7ca948de96f02a32ec30">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga773a89d9e63f7ca948de96f02a32ec30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9265c0804f4dc5efdd5e3b886daaf3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#gad9265c0804f4dc5efdd5e3b886daaf3b">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td></tr>
<tr class="separator:gad9265c0804f4dc5efdd5e3b886daaf3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b6e43e356d688c55c2d608f1504b4f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga0b6e43e356d688c55c2d608f1504b4f8">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td></tr>
<tr class="separator:ga0b6e43e356d688c55c2d608f1504b4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e__s">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaffc102b29437760722e4897d1bf9a471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#gaffc102b29437760722e4897d1bf9a471">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RESET</a>&#160;&#160;&#160;0x000004d2</td></tr>
<tr class="separator:gaffc102b29437760722e4897d1bf9a471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga448af441beec46307ff60e9767a8f6ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga448af441beec46307ff60e9767a8f6ef">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_OFST</a>&#160;&#160;&#160;0x38</td></tr>
<tr class="separator:ga448af441beec46307ff60e9767a8f6ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga947e8063ad6c7fb9a72a99ac593a3b88"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e__s">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga947e8063ad6c7fb9a72a99ac593a3b88">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_t</a></td></tr>
<tr class="separator:ga947e8063ad6c7fb9a72a99ac593a3b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e__s" id="struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6bd7aa33482a4865bb602a950661d45a"></a>uint32_t</td>
<td class="fieldname">
RRD: 4</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a620d1a17db6b40d5217171cd5522d473"></a>uint32_t</td>
<td class="fieldname">
FAW: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0fe407c39bb805875145f86d1e864a7f"></a>uint32_t</td>
<td class="fieldname">
FAWBANK: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a90e32b7c4fb24f43cda8738e95ed34ef"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 21</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga10b12a373a0fbbc798e0dbd9914d832d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga11b79ef0647257cde24a49ee916e21a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga03fc4871bd1700e28b3a1438b62a57f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD_WIDTH&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga94dc7c34eb5d47cf31b1c9c3ccb364a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD_SET_MSK&#160;&#160;&#160;0x0000000f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadb71e2ea439f8985dcbe95d0992b4864"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD_CLR_MSK&#160;&#160;&#160;0xfffffff0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaaae664554b0452221af8f68e971d41ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD_RESET&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab0992c94bdc598a5ff5ce80c95767a37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000000f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga535e058539aa263b7fc9bdcd3c76f729"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga1e82a30f762545d9ba31719fbf0df289"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9716e70d5be295e25ce04c72c24fdc5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW_MSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4c0d1d31a02e958d65251ee92360f46d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga25ef46a4ed67d71424037cf2345fdf99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW_SET_MSK&#160;&#160;&#160;0x000003f0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0079257470d165494f3c23e9fa922bc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW_CLR_MSK&#160;&#160;&#160;0xfffffc0f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7925eb5a152cad643ebefabc2c40acda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW_RESET&#160;&#160;&#160;0xd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3d81e7b5b1ee977bdb808e98e5661863"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000003f0) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gac401ce7203a4fb7015d88af945fc25fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x000003f0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga572d59174ff56ed8598d764d114f63d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK_LSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab3eb24ee7e79a544c1d2c92fc00913a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK_MSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabeb7abbc20c7b8b4b4a41dbdef1e8c43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1a399362898d16a417c13c644c3ce134"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK_SET_MSK&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6b1d37f0892315b96fa24488457fe784"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK_CLR_MSK&#160;&#160;&#160;0xfffffbff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga773a89d9e63f7ca948de96f02a32ec30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad9265c0804f4dc5efdd5e3b886daaf3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0b6e43e356d688c55c2d608f1504b4f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaffc102b29437760722e4897d1bf9a471"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RESET&#160;&#160;&#160;0x000004d2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE</a> register. </p>

</div>
</div>
<a class="anchor" id="ga448af441beec46307ff60e9767a8f6ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_OFST&#160;&#160;&#160;0x38</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga947e8063ad6c7fb9a72a99ac593a3b88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e__s">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_s</a> <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga947e8063ad6c7fb9a72a99ac593a3b88">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:45 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
