###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         5952   # Number of WRITE/WRITEP commands
num_reads_done                 =       794989   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       674921   # Number of read row buffer hits
num_read_cmds                  =       794987   # Number of READ/READP commands
num_writes_done                =         5954   # Number of read requests issued
num_write_row_hits             =         2023   # Number of write row buffer hits
num_act_cmds                   =       124441   # Number of ACT commands
num_pre_cmds                   =       124415   # Number of PRE commands
num_ondemand_pres              =       103721   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9350374   # Cyles of rank active rank.0
rank_active_cycles.1           =      9028481   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       649626   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       971519   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       742008   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14000   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7017   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         9375   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2773   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1457   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1910   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3125   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2053   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          333   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16892   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            2   # Write cmd latency (cycles)
write_latency[80-99]           =            3   # Write cmd latency (cycles)
write_latency[100-119]         =           13   # Write cmd latency (cycles)
write_latency[120-139]         =           10   # Write cmd latency (cycles)
write_latency[140-159]         =           13   # Write cmd latency (cycles)
write_latency[160-179]         =           26   # Write cmd latency (cycles)
write_latency[180-199]         =           33   # Write cmd latency (cycles)
write_latency[200-]            =         5851   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       309034   # Read request latency (cycles)
read_latency[40-59]            =       105647   # Read request latency (cycles)
read_latency[60-79]            =        78787   # Read request latency (cycles)
read_latency[80-99]            =        45728   # Read request latency (cycles)
read_latency[100-119]          =        35671   # Read request latency (cycles)
read_latency[120-139]          =        32582   # Read request latency (cycles)
read_latency[140-159]          =        24421   # Read request latency (cycles)
read_latency[160-179]          =        20214   # Read request latency (cycles)
read_latency[180-199]          =        16496   # Read request latency (cycles)
read_latency[200-]             =       126407   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.97124e+07   # Write energy
read_energy                    =  3.20539e+09   # Read energy
act_energy                     =  3.40471e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.1182e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.66329e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83463e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.63377e+09   # Active standby energy rank.1
average_read_latency           =      124.525   # Average read request latency (cycles)
average_interarrival           =      12.4849   # Average request interarrival latency (cycles)
total_energy                   =  1.65268e+10   # Total energy (pJ)
average_power                  =      1652.68   # Average power (mW)
average_bandwidth              =      6.83471   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         6397   # Number of WRITE/WRITEP commands
num_reads_done                 =       856582   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       699793   # Number of read row buffer hits
num_read_cmds                  =       856578   # Number of READ/READP commands
num_writes_done                =         6397   # Number of read requests issued
num_write_row_hits             =         1989   # Number of write row buffer hits
num_act_cmds                   =       161789   # Number of ACT commands
num_pre_cmds                   =       161764   # Number of PRE commands
num_ondemand_pres              =       139925   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9138683   # Cyles of rank active rank.0
rank_active_cycles.1           =      9140942   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       861317   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       859058   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       804659   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13761   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6904   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         9232   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2574   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1524   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1974   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3301   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1844   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          317   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16889   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            2   # Write cmd latency (cycles)
write_latency[40-59]           =            1   # Write cmd latency (cycles)
write_latency[60-79]           =            8   # Write cmd latency (cycles)
write_latency[80-99]           =           15   # Write cmd latency (cycles)
write_latency[100-119]         =            9   # Write cmd latency (cycles)
write_latency[120-139]         =           11   # Write cmd latency (cycles)
write_latency[140-159]         =           24   # Write cmd latency (cycles)
write_latency[160-179]         =           21   # Write cmd latency (cycles)
write_latency[180-199]         =           41   # Write cmd latency (cycles)
write_latency[200-]            =         6265   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       289898   # Read request latency (cycles)
read_latency[40-59]            =       113537   # Read request latency (cycles)
read_latency[60-79]            =        99233   # Read request latency (cycles)
read_latency[80-99]            =        55150   # Read request latency (cycles)
read_latency[100-119]          =        43853   # Read request latency (cycles)
read_latency[120-139]          =        39482   # Read request latency (cycles)
read_latency[140-159]          =        29087   # Read request latency (cycles)
read_latency[160-179]          =        22865   # Read request latency (cycles)
read_latency[180-199]          =        18885   # Read request latency (cycles)
read_latency[200-]             =       144588   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.19338e+07   # Write energy
read_energy                    =  3.45372e+09   # Read energy
act_energy                     =  4.42655e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.13432e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.12348e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.70254e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.70395e+09   # Active standby energy rank.1
average_read_latency           =      128.849   # Average read request latency (cycles)
average_interarrival           =      11.5874   # Average request interarrival latency (cycles)
total_energy                   =  1.68652e+10   # Total energy (pJ)
average_power                  =      1686.52   # Average power (mW)
average_bandwidth              =      7.36409   # Average bandwidth
