module hazard
    (
    input logic [4:0] IF_ID_RS1,
    input logic [4:0] IF_ID_RS2,
    input logic [4:0] ID_EX_rd,
    input logic ID_EX_regwren,
    input logic [4:0] EX_MEM_rd,
    input logic EX_MEM_regwren,

    output logic [1:0] stall
    );
    //00: no stall, 01: stallB, 10: stallC
    assign stall = ((ID_EX_regwren) && (ID_EX_rd != 0) && ((ID_EX_rd == IF_ID_RS1)||(ID_EX_rd == IF_ID_RS2))) ? 2'b01 :
                   ((EX_MEM_regwren) && (EX_MEM_rd != 0) && ((EX_MEM_rd == IF_ID_RS1)||(EX_MEM_rd == IF_ID_RS2))) ? 2'b10 : 2'b00; 

endmodule