#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000297184594c0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v00000297186beb40_0 .net "PC", 31 0, L_0000029718746ba0;  1 drivers
v00000297186bed20_0 .net "cycles_consumed", 31 0, v00000297186be6e0_0;  1 drivers
v00000297186bf2c0_0 .var "input_clk", 0 0;
v00000297186bd6a0_0 .var "rst", 0 0;
S_0000029718468be0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_00000297184594c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_00000297185ffdd0 .functor NOR 1, v00000297186bf2c0_0, v00000297186aac90_0, C4<0>, C4<0>;
L_0000029718600cb0 .functor AND 1, v00000297186936f0_0, v00000297186935b0_0, C4<1>, C4<1>;
L_00000297186009a0 .functor AND 1, L_0000029718600cb0, L_00000297186bd7e0, C4<1>, C4<1>;
L_0000029718600e70 .functor AND 1, v0000029718681f90_0, v0000029718681590_0, C4<1>, C4<1>;
L_0000029718600a10 .functor AND 1, L_0000029718600e70, L_00000297186bd920, C4<1>, C4<1>;
L_0000029718600a80 .functor AND 1, v00000297186ac270_0, v00000297186aa5b0_0, C4<1>, C4<1>;
L_0000029718600e00 .functor AND 1, L_0000029718600a80, L_00000297186bcb60, C4<1>, C4<1>;
L_0000029718601650 .functor AND 1, v00000297186936f0_0, v00000297186935b0_0, C4<1>, C4<1>;
L_0000029718600540 .functor AND 1, L_0000029718601650, L_00000297186bd100, C4<1>, C4<1>;
L_0000029718601180 .functor AND 1, v0000029718681f90_0, v0000029718681590_0, C4<1>, C4<1>;
L_0000029718601490 .functor AND 1, L_0000029718601180, L_00000297186bd1a0, C4<1>, C4<1>;
L_0000029718601500 .functor AND 1, v00000297186ac270_0, v00000297186aa5b0_0, C4<1>, C4<1>;
L_0000029718601880 .functor AND 1, L_0000029718601500, L_00000297186bd240, C4<1>, C4<1>;
L_00000297186c59d0 .functor NOT 1, L_00000297185ffdd0, C4<0>, C4<0>, C4<0>;
L_00000297186c6680 .functor NOT 1, L_00000297185ffdd0, C4<0>, C4<0>, C4<0>;
L_000002971872b560 .functor NOT 1, L_00000297185ffdd0, C4<0>, C4<0>, C4<0>;
L_000002971872a060 .functor NOT 1, L_00000297185ffdd0, C4<0>, C4<0>, C4<0>;
L_000002971872a140 .functor NOT 1, L_00000297185ffdd0, C4<0>, C4<0>, C4<0>;
L_0000029718746ba0 .functor BUFZ 32, v00000297186b0b90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000297186ab5f0_0 .net "EX1_ALU_OPER1", 31 0, L_00000297186c6a00;  1 drivers
v00000297186aa650_0 .net "EX1_ALU_OPER2", 31 0, L_000002971872a990;  1 drivers
v00000297186aae70_0 .net "EX1_PC", 31 0, v00000297186949b0_0;  1 drivers
v00000297186ab910_0 .net "EX1_PFC", 31 0, v0000029718694a50_0;  1 drivers
v00000297186aa6f0_0 .net "EX1_PFC_to_IF", 31 0, L_00000297186c2240;  1 drivers
v00000297186aaf10_0 .net "EX1_forward_to_B", 31 0, v0000029718693d30_0;  1 drivers
v00000297186ab690_0 .net "EX1_is_beq", 0 0, v0000029718694c30_0;  1 drivers
v00000297186ab730_0 .net "EX1_is_bne", 0 0, v0000029718694d70_0;  1 drivers
v00000297186acef0_0 .net "EX1_is_jal", 0 0, v0000029718694e10_0;  1 drivers
v00000297186ad5d0_0 .net "EX1_is_jr", 0 0, v0000029718694eb0_0;  1 drivers
v00000297186aecf0_0 .net "EX1_is_oper2_immed", 0 0, v0000029718694f50_0;  1 drivers
v00000297186ae7f0_0 .net "EX1_memread", 0 0, v00000297186951d0_0;  1 drivers
v00000297186aeb10_0 .net "EX1_memwrite", 0 0, v00000297186942d0_0;  1 drivers
v00000297186ad670_0 .net "EX1_opcode", 11 0, v0000029718693bf0_0;  1 drivers
v00000297186af1f0_0 .net "EX1_predicted", 0 0, v0000029718693e70_0;  1 drivers
v00000297186ad210_0 .net "EX1_rd_ind", 4 0, v0000029718693f10_0;  1 drivers
v00000297186ada30_0 .net "EX1_rd_indzero", 0 0, v0000029718693c90_0;  1 drivers
v00000297186af150_0 .net "EX1_regwrite", 0 0, v00000297186940f0_0;  1 drivers
v00000297186adad0_0 .net "EX1_rs1", 31 0, v0000029718694190_0;  1 drivers
v00000297186af0b0_0 .net "EX1_rs1_ind", 4 0, v0000029718694230_0;  1 drivers
v00000297186ad710_0 .net "EX1_rs2", 31 0, v0000029718694370_0;  1 drivers
v00000297186ae390_0 .net "EX1_rs2_ind", 4 0, v0000029718694410_0;  1 drivers
v00000297186ae4d0_0 .net "EX1_rs2_out", 31 0, L_000002971872b330;  1 drivers
v00000297186ae930_0 .net "EX2_ALU_OPER1", 31 0, v00000297186924d0_0;  1 drivers
v00000297186ad170_0 .net "EX2_ALU_OPER2", 31 0, v0000029718692570_0;  1 drivers
v00000297186acdb0_0 .net "EX2_ALU_OUT", 31 0, L_00000297186c2ba0;  1 drivers
v00000297186af3d0_0 .net "EX2_PC", 31 0, v0000029718691850_0;  1 drivers
v00000297186ae9d0_0 .net "EX2_PFC_to_IF", 31 0, v0000029718693b50_0;  1 drivers
v00000297186af510_0 .net "EX2_forward_to_B", 31 0, v0000029718692610_0;  1 drivers
v00000297186aeed0_0 .net "EX2_is_beq", 0 0, v0000029718692250_0;  1 drivers
v00000297186ad490_0 .net "EX2_is_bne", 0 0, v00000297186931f0_0;  1 drivers
v00000297186aef70_0 .net "EX2_is_jal", 0 0, v0000029718693290_0;  1 drivers
v00000297186ad2b0_0 .net "EX2_is_jr", 0 0, v0000029718691670_0;  1 drivers
v00000297186ace50_0 .net "EX2_is_oper2_immed", 0 0, v0000029718693330_0;  1 drivers
v00000297186af290_0 .net "EX2_memread", 0 0, v0000029718692750_0;  1 drivers
v00000297186ad350_0 .net "EX2_memwrite", 0 0, v00000297186933d0_0;  1 drivers
v00000297186adf30_0 .net "EX2_opcode", 11 0, v0000029718693470_0;  1 drivers
v00000297186aed90_0 .net "EX2_predicted", 0 0, v0000029718691490_0;  1 drivers
v00000297186ad7b0_0 .net "EX2_rd_ind", 4 0, v0000029718693510_0;  1 drivers
v00000297186af330_0 .net "EX2_rd_indzero", 0 0, v00000297186935b0_0;  1 drivers
v00000297186af470_0 .net "EX2_regwrite", 0 0, v00000297186936f0_0;  1 drivers
v00000297186adcb0_0 .net "EX2_rs1", 31 0, v0000029718691530_0;  1 drivers
v00000297186ad850_0 .net "EX2_rs1_ind", 4 0, v0000029718691710_0;  1 drivers
v00000297186ae570_0 .net "EX2_rs2_ind", 4 0, v0000029718691990_0;  1 drivers
v00000297186ae610_0 .net "EX2_rs2_out", 31 0, v0000029718691a30_0;  1 drivers
v00000297186acf90_0 .net "ID_INST", 31 0, v000002971869d7a0_0;  1 drivers
v00000297186ad530_0 .net "ID_PC", 31 0, v000002971869dd40_0;  1 drivers
v00000297186ad8f0_0 .net "ID_PFC_to_EX", 31 0, L_00000297186bfb80;  1 drivers
v00000297186ae430_0 .net "ID_PFC_to_IF", 31 0, L_00000297186c0b20;  1 drivers
v00000297186ae1b0_0 .net "ID_forward_to_B", 31 0, L_00000297186c03a0;  1 drivers
v00000297186aebb0_0 .net "ID_is_beq", 0 0, L_00000297186c06c0;  1 drivers
v00000297186ad030_0 .net "ID_is_bne", 0 0, L_00000297186c1340;  1 drivers
v00000297186ade90_0 .net "ID_is_j", 0 0, L_00000297186c3d20;  1 drivers
v00000297186af010_0 .net "ID_is_jal", 0 0, L_00000297186c3c80;  1 drivers
v00000297186ad0d0_0 .net "ID_is_jr", 0 0, L_00000297186c1520;  1 drivers
v00000297186adb70_0 .net "ID_is_oper2_immed", 0 0, L_00000297186c5180;  1 drivers
v00000297186addf0_0 .net "ID_memread", 0 0, L_00000297186c30a0;  1 drivers
v00000297186add50_0 .net "ID_memwrite", 0 0, L_00000297186c24c0;  1 drivers
v00000297186ad3f0_0 .net "ID_opcode", 11 0, v00000297186aff10_0;  1 drivers
v00000297186ae750_0 .net "ID_predicted", 0 0, v0000029718696860_0;  1 drivers
v00000297186ad990_0 .net "ID_rd_ind", 4 0, v00000297186b0050_0;  1 drivers
v00000297186adc10_0 .net "ID_regwrite", 0 0, L_00000297186c2380;  1 drivers
v00000297186ae890_0 .net "ID_rs1", 31 0, v000002971869b900_0;  1 drivers
v00000297186adfd0_0 .net "ID_rs1_ind", 4 0, v00000297186b09b0_0;  1 drivers
v00000297186ae070_0 .net "ID_rs2", 31 0, v000002971869cda0_0;  1 drivers
v00000297186ae6b0_0 .net "ID_rs2_ind", 4 0, v00000297186af650_0;  1 drivers
v00000297186ae250_0 .net "IF_INST", 31 0, L_00000297186c64c0;  1 drivers
v00000297186ae110_0 .net "IF_pc", 31 0, v00000297186b0b90_0;  1 drivers
v00000297186ae2f0_0 .net "MEM_ALU_OUT", 31 0, v00000297186816d0_0;  1 drivers
v00000297186aea70_0 .net "MEM_Data_mem_out", 31 0, v00000297186abeb0_0;  1 drivers
v00000297186aec50_0 .net "MEM_memread", 0 0, v0000029718682e90_0;  1 drivers
v00000297186aee30_0 .net "MEM_memwrite", 0 0, v00000297186825d0_0;  1 drivers
v00000297186be500_0 .net "MEM_opcode", 11 0, v00000297186832f0_0;  1 drivers
v00000297186bcca0_0 .net "MEM_rd_ind", 4 0, v0000029718681090_0;  1 drivers
v00000297186bd880_0 .net "MEM_rd_indzero", 0 0, v0000029718681590_0;  1 drivers
v00000297186be5a0_0 .net "MEM_regwrite", 0 0, v0000029718681f90_0;  1 drivers
v00000297186bda60_0 .net "MEM_rs2", 31 0, v0000029718682490_0;  1 drivers
v00000297186bebe0_0 .net "PC", 31 0, L_0000029718746ba0;  alias, 1 drivers
v00000297186bef00_0 .net "STALL_ID1_FLUSH", 0 0, v0000029718698660_0;  1 drivers
v00000297186be140_0 .net "STALL_ID2_FLUSH", 0 0, v0000029718696c20_0;  1 drivers
v00000297186bde20_0 .net "STALL_IF_FLUSH", 0 0, v0000029718699740_0;  1 drivers
v00000297186bdec0_0 .net "WB_ALU_OUT", 31 0, v00000297186ac1d0_0;  1 drivers
v00000297186be1e0_0 .net "WB_Data_mem_out", 31 0, v00000297186aabf0_0;  1 drivers
v00000297186bdce0_0 .net "WB_memread", 0 0, v00000297186ac6d0_0;  1 drivers
v00000297186be280_0 .net "WB_rd_ind", 4 0, v00000297186aab50_0;  1 drivers
v00000297186befa0_0 .net "WB_rd_indzero", 0 0, v00000297186aa5b0_0;  1 drivers
v00000297186bdb00_0 .net "WB_regwrite", 0 0, v00000297186ac270_0;  1 drivers
v00000297186bd9c0_0 .net "Wrong_prediction", 0 0, L_000002971872b1e0;  1 drivers
v00000297186be820_0 .net *"_ivl_1", 0 0, L_0000029718600cb0;  1 drivers
v00000297186be000_0 .net *"_ivl_13", 0 0, L_0000029718600a80;  1 drivers
v00000297186bf0e0_0 .net *"_ivl_14", 0 0, L_00000297186bcb60;  1 drivers
v00000297186bcde0_0 .net *"_ivl_19", 0 0, L_0000029718601650;  1 drivers
v00000297186bcfc0_0 .net *"_ivl_2", 0 0, L_00000297186bd7e0;  1 drivers
v00000297186bd560_0 .net *"_ivl_20", 0 0, L_00000297186bd100;  1 drivers
v00000297186bf040_0 .net *"_ivl_25", 0 0, L_0000029718601180;  1 drivers
v00000297186bd4c0_0 .net *"_ivl_26", 0 0, L_00000297186bd1a0;  1 drivers
v00000297186bd380_0 .net *"_ivl_31", 0 0, L_0000029718601500;  1 drivers
v00000297186be640_0 .net *"_ivl_32", 0 0, L_00000297186bd240;  1 drivers
v00000297186be960_0 .net *"_ivl_40", 31 0, L_00000297186c2f60;  1 drivers
L_00000297186e0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000297186bdf60_0 .net *"_ivl_43", 26 0, L_00000297186e0c58;  1 drivers
L_00000297186e0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000297186be320_0 .net/2u *"_ivl_44", 31 0, L_00000297186e0ca0;  1 drivers
v00000297186be3c0_0 .net *"_ivl_52", 31 0, L_0000029718732880;  1 drivers
L_00000297186e0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000297186bedc0_0 .net *"_ivl_55", 26 0, L_00000297186e0d30;  1 drivers
L_00000297186e0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000297186bd420_0 .net/2u *"_ivl_56", 31 0, L_00000297186e0d78;  1 drivers
v00000297186bee60_0 .net *"_ivl_7", 0 0, L_0000029718600e70;  1 drivers
v00000297186bd740_0 .net *"_ivl_8", 0 0, L_00000297186bd920;  1 drivers
v00000297186bcc00_0 .net "alu_selA", 1 0, L_00000297186bd060;  1 drivers
v00000297186be460_0 .net "alu_selB", 1 0, L_00000297186c15c0;  1 drivers
v00000297186be0a0_0 .net "clk", 0 0, L_00000297185ffdd0;  1 drivers
v00000297186be6e0_0 .var "cycles_consumed", 31 0;
v00000297186bdba0_0 .net "exhaz", 0 0, L_0000029718600a10;  1 drivers
v00000297186bdd80_0 .net "exhaz2", 0 0, L_0000029718601490;  1 drivers
v00000297186be780_0 .net "hlt", 0 0, v00000297186aac90_0;  1 drivers
v00000297186bf180_0 .net "idhaz", 0 0, L_00000297186009a0;  1 drivers
v00000297186bdc40_0 .net "idhaz2", 0 0, L_0000029718600540;  1 drivers
v00000297186be8c0_0 .net "if_id_write", 0 0, v000002971869ae60_0;  1 drivers
v00000297186bcd40_0 .net "input_clk", 0 0, v00000297186bf2c0_0;  1 drivers
v00000297186bea00_0 .net "is_branch_and_taken", 0 0, L_00000297186c5ce0;  1 drivers
v00000297186bce80_0 .net "memhaz", 0 0, L_0000029718600e00;  1 drivers
v00000297186bd2e0_0 .net "memhaz2", 0 0, L_0000029718601880;  1 drivers
v00000297186bec80_0 .net "pc_src", 2 0, L_00000297186c1a20;  1 drivers
v00000297186bf220_0 .net "pc_write", 0 0, v000002971869abe0_0;  1 drivers
v00000297186bd600_0 .net "rst", 0 0, v00000297186bd6a0_0;  1 drivers
v00000297186beaa0_0 .net "store_rs2_forward", 1 0, L_00000297186bf720;  1 drivers
v00000297186bcf20_0 .net "wdata_to_reg_file", 31 0, L_0000029718747930;  1 drivers
E_00000297186098a0/0 .event negedge, v0000029718698020_0;
E_00000297186098a0/1 .event posedge, v0000029718682670_0;
E_00000297186098a0 .event/or E_00000297186098a0/0, E_00000297186098a0/1;
L_00000297186bd7e0 .cmp/eq 5, v0000029718693510_0, v0000029718694230_0;
L_00000297186bd920 .cmp/eq 5, v0000029718681090_0, v0000029718694230_0;
L_00000297186bcb60 .cmp/eq 5, v00000297186aab50_0, v0000029718694230_0;
L_00000297186bd100 .cmp/eq 5, v0000029718693510_0, v0000029718694410_0;
L_00000297186bd1a0 .cmp/eq 5, v0000029718681090_0, v0000029718694410_0;
L_00000297186bd240 .cmp/eq 5, v00000297186aab50_0, v0000029718694410_0;
L_00000297186c2f60 .concat [ 5 27 0 0], v00000297186b0050_0, L_00000297186e0c58;
L_00000297186c2740 .cmp/ne 32, L_00000297186c2f60, L_00000297186e0ca0;
L_0000029718732880 .concat [ 5 27 0 0], v0000029718693510_0, L_00000297186e0d30;
L_0000029718731200 .cmp/ne 32, L_0000029718732880, L_00000297186e0d78;
S_000002971863c320 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000029718468be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000029718601030 .functor NOT 1, L_0000029718600a10, C4<0>, C4<0>, C4<0>;
L_0000029718600ee0 .functor AND 1, L_0000029718600e00, L_0000029718601030, C4<1>, C4<1>;
L_00000297186003f0 .functor OR 1, L_00000297186009a0, L_0000029718600ee0, C4<0>, C4<0>;
L_0000029718600000 .functor OR 1, L_00000297186009a0, L_0000029718600a10, C4<0>, C4<0>;
v0000029718626ba0_0 .net *"_ivl_12", 0 0, L_0000029718600000;  1 drivers
v00000297186273c0_0 .net *"_ivl_2", 0 0, L_0000029718601030;  1 drivers
v0000029718625f20_0 .net *"_ivl_5", 0 0, L_0000029718600ee0;  1 drivers
v0000029718626380_0 .net *"_ivl_7", 0 0, L_00000297186003f0;  1 drivers
v00000297186264c0_0 .net "alu_selA", 1 0, L_00000297186bd060;  alias, 1 drivers
v0000029718626880_0 .net "exhaz", 0 0, L_0000029718600a10;  alias, 1 drivers
v0000029718627960_0 .net "idhaz", 0 0, L_00000297186009a0;  alias, 1 drivers
v0000029718627000_0 .net "memhaz", 0 0, L_0000029718600e00;  alias, 1 drivers
L_00000297186bd060 .concat8 [ 1 1 0 0], L_00000297186003f0, L_0000029718600000;
S_000002971863c880 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000029718468be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_00000297186017a0 .functor NOT 1, L_0000029718601490, C4<0>, C4<0>, C4<0>;
L_00000297185ffd60 .functor AND 1, L_0000029718601880, L_00000297186017a0, C4<1>, C4<1>;
L_00000297185ffe40 .functor OR 1, L_0000029718600540, L_00000297185ffd60, C4<0>, C4<0>;
L_00000297185fff20 .functor NOT 1, v0000029718694f50_0, C4<0>, C4<0>, C4<0>;
L_00000297185fff90 .functor AND 1, L_00000297185ffe40, L_00000297185fff20, C4<1>, C4<1>;
L_0000029718600070 .functor OR 1, L_0000029718600540, L_0000029718601490, C4<0>, C4<0>;
L_00000297186000e0 .functor NOT 1, v0000029718694f50_0, C4<0>, C4<0>, C4<0>;
L_0000029718601a40 .functor AND 1, L_0000029718600070, L_00000297186000e0, C4<1>, C4<1>;
v00000297186271e0_0 .net "EX1_is_oper2_immed", 0 0, v0000029718694f50_0;  alias, 1 drivers
v0000029718627a00_0 .net *"_ivl_11", 0 0, L_00000297185fff90;  1 drivers
v0000029718627460_0 .net *"_ivl_16", 0 0, L_0000029718600070;  1 drivers
v0000029718627500_0 .net *"_ivl_17", 0 0, L_00000297186000e0;  1 drivers
v00000297186275a0_0 .net *"_ivl_2", 0 0, L_00000297186017a0;  1 drivers
v00000297186269c0_0 .net *"_ivl_20", 0 0, L_0000029718601a40;  1 drivers
v0000029718627be0_0 .net *"_ivl_5", 0 0, L_00000297185ffd60;  1 drivers
v0000029718625d40_0 .net *"_ivl_7", 0 0, L_00000297185ffe40;  1 drivers
v0000029718625de0_0 .net *"_ivl_8", 0 0, L_00000297185fff20;  1 drivers
v0000029718625fc0_0 .net "alu_selB", 1 0, L_00000297186c15c0;  alias, 1 drivers
v00000297186261a0_0 .net "exhaz", 0 0, L_0000029718601490;  alias, 1 drivers
v0000029718626240_0 .net "idhaz", 0 0, L_0000029718600540;  alias, 1 drivers
v00000297186262e0_0 .net "memhaz", 0 0, L_0000029718601880;  alias, 1 drivers
L_00000297186c15c0 .concat8 [ 1 1 0 0], L_00000297185fff90, L_0000029718601a40;
S_000002971863ca10 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000029718468be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000297186018f0 .functor NOT 1, L_0000029718601490, C4<0>, C4<0>, C4<0>;
L_0000029718601b90 .functor AND 1, L_0000029718601880, L_00000297186018f0, C4<1>, C4<1>;
L_0000029718601960 .functor OR 1, L_0000029718600540, L_0000029718601b90, C4<0>, C4<0>;
L_0000029718601b20 .functor OR 1, L_0000029718600540, L_0000029718601490, C4<0>, C4<0>;
v0000029718626600_0 .net *"_ivl_12", 0 0, L_0000029718601b20;  1 drivers
v0000029718626420_0 .net *"_ivl_2", 0 0, L_00000297186018f0;  1 drivers
v00000297186266a0_0 .net *"_ivl_5", 0 0, L_0000029718601b90;  1 drivers
v0000029718626740_0 .net *"_ivl_7", 0 0, L_0000029718601960;  1 drivers
v00000297186267e0_0 .net "exhaz", 0 0, L_0000029718601490;  alias, 1 drivers
v0000029718626920_0 .net "idhaz", 0 0, L_0000029718600540;  alias, 1 drivers
v00000297185a6400_0 .net "memhaz", 0 0, L_0000029718601880;  alias, 1 drivers
v00000297185a67c0_0 .net "store_rs2_forward", 1 0, L_00000297186bf720;  alias, 1 drivers
L_00000297186bf720 .concat8 [ 1 1 0 0], L_0000029718601960, L_0000029718601b20;
S_0000029718425670 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_0000029718468be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v00000297185a6d60_0 .net "EX_ALU_OUT", 31 0, L_00000297186c2ba0;  alias, 1 drivers
v00000297185a69a0_0 .net "EX_memread", 0 0, v0000029718692750_0;  alias, 1 drivers
v000002971858e730_0 .net "EX_memwrite", 0 0, v00000297186933d0_0;  alias, 1 drivers
v000002971858cb10_0 .net "EX_opcode", 11 0, v0000029718693470_0;  alias, 1 drivers
v00000297186834d0_0 .net "EX_rd_ind", 4 0, v0000029718693510_0;  alias, 1 drivers
v0000029718683070_0 .net "EX_rd_indzero", 0 0, L_0000029718731200;  1 drivers
v0000029718681e50_0 .net "EX_regwrite", 0 0, v00000297186936f0_0;  alias, 1 drivers
v0000029718683610_0 .net "EX_rs2_out", 31 0, v0000029718691a30_0;  alias, 1 drivers
v00000297186816d0_0 .var "MEM_ALU_OUT", 31 0;
v0000029718682e90_0 .var "MEM_memread", 0 0;
v00000297186825d0_0 .var "MEM_memwrite", 0 0;
v00000297186832f0_0 .var "MEM_opcode", 11 0;
v0000029718681090_0 .var "MEM_rd_ind", 4 0;
v0000029718681590_0 .var "MEM_rd_indzero", 0 0;
v0000029718681f90_0 .var "MEM_regwrite", 0 0;
v0000029718682490_0 .var "MEM_rs2", 31 0;
v0000029718683110_0 .net "clk", 0 0, L_000002971872a060;  1 drivers
v0000029718682670_0 .net "rst", 0 0, v00000297186bd6a0_0;  alias, 1 drivers
E_00000297186098e0 .event posedge, v0000029718682670_0, v0000029718683110_0;
S_0000029718425800 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000029718468be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000029718685040 .param/l "add" 0 9 6, C4<000000100000>;
P_0000029718685078 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000297186850b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000297186850e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000029718685120 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000029718685158 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000029718685190 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000297186851c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000029718685200 .param/l "j" 0 9 19, C4<000010000000>;
P_0000029718685238 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000029718685270 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000297186852a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000297186852e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000029718685318 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000029718685350 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000029718685388 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000297186853c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000297186853f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000029718685430 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000029718685468 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000297186854a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000297186854d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000029718685510 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000029718685548 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000029718685580 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000029718729f10 .functor XOR 1, L_000002971872b170, v0000029718691490_0, C4<0>, C4<0>;
L_0000029718729f80 .functor NOT 1, L_0000029718729f10, C4<0>, C4<0>, C4<0>;
L_0000029718729ff0 .functor OR 1, v00000297186bd6a0_0, L_0000029718729f80, C4<0>, C4<0>;
L_000002971872b1e0 .functor NOT 1, L_0000029718729ff0, C4<0>, C4<0>, C4<0>;
v0000029718687420_0 .net "ALU_OP", 3 0, v0000029718687240_0;  1 drivers
v00000297186888c0_0 .net "BranchDecision", 0 0, L_000002971872b170;  1 drivers
v00000297186881e0_0 .net "CF", 0 0, v0000029718686fc0_0;  1 drivers
v00000297186886e0_0 .net "EX_opcode", 11 0, v0000029718693470_0;  alias, 1 drivers
v00000297186880a0_0 .net "Wrong_prediction", 0 0, L_000002971872b1e0;  alias, 1 drivers
v0000029718689360_0 .net "ZF", 0 0, L_000002971872a0d0;  1 drivers
L_00000297186e0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000297186894a0_0 .net/2u *"_ivl_0", 31 0, L_00000297186e0ce8;  1 drivers
v0000029718689040_0 .net *"_ivl_11", 0 0, L_0000029718729ff0;  1 drivers
v00000297186885a0_0 .net *"_ivl_2", 31 0, L_00000297186c29c0;  1 drivers
v0000029718688dc0_0 .net *"_ivl_6", 0 0, L_0000029718729f10;  1 drivers
v0000029718688280_0 .net *"_ivl_8", 0 0, L_0000029718729f80;  1 drivers
v0000029718687f60_0 .net "alu_out", 31 0, L_00000297186c2ba0;  alias, 1 drivers
v0000029718689180_0 .net "alu_outw", 31 0, v00000297186871a0_0;  1 drivers
v0000029718687e20_0 .net "is_beq", 0 0, v0000029718692250_0;  alias, 1 drivers
v0000029718688000_0 .net "is_bne", 0 0, v00000297186931f0_0;  alias, 1 drivers
v00000297186892c0_0 .net "is_jal", 0 0, v0000029718693290_0;  alias, 1 drivers
v0000029718688500_0 .net "oper1", 31 0, v00000297186924d0_0;  alias, 1 drivers
v0000029718688140_0 .net "oper2", 31 0, v0000029718692570_0;  alias, 1 drivers
v0000029718688640_0 .net "pc", 31 0, v0000029718691850_0;  alias, 1 drivers
v0000029718688320_0 .net "predicted", 0 0, v0000029718691490_0;  alias, 1 drivers
v0000029718689400_0 .net "rst", 0 0, v00000297186bd6a0_0;  alias, 1 drivers
L_00000297186c29c0 .arith/sum 32, v0000029718691850_0, L_00000297186e0ce8;
L_00000297186c2ba0 .functor MUXZ 32, v00000297186871a0_0, L_00000297186c29c0, v0000029718693290_0, C4<>;
S_0000029718449010 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000029718425800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000002971872afb0 .functor AND 1, v0000029718692250_0, L_000002971872ae60, C4<1>, C4<1>;
L_000002971872b020 .functor NOT 1, L_000002971872ae60, C4<0>, C4<0>, C4<0>;
L_000002971872b8e0 .functor AND 1, v00000297186931f0_0, L_000002971872b020, C4<1>, C4<1>;
L_000002971872b170 .functor OR 1, L_000002971872afb0, L_000002971872b8e0, C4<0>, C4<0>;
v00000297186862a0_0 .net "BranchDecision", 0 0, L_000002971872b170;  alias, 1 drivers
v0000029718686340_0 .net *"_ivl_2", 0 0, L_000002971872b020;  1 drivers
v0000029718686840_0 .net "is_beq", 0 0, v0000029718692250_0;  alias, 1 drivers
v0000029718687ce0_0 .net "is_beq_taken", 0 0, L_000002971872afb0;  1 drivers
v0000029718686480_0 .net "is_bne", 0 0, v00000297186931f0_0;  alias, 1 drivers
v00000297186877e0_0 .net "is_bne_taken", 0 0, L_000002971872b8e0;  1 drivers
v00000297186856c0_0 .net "is_eq", 0 0, L_000002971872ae60;  1 drivers
v0000029718686de0_0 .net "oper1", 31 0, v00000297186924d0_0;  alias, 1 drivers
v0000029718685800_0 .net "oper2", 31 0, v0000029718692570_0;  alias, 1 drivers
S_00000297184491a0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000029718449010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000029718729ea0 .functor XOR 1, L_00000297186c45e0, L_00000297186c47c0, C4<0>, C4<0>;
L_000002971872b6b0 .functor XOR 1, L_00000297186c4360, L_00000297186c4400, C4<0>, C4<0>;
L_000002971872a6f0 .functor XOR 1, L_00000297186c4540, L_00000297186c44a0, C4<0>, C4<0>;
L_000002971872b090 .functor XOR 1, L_00000297186c4680, L_00000297186c4860, C4<0>, C4<0>;
L_000002971872aa00 .functor XOR 1, L_00000297186c4900, L_00000297186c4720, C4<0>, C4<0>;
L_000002971872b5d0 .functor XOR 1, L_00000297186c49a0, L_00000297186c4a40, C4<0>, C4<0>;
L_000002971872b100 .functor XOR 1, L_000002971872f900, L_000002971872e8c0, C4<0>, C4<0>;
L_000002971872abc0 .functor XOR 1, L_000002971872e1e0, L_0000029718730260, C4<0>, C4<0>;
L_000002971872a3e0 .functor XOR 1, L_000002971872ff40, L_000002971872dec0, C4<0>, C4<0>;
L_000002971872a4c0 .functor XOR 1, L_000002971872ffe0, L_000002971872e640, C4<0>, C4<0>;
L_000002971872b640 .functor XOR 1, L_000002971872fd60, L_000002971872f2c0, C4<0>, C4<0>;
L_000002971872a920 .functor XOR 1, L_000002971872f680, L_000002971872e500, C4<0>, C4<0>;
L_000002971872a530 .functor XOR 1, L_000002971872fae0, L_000002971872df60, C4<0>, C4<0>;
L_000002971872aae0 .functor XOR 1, L_000002971872f720, L_000002971872f040, C4<0>, C4<0>;
L_000002971872aa70 .functor XOR 1, L_000002971872f860, L_0000029718730080, C4<0>, C4<0>;
L_000002971872ab50 .functor XOR 1, L_000002971872fcc0, L_000002971872f400, C4<0>, C4<0>;
L_000002971872a300 .functor XOR 1, L_000002971872e280, L_0000029718730120, C4<0>, C4<0>;
L_000002971872ac30 .functor XOR 1, L_000002971872e5a0, L_000002971872f9a0, C4<0>, C4<0>;
L_000002971872aca0 .functor XOR 1, L_000002971872f220, L_000002971872f360, C4<0>, C4<0>;
L_000002971872b480 .functor XOR 1, L_000002971872f5e0, L_000002971872f4a0, C4<0>, C4<0>;
L_000002971872a370 .functor XOR 1, L_000002971872f0e0, L_000002971872fe00, C4<0>, C4<0>;
L_000002971872b720 .functor XOR 1, L_000002971872fea0, L_000002971872e6e0, C4<0>, C4<0>;
L_000002971872a5a0 .functor XOR 1, L_000002971872e780, L_000002971872e820, C4<0>, C4<0>;
L_000002971872b2c0 .functor XOR 1, L_000002971872eb40, L_0000029718730300, C4<0>, C4<0>;
L_000002971872b800 .functor XOR 1, L_000002971872e960, L_000002971872f7c0, C4<0>, C4<0>;
L_0000029718729e30 .functor XOR 1, L_00000297187301c0, L_000002971872ebe0, C4<0>, C4<0>;
L_000002971872ad10 .functor XOR 1, L_000002971872ed20, L_000002971872ea00, C4<0>, C4<0>;
L_000002971872a610 .functor XOR 1, L_000002971872ee60, L_000002971872fb80, C4<0>, C4<0>;
L_000002971872b870 .functor XOR 1, L_00000297187303a0, L_000002971872e460, C4<0>, C4<0>;
L_000002971872af40 .functor XOR 1, L_000002971872fc20, L_000002971872eaa0, C4<0>, C4<0>;
L_000002971872ad80 .functor XOR 1, L_000002971872fa40, L_000002971872f540, C4<0>, C4<0>;
L_000002971872adf0 .functor XOR 1, L_0000029718730440, L_000002971872ef00, C4<0>, C4<0>;
L_000002971872ae60/0/0 .functor OR 1, L_000002971872ec80, L_000002971872edc0, L_00000297187304e0, L_000002971872dd80;
L_000002971872ae60/0/4 .functor OR 1, L_000002971872de20, L_000002971872efa0, L_000002971872e000, L_000002971872e0a0;
L_000002971872ae60/0/8 .functor OR 1, L_000002971872e140, L_000002971872e320, L_000002971872e3c0, L_0000029718730c60;
L_000002971872ae60/0/12 .functor OR 1, L_0000029718731480, L_0000029718731c00, L_0000029718731980, L_0000029718730940;
L_000002971872ae60/0/16 .functor OR 1, L_0000029718732a60, L_0000029718730d00, L_00000297187326a0, L_0000029718730da0;
L_000002971872ae60/0/20 .functor OR 1, L_0000029718731f20, L_0000029718731ca0, L_0000029718731700, L_0000029718732740;
L_000002971872ae60/0/24 .functor OR 1, L_0000029718731660, L_00000297187317a0, L_0000029718731520, L_0000029718732920;
L_000002971872ae60/0/28 .functor OR 1, L_0000029718731840, L_0000029718731e80, L_0000029718731d40, L_00000297187318e0;
L_000002971872ae60/1/0 .functor OR 1, L_000002971872ae60/0/0, L_000002971872ae60/0/4, L_000002971872ae60/0/8, L_000002971872ae60/0/12;
L_000002971872ae60/1/4 .functor OR 1, L_000002971872ae60/0/16, L_000002971872ae60/0/20, L_000002971872ae60/0/24, L_000002971872ae60/0/28;
L_000002971872ae60 .functor NOR 1, L_000002971872ae60/1/0, L_000002971872ae60/1/4, C4<0>, C4<0>;
v0000029718682df0_0 .net *"_ivl_0", 0 0, L_0000029718729ea0;  1 drivers
v00000297186822b0_0 .net *"_ivl_101", 0 0, L_0000029718730120;  1 drivers
v0000029718682350_0 .net *"_ivl_102", 0 0, L_000002971872ac30;  1 drivers
v00000297186818b0_0 .net *"_ivl_105", 0 0, L_000002971872e5a0;  1 drivers
v0000029718681d10_0 .net *"_ivl_107", 0 0, L_000002971872f9a0;  1 drivers
v00000297186823f0_0 .net *"_ivl_108", 0 0, L_000002971872aca0;  1 drivers
v0000029718683570_0 .net *"_ivl_11", 0 0, L_00000297186c4400;  1 drivers
v00000297186819f0_0 .net *"_ivl_111", 0 0, L_000002971872f220;  1 drivers
v00000297186811d0_0 .net *"_ivl_113", 0 0, L_000002971872f360;  1 drivers
v0000029718681130_0 .net *"_ivl_114", 0 0, L_000002971872b480;  1 drivers
v0000029718682710_0 .net *"_ivl_117", 0 0, L_000002971872f5e0;  1 drivers
v0000029718682f30_0 .net *"_ivl_119", 0 0, L_000002971872f4a0;  1 drivers
v0000029718683390_0 .net *"_ivl_12", 0 0, L_000002971872a6f0;  1 drivers
v00000297186831b0_0 .net *"_ivl_120", 0 0, L_000002971872a370;  1 drivers
v00000297186836b0_0 .net *"_ivl_123", 0 0, L_000002971872f0e0;  1 drivers
v0000029718683430_0 .net *"_ivl_125", 0 0, L_000002971872fe00;  1 drivers
v00000297186827b0_0 .net *"_ivl_126", 0 0, L_000002971872b720;  1 drivers
v0000029718682530_0 .net *"_ivl_129", 0 0, L_000002971872fea0;  1 drivers
v0000029718681a90_0 .net *"_ivl_131", 0 0, L_000002971872e6e0;  1 drivers
v0000029718681630_0 .net *"_ivl_132", 0 0, L_000002971872a5a0;  1 drivers
v0000029718683750_0 .net *"_ivl_135", 0 0, L_000002971872e780;  1 drivers
v0000029718682fd0_0 .net *"_ivl_137", 0 0, L_000002971872e820;  1 drivers
v0000029718681810_0 .net *"_ivl_138", 0 0, L_000002971872b2c0;  1 drivers
v00000297186837f0_0 .net *"_ivl_141", 0 0, L_000002971872eb40;  1 drivers
v0000029718681770_0 .net *"_ivl_143", 0 0, L_0000029718730300;  1 drivers
v0000029718683250_0 .net *"_ivl_144", 0 0, L_000002971872b800;  1 drivers
v0000029718682ad0_0 .net *"_ivl_147", 0 0, L_000002971872e960;  1 drivers
v0000029718681270_0 .net *"_ivl_149", 0 0, L_000002971872f7c0;  1 drivers
v0000029718682170_0 .net *"_ivl_15", 0 0, L_00000297186c4540;  1 drivers
v0000029718681310_0 .net *"_ivl_150", 0 0, L_0000029718729e30;  1 drivers
v0000029718682030_0 .net *"_ivl_153", 0 0, L_00000297187301c0;  1 drivers
v00000297186813b0_0 .net *"_ivl_155", 0 0, L_000002971872ebe0;  1 drivers
v0000029718681450_0 .net *"_ivl_156", 0 0, L_000002971872ad10;  1 drivers
v00000297186814f0_0 .net *"_ivl_159", 0 0, L_000002971872ed20;  1 drivers
v0000029718681bd0_0 .net *"_ivl_161", 0 0, L_000002971872ea00;  1 drivers
v0000029718681950_0 .net *"_ivl_162", 0 0, L_000002971872a610;  1 drivers
v0000029718682850_0 .net *"_ivl_165", 0 0, L_000002971872ee60;  1 drivers
v0000029718681b30_0 .net *"_ivl_167", 0 0, L_000002971872fb80;  1 drivers
v00000297186828f0_0 .net *"_ivl_168", 0 0, L_000002971872b870;  1 drivers
v0000029718682210_0 .net *"_ivl_17", 0 0, L_00000297186c44a0;  1 drivers
v0000029718681ef0_0 .net *"_ivl_171", 0 0, L_00000297187303a0;  1 drivers
v0000029718682990_0 .net *"_ivl_173", 0 0, L_000002971872e460;  1 drivers
v0000029718682a30_0 .net *"_ivl_174", 0 0, L_000002971872af40;  1 drivers
v0000029718682b70_0 .net *"_ivl_177", 0 0, L_000002971872fc20;  1 drivers
v0000029718681c70_0 .net *"_ivl_179", 0 0, L_000002971872eaa0;  1 drivers
v00000297186820d0_0 .net *"_ivl_18", 0 0, L_000002971872b090;  1 drivers
v0000029718682c10_0 .net *"_ivl_180", 0 0, L_000002971872ad80;  1 drivers
v0000029718682cb0_0 .net *"_ivl_183", 0 0, L_000002971872fa40;  1 drivers
v0000029718682d50_0 .net *"_ivl_185", 0 0, L_000002971872f540;  1 drivers
v00000297186848d0_0 .net *"_ivl_186", 0 0, L_000002971872adf0;  1 drivers
v0000029718683930_0 .net *"_ivl_190", 0 0, L_0000029718730440;  1 drivers
v0000029718684dd0_0 .net *"_ivl_192", 0 0, L_000002971872ef00;  1 drivers
v0000029718684d30_0 .net *"_ivl_194", 0 0, L_000002971872ec80;  1 drivers
v0000029718683f70_0 .net *"_ivl_196", 0 0, L_000002971872edc0;  1 drivers
v0000029718683e30_0 .net *"_ivl_198", 0 0, L_00000297187304e0;  1 drivers
v0000029718684f10_0 .net *"_ivl_200", 0 0, L_000002971872dd80;  1 drivers
v0000029718684ab0_0 .net *"_ivl_202", 0 0, L_000002971872de20;  1 drivers
v0000029718684830_0 .net *"_ivl_204", 0 0, L_000002971872efa0;  1 drivers
v0000029718684970_0 .net *"_ivl_206", 0 0, L_000002971872e000;  1 drivers
v00000297186843d0_0 .net *"_ivl_208", 0 0, L_000002971872e0a0;  1 drivers
v0000029718683890_0 .net *"_ivl_21", 0 0, L_00000297186c4680;  1 drivers
v0000029718684a10_0 .net *"_ivl_210", 0 0, L_000002971872e140;  1 drivers
v0000029718684470_0 .net *"_ivl_212", 0 0, L_000002971872e320;  1 drivers
v0000029718684510_0 .net *"_ivl_214", 0 0, L_000002971872e3c0;  1 drivers
v0000029718684010_0 .net *"_ivl_216", 0 0, L_0000029718730c60;  1 drivers
v0000029718683cf0_0 .net *"_ivl_218", 0 0, L_0000029718731480;  1 drivers
v0000029718684e70_0 .net *"_ivl_220", 0 0, L_0000029718731c00;  1 drivers
v0000029718684b50_0 .net *"_ivl_222", 0 0, L_0000029718731980;  1 drivers
v0000029718683d90_0 .net *"_ivl_224", 0 0, L_0000029718730940;  1 drivers
v00000297186839d0_0 .net *"_ivl_226", 0 0, L_0000029718732a60;  1 drivers
v0000029718683ed0_0 .net *"_ivl_228", 0 0, L_0000029718730d00;  1 drivers
v0000029718684c90_0 .net *"_ivl_23", 0 0, L_00000297186c4860;  1 drivers
v0000029718684bf0_0 .net *"_ivl_230", 0 0, L_00000297187326a0;  1 drivers
v0000029718683a70_0 .net *"_ivl_232", 0 0, L_0000029718730da0;  1 drivers
v00000297186845b0_0 .net *"_ivl_234", 0 0, L_0000029718731f20;  1 drivers
v0000029718683b10_0 .net *"_ivl_236", 0 0, L_0000029718731ca0;  1 drivers
v0000029718684650_0 .net *"_ivl_238", 0 0, L_0000029718731700;  1 drivers
v0000029718683bb0_0 .net *"_ivl_24", 0 0, L_000002971872aa00;  1 drivers
v00000297186840b0_0 .net *"_ivl_240", 0 0, L_0000029718732740;  1 drivers
v0000029718683c50_0 .net *"_ivl_242", 0 0, L_0000029718731660;  1 drivers
v0000029718684790_0 .net *"_ivl_244", 0 0, L_00000297187317a0;  1 drivers
v0000029718684290_0 .net *"_ivl_246", 0 0, L_0000029718731520;  1 drivers
v0000029718684150_0 .net *"_ivl_248", 0 0, L_0000029718732920;  1 drivers
v00000297186841f0_0 .net *"_ivl_250", 0 0, L_0000029718731840;  1 drivers
v0000029718684330_0 .net *"_ivl_252", 0 0, L_0000029718731e80;  1 drivers
v00000297186846f0_0 .net *"_ivl_254", 0 0, L_0000029718731d40;  1 drivers
v00000297185a6860_0 .net *"_ivl_256", 0 0, L_00000297187318e0;  1 drivers
v0000029718687560_0 .net *"_ivl_27", 0 0, L_00000297186c4900;  1 drivers
v00000297186874c0_0 .net *"_ivl_29", 0 0, L_00000297186c4720;  1 drivers
v0000029718686520_0 .net *"_ivl_3", 0 0, L_00000297186c45e0;  1 drivers
v00000297186865c0_0 .net *"_ivl_30", 0 0, L_000002971872b5d0;  1 drivers
v00000297186876a0_0 .net *"_ivl_33", 0 0, L_00000297186c49a0;  1 drivers
v0000029718686160_0 .net *"_ivl_35", 0 0, L_00000297186c4a40;  1 drivers
v0000029718686c00_0 .net *"_ivl_36", 0 0, L_000002971872b100;  1 drivers
v0000029718687d80_0 .net *"_ivl_39", 0 0, L_000002971872f900;  1 drivers
v0000029718685760_0 .net *"_ivl_41", 0 0, L_000002971872e8c0;  1 drivers
v0000029718686980_0 .net *"_ivl_42", 0 0, L_000002971872abc0;  1 drivers
v0000029718685c60_0 .net *"_ivl_45", 0 0, L_000002971872e1e0;  1 drivers
v0000029718686660_0 .net *"_ivl_47", 0 0, L_0000029718730260;  1 drivers
v0000029718685a80_0 .net *"_ivl_48", 0 0, L_000002971872a3e0;  1 drivers
v0000029718687b00_0 .net *"_ivl_5", 0 0, L_00000297186c47c0;  1 drivers
v0000029718685f80_0 .net *"_ivl_51", 0 0, L_000002971872ff40;  1 drivers
v0000029718686020_0 .net *"_ivl_53", 0 0, L_000002971872dec0;  1 drivers
v0000029718687ba0_0 .net *"_ivl_54", 0 0, L_000002971872a4c0;  1 drivers
v0000029718685d00_0 .net *"_ivl_57", 0 0, L_000002971872ffe0;  1 drivers
v00000297186863e0_0 .net *"_ivl_59", 0 0, L_000002971872e640;  1 drivers
v0000029718686b60_0 .net *"_ivl_6", 0 0, L_000002971872b6b0;  1 drivers
v0000029718687880_0 .net *"_ivl_60", 0 0, L_000002971872b640;  1 drivers
v0000029718685ee0_0 .net *"_ivl_63", 0 0, L_000002971872fd60;  1 drivers
v0000029718687920_0 .net *"_ivl_65", 0 0, L_000002971872f2c0;  1 drivers
v0000029718686a20_0 .net *"_ivl_66", 0 0, L_000002971872a920;  1 drivers
v0000029718687600_0 .net *"_ivl_69", 0 0, L_000002971872f680;  1 drivers
v0000029718686ca0_0 .net *"_ivl_71", 0 0, L_000002971872e500;  1 drivers
v00000297186879c0_0 .net *"_ivl_72", 0 0, L_000002971872a530;  1 drivers
v00000297186859e0_0 .net *"_ivl_75", 0 0, L_000002971872fae0;  1 drivers
v0000029718687c40_0 .net *"_ivl_77", 0 0, L_000002971872df60;  1 drivers
v0000029718685e40_0 .net *"_ivl_78", 0 0, L_000002971872aae0;  1 drivers
v0000029718685da0_0 .net *"_ivl_81", 0 0, L_000002971872f720;  1 drivers
v0000029718686ac0_0 .net *"_ivl_83", 0 0, L_000002971872f040;  1 drivers
v0000029718685b20_0 .net *"_ivl_84", 0 0, L_000002971872aa70;  1 drivers
v00000297186860c0_0 .net *"_ivl_87", 0 0, L_000002971872f860;  1 drivers
v0000029718686700_0 .net *"_ivl_89", 0 0, L_0000029718730080;  1 drivers
v0000029718686200_0 .net *"_ivl_9", 0 0, L_00000297186c4360;  1 drivers
v0000029718687060_0 .net *"_ivl_90", 0 0, L_000002971872ab50;  1 drivers
v00000297186868e0_0 .net *"_ivl_93", 0 0, L_000002971872fcc0;  1 drivers
v0000029718685620_0 .net *"_ivl_95", 0 0, L_000002971872f400;  1 drivers
v0000029718686d40_0 .net *"_ivl_96", 0 0, L_000002971872a300;  1 drivers
v0000029718685bc0_0 .net *"_ivl_99", 0 0, L_000002971872e280;  1 drivers
v0000029718687740_0 .net "a", 31 0, v00000297186924d0_0;  alias, 1 drivers
v0000029718687380_0 .net "b", 31 0, v0000029718692570_0;  alias, 1 drivers
v00000297186867a0_0 .net "out", 0 0, L_000002971872ae60;  alias, 1 drivers
v0000029718687a60_0 .net "temp", 31 0, L_000002971872f180;  1 drivers
L_00000297186c45e0 .part v00000297186924d0_0, 0, 1;
L_00000297186c47c0 .part v0000029718692570_0, 0, 1;
L_00000297186c4360 .part v00000297186924d0_0, 1, 1;
L_00000297186c4400 .part v0000029718692570_0, 1, 1;
L_00000297186c4540 .part v00000297186924d0_0, 2, 1;
L_00000297186c44a0 .part v0000029718692570_0, 2, 1;
L_00000297186c4680 .part v00000297186924d0_0, 3, 1;
L_00000297186c4860 .part v0000029718692570_0, 3, 1;
L_00000297186c4900 .part v00000297186924d0_0, 4, 1;
L_00000297186c4720 .part v0000029718692570_0, 4, 1;
L_00000297186c49a0 .part v00000297186924d0_0, 5, 1;
L_00000297186c4a40 .part v0000029718692570_0, 5, 1;
L_000002971872f900 .part v00000297186924d0_0, 6, 1;
L_000002971872e8c0 .part v0000029718692570_0, 6, 1;
L_000002971872e1e0 .part v00000297186924d0_0, 7, 1;
L_0000029718730260 .part v0000029718692570_0, 7, 1;
L_000002971872ff40 .part v00000297186924d0_0, 8, 1;
L_000002971872dec0 .part v0000029718692570_0, 8, 1;
L_000002971872ffe0 .part v00000297186924d0_0, 9, 1;
L_000002971872e640 .part v0000029718692570_0, 9, 1;
L_000002971872fd60 .part v00000297186924d0_0, 10, 1;
L_000002971872f2c0 .part v0000029718692570_0, 10, 1;
L_000002971872f680 .part v00000297186924d0_0, 11, 1;
L_000002971872e500 .part v0000029718692570_0, 11, 1;
L_000002971872fae0 .part v00000297186924d0_0, 12, 1;
L_000002971872df60 .part v0000029718692570_0, 12, 1;
L_000002971872f720 .part v00000297186924d0_0, 13, 1;
L_000002971872f040 .part v0000029718692570_0, 13, 1;
L_000002971872f860 .part v00000297186924d0_0, 14, 1;
L_0000029718730080 .part v0000029718692570_0, 14, 1;
L_000002971872fcc0 .part v00000297186924d0_0, 15, 1;
L_000002971872f400 .part v0000029718692570_0, 15, 1;
L_000002971872e280 .part v00000297186924d0_0, 16, 1;
L_0000029718730120 .part v0000029718692570_0, 16, 1;
L_000002971872e5a0 .part v00000297186924d0_0, 17, 1;
L_000002971872f9a0 .part v0000029718692570_0, 17, 1;
L_000002971872f220 .part v00000297186924d0_0, 18, 1;
L_000002971872f360 .part v0000029718692570_0, 18, 1;
L_000002971872f5e0 .part v00000297186924d0_0, 19, 1;
L_000002971872f4a0 .part v0000029718692570_0, 19, 1;
L_000002971872f0e0 .part v00000297186924d0_0, 20, 1;
L_000002971872fe00 .part v0000029718692570_0, 20, 1;
L_000002971872fea0 .part v00000297186924d0_0, 21, 1;
L_000002971872e6e0 .part v0000029718692570_0, 21, 1;
L_000002971872e780 .part v00000297186924d0_0, 22, 1;
L_000002971872e820 .part v0000029718692570_0, 22, 1;
L_000002971872eb40 .part v00000297186924d0_0, 23, 1;
L_0000029718730300 .part v0000029718692570_0, 23, 1;
L_000002971872e960 .part v00000297186924d0_0, 24, 1;
L_000002971872f7c0 .part v0000029718692570_0, 24, 1;
L_00000297187301c0 .part v00000297186924d0_0, 25, 1;
L_000002971872ebe0 .part v0000029718692570_0, 25, 1;
L_000002971872ed20 .part v00000297186924d0_0, 26, 1;
L_000002971872ea00 .part v0000029718692570_0, 26, 1;
L_000002971872ee60 .part v00000297186924d0_0, 27, 1;
L_000002971872fb80 .part v0000029718692570_0, 27, 1;
L_00000297187303a0 .part v00000297186924d0_0, 28, 1;
L_000002971872e460 .part v0000029718692570_0, 28, 1;
L_000002971872fc20 .part v00000297186924d0_0, 29, 1;
L_000002971872eaa0 .part v0000029718692570_0, 29, 1;
L_000002971872fa40 .part v00000297186924d0_0, 30, 1;
L_000002971872f540 .part v0000029718692570_0, 30, 1;
LS_000002971872f180_0_0 .concat8 [ 1 1 1 1], L_0000029718729ea0, L_000002971872b6b0, L_000002971872a6f0, L_000002971872b090;
LS_000002971872f180_0_4 .concat8 [ 1 1 1 1], L_000002971872aa00, L_000002971872b5d0, L_000002971872b100, L_000002971872abc0;
LS_000002971872f180_0_8 .concat8 [ 1 1 1 1], L_000002971872a3e0, L_000002971872a4c0, L_000002971872b640, L_000002971872a920;
LS_000002971872f180_0_12 .concat8 [ 1 1 1 1], L_000002971872a530, L_000002971872aae0, L_000002971872aa70, L_000002971872ab50;
LS_000002971872f180_0_16 .concat8 [ 1 1 1 1], L_000002971872a300, L_000002971872ac30, L_000002971872aca0, L_000002971872b480;
LS_000002971872f180_0_20 .concat8 [ 1 1 1 1], L_000002971872a370, L_000002971872b720, L_000002971872a5a0, L_000002971872b2c0;
LS_000002971872f180_0_24 .concat8 [ 1 1 1 1], L_000002971872b800, L_0000029718729e30, L_000002971872ad10, L_000002971872a610;
LS_000002971872f180_0_28 .concat8 [ 1 1 1 1], L_000002971872b870, L_000002971872af40, L_000002971872ad80, L_000002971872adf0;
LS_000002971872f180_1_0 .concat8 [ 4 4 4 4], LS_000002971872f180_0_0, LS_000002971872f180_0_4, LS_000002971872f180_0_8, LS_000002971872f180_0_12;
LS_000002971872f180_1_4 .concat8 [ 4 4 4 4], LS_000002971872f180_0_16, LS_000002971872f180_0_20, LS_000002971872f180_0_24, LS_000002971872f180_0_28;
L_000002971872f180 .concat8 [ 16 16 0 0], LS_000002971872f180_1_0, LS_000002971872f180_1_4;
L_0000029718730440 .part v00000297186924d0_0, 31, 1;
L_000002971872ef00 .part v0000029718692570_0, 31, 1;
L_000002971872ec80 .part L_000002971872f180, 0, 1;
L_000002971872edc0 .part L_000002971872f180, 1, 1;
L_00000297187304e0 .part L_000002971872f180, 2, 1;
L_000002971872dd80 .part L_000002971872f180, 3, 1;
L_000002971872de20 .part L_000002971872f180, 4, 1;
L_000002971872efa0 .part L_000002971872f180, 5, 1;
L_000002971872e000 .part L_000002971872f180, 6, 1;
L_000002971872e0a0 .part L_000002971872f180, 7, 1;
L_000002971872e140 .part L_000002971872f180, 8, 1;
L_000002971872e320 .part L_000002971872f180, 9, 1;
L_000002971872e3c0 .part L_000002971872f180, 10, 1;
L_0000029718730c60 .part L_000002971872f180, 11, 1;
L_0000029718731480 .part L_000002971872f180, 12, 1;
L_0000029718731c00 .part L_000002971872f180, 13, 1;
L_0000029718731980 .part L_000002971872f180, 14, 1;
L_0000029718730940 .part L_000002971872f180, 15, 1;
L_0000029718732a60 .part L_000002971872f180, 16, 1;
L_0000029718730d00 .part L_000002971872f180, 17, 1;
L_00000297187326a0 .part L_000002971872f180, 18, 1;
L_0000029718730da0 .part L_000002971872f180, 19, 1;
L_0000029718731f20 .part L_000002971872f180, 20, 1;
L_0000029718731ca0 .part L_000002971872f180, 21, 1;
L_0000029718731700 .part L_000002971872f180, 22, 1;
L_0000029718732740 .part L_000002971872f180, 23, 1;
L_0000029718731660 .part L_000002971872f180, 24, 1;
L_00000297187317a0 .part L_000002971872f180, 25, 1;
L_0000029718731520 .part L_000002971872f180, 26, 1;
L_0000029718732920 .part L_000002971872f180, 27, 1;
L_0000029718731840 .part L_000002971872f180, 28, 1;
L_0000029718731e80 .part L_000002971872f180, 29, 1;
L_0000029718731d40 .part L_000002971872f180, 30, 1;
L_00000297187318e0 .part L_000002971872f180, 31, 1;
S_000002971848be00 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000029718425800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000029718609d60 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000002971872a0d0 .functor NOT 1, L_00000297186c22e0, C4<0>, C4<0>, C4<0>;
v0000029718686e80_0 .net "A", 31 0, v00000297186924d0_0;  alias, 1 drivers
v0000029718686f20_0 .net "ALUOP", 3 0, v0000029718687240_0;  alias, 1 drivers
v00000297186858a0_0 .net "B", 31 0, v0000029718692570_0;  alias, 1 drivers
v0000029718686fc0_0 .var "CF", 0 0;
v0000029718687100_0 .net "ZF", 0 0, L_000002971872a0d0;  alias, 1 drivers
v0000029718685940_0 .net *"_ivl_1", 0 0, L_00000297186c22e0;  1 drivers
v00000297186871a0_0 .var "res", 31 0;
E_0000029718609560 .event anyedge, v0000029718686f20_0, v0000029718687740_0, v0000029718687380_0, v0000029718686fc0_0;
L_00000297186c22e0 .reduce/or v00000297186871a0_0;
S_000002971848bf90 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000029718425800;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000029718689de0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000029718689e18 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000029718689e50 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000029718689e88 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000029718689ec0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000029718689ef8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000029718689f30 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000029718689f68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000029718689fa0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000029718689fd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002971868a010 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002971868a048 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002971868a080 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002971868a0b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002971868a0f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002971868a128 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002971868a160 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002971868a198 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002971868a1d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002971868a208 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002971868a240 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002971868a278 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002971868a2b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002971868a2e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002971868a320 .param/l "xori" 0 9 12, C4<001110000000>;
v0000029718687240_0 .var "ALU_OP", 3 0;
v00000297186872e0_0 .net "opcode", 11 0, v0000029718693470_0;  alias, 1 drivers
E_0000029718609620 .event anyedge, v000002971858cb10_0;
S_00000297184926b0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000029718468be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000029718694550_0 .net "EX1_forward_to_B", 31 0, v0000029718693d30_0;  alias, 1 drivers
v0000029718695130_0 .net "EX_PFC", 31 0, v0000029718694a50_0;  alias, 1 drivers
v0000029718693dd0_0 .net "EX_PFC_to_IF", 31 0, L_00000297186c2240;  alias, 1 drivers
v0000029718695270_0 .net "alu_selA", 1 0, L_00000297186bd060;  alias, 1 drivers
v0000029718694730_0 .net "alu_selB", 1 0, L_00000297186c15c0;  alias, 1 drivers
v0000029718694ff0_0 .net "ex_haz", 31 0, v00000297186816d0_0;  alias, 1 drivers
v0000029718694af0_0 .net "id_haz", 31 0, L_00000297186c2ba0;  alias, 1 drivers
v0000029718694cd0_0 .net "is_jr", 0 0, v0000029718694eb0_0;  alias, 1 drivers
v0000029718694050_0 .net "mem_haz", 31 0, L_0000029718747930;  alias, 1 drivers
v0000029718695090_0 .net "oper1", 31 0, L_00000297186c6a00;  alias, 1 drivers
v0000029718694690_0 .net "oper2", 31 0, L_000002971872a990;  alias, 1 drivers
v00000297186944b0_0 .net "pc", 31 0, v00000297186949b0_0;  alias, 1 drivers
v0000029718694870_0 .net "rs1", 31 0, v0000029718694190_0;  alias, 1 drivers
v0000029718693fb0_0 .net "rs2_in", 31 0, v0000029718694370_0;  alias, 1 drivers
v00000297186947d0_0 .net "rs2_out", 31 0, L_000002971872b330;  alias, 1 drivers
v0000029718694910_0 .net "store_rs2_forward", 1 0, L_00000297186bf720;  alias, 1 drivers
L_00000297186c2240 .functor MUXZ 32, v0000029718694a50_0, L_00000297186c6a00, v0000029718694eb0_0, C4<>;
S_0000029718492840 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_00000297184926b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000029718608ea0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000297186c61b0 .functor NOT 1, L_00000297186c4040, C4<0>, C4<0>, C4<0>;
L_00000297186c5c70 .functor NOT 1, L_00000297186c3dc0, C4<0>, C4<0>, C4<0>;
L_00000297186c5ff0 .functor NOT 1, L_00000297186c3e60, C4<0>, C4<0>, C4<0>;
L_00000297186c4ee0 .functor NOT 1, L_00000297186c2c40, C4<0>, C4<0>, C4<0>;
L_00000297186c50a0 .functor AND 32, L_00000297186c5420, v0000029718694190_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000297186c6140 .functor AND 32, L_00000297186c53b0, L_0000029718747930, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000297186c5490 .functor OR 32, L_00000297186c50a0, L_00000297186c6140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000297186c5500 .functor AND 32, L_00000297186c60d0, v00000297186816d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000297186c6760 .functor OR 32, L_00000297186c5490, L_00000297186c5500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000297186c68b0 .functor AND 32, L_00000297186c5030, L_00000297186c2ba0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000297186c6a00 .functor OR 32, L_00000297186c6760, L_00000297186c68b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029718688e60_0 .net *"_ivl_1", 0 0, L_00000297186c4040;  1 drivers
v0000029718688f00_0 .net *"_ivl_13", 0 0, L_00000297186c3e60;  1 drivers
v0000029718688fa0_0 .net *"_ivl_14", 0 0, L_00000297186c5ff0;  1 drivers
v00000297186890e0_0 .net *"_ivl_19", 0 0, L_00000297186c2d80;  1 drivers
v0000029718689220_0 .net *"_ivl_2", 0 0, L_00000297186c61b0;  1 drivers
v000002971868e670_0 .net *"_ivl_23", 0 0, L_00000297186c2ec0;  1 drivers
v000002971868eb70_0 .net *"_ivl_27", 0 0, L_00000297186c2c40;  1 drivers
v000002971868e710_0 .net *"_ivl_28", 0 0, L_00000297186c4ee0;  1 drivers
v000002971868dc70_0 .net *"_ivl_33", 0 0, L_00000297186c3320;  1 drivers
v000002971868e210_0 .net *"_ivl_37", 0 0, L_00000297186c3000;  1 drivers
v000002971868dd10_0 .net *"_ivl_40", 31 0, L_00000297186c50a0;  1 drivers
v000002971868e170_0 .net *"_ivl_42", 31 0, L_00000297186c6140;  1 drivers
v000002971868e350_0 .net *"_ivl_44", 31 0, L_00000297186c5490;  1 drivers
v000002971868ddb0_0 .net *"_ivl_46", 31 0, L_00000297186c5500;  1 drivers
v000002971868ea30_0 .net *"_ivl_48", 31 0, L_00000297186c6760;  1 drivers
v000002971868e8f0_0 .net *"_ivl_50", 31 0, L_00000297186c68b0;  1 drivers
v000002971868dbd0_0 .net *"_ivl_7", 0 0, L_00000297186c3dc0;  1 drivers
v000002971868e990_0 .net *"_ivl_8", 0 0, L_00000297186c5c70;  1 drivers
v000002971868e0d0_0 .net "ina", 31 0, v0000029718694190_0;  alias, 1 drivers
v000002971868e3f0_0 .net "inb", 31 0, L_0000029718747930;  alias, 1 drivers
v000002971868e7b0_0 .net "inc", 31 0, v00000297186816d0_0;  alias, 1 drivers
v000002971868e2b0_0 .net "ind", 31 0, L_00000297186c2ba0;  alias, 1 drivers
v000002971868ed50_0 .net "out", 31 0, L_00000297186c6a00;  alias, 1 drivers
v000002971868ead0_0 .net "s0", 31 0, L_00000297186c5420;  1 drivers
v000002971868de50_0 .net "s1", 31 0, L_00000297186c53b0;  1 drivers
v000002971868ec10_0 .net "s2", 31 0, L_00000297186c60d0;  1 drivers
v000002971868e490_0 .net "s3", 31 0, L_00000297186c5030;  1 drivers
v000002971868f110_0 .net "sel", 1 0, L_00000297186bd060;  alias, 1 drivers
L_00000297186c4040 .part L_00000297186bd060, 1, 1;
LS_00000297186c2560_0_0 .concat [ 1 1 1 1], L_00000297186c61b0, L_00000297186c61b0, L_00000297186c61b0, L_00000297186c61b0;
LS_00000297186c2560_0_4 .concat [ 1 1 1 1], L_00000297186c61b0, L_00000297186c61b0, L_00000297186c61b0, L_00000297186c61b0;
LS_00000297186c2560_0_8 .concat [ 1 1 1 1], L_00000297186c61b0, L_00000297186c61b0, L_00000297186c61b0, L_00000297186c61b0;
LS_00000297186c2560_0_12 .concat [ 1 1 1 1], L_00000297186c61b0, L_00000297186c61b0, L_00000297186c61b0, L_00000297186c61b0;
LS_00000297186c2560_0_16 .concat [ 1 1 1 1], L_00000297186c61b0, L_00000297186c61b0, L_00000297186c61b0, L_00000297186c61b0;
LS_00000297186c2560_0_20 .concat [ 1 1 1 1], L_00000297186c61b0, L_00000297186c61b0, L_00000297186c61b0, L_00000297186c61b0;
LS_00000297186c2560_0_24 .concat [ 1 1 1 1], L_00000297186c61b0, L_00000297186c61b0, L_00000297186c61b0, L_00000297186c61b0;
LS_00000297186c2560_0_28 .concat [ 1 1 1 1], L_00000297186c61b0, L_00000297186c61b0, L_00000297186c61b0, L_00000297186c61b0;
LS_00000297186c2560_1_0 .concat [ 4 4 4 4], LS_00000297186c2560_0_0, LS_00000297186c2560_0_4, LS_00000297186c2560_0_8, LS_00000297186c2560_0_12;
LS_00000297186c2560_1_4 .concat [ 4 4 4 4], LS_00000297186c2560_0_16, LS_00000297186c2560_0_20, LS_00000297186c2560_0_24, LS_00000297186c2560_0_28;
L_00000297186c2560 .concat [ 16 16 0 0], LS_00000297186c2560_1_0, LS_00000297186c2560_1_4;
L_00000297186c3dc0 .part L_00000297186bd060, 0, 1;
LS_00000297186c2060_0_0 .concat [ 1 1 1 1], L_00000297186c5c70, L_00000297186c5c70, L_00000297186c5c70, L_00000297186c5c70;
LS_00000297186c2060_0_4 .concat [ 1 1 1 1], L_00000297186c5c70, L_00000297186c5c70, L_00000297186c5c70, L_00000297186c5c70;
LS_00000297186c2060_0_8 .concat [ 1 1 1 1], L_00000297186c5c70, L_00000297186c5c70, L_00000297186c5c70, L_00000297186c5c70;
LS_00000297186c2060_0_12 .concat [ 1 1 1 1], L_00000297186c5c70, L_00000297186c5c70, L_00000297186c5c70, L_00000297186c5c70;
LS_00000297186c2060_0_16 .concat [ 1 1 1 1], L_00000297186c5c70, L_00000297186c5c70, L_00000297186c5c70, L_00000297186c5c70;
LS_00000297186c2060_0_20 .concat [ 1 1 1 1], L_00000297186c5c70, L_00000297186c5c70, L_00000297186c5c70, L_00000297186c5c70;
LS_00000297186c2060_0_24 .concat [ 1 1 1 1], L_00000297186c5c70, L_00000297186c5c70, L_00000297186c5c70, L_00000297186c5c70;
LS_00000297186c2060_0_28 .concat [ 1 1 1 1], L_00000297186c5c70, L_00000297186c5c70, L_00000297186c5c70, L_00000297186c5c70;
LS_00000297186c2060_1_0 .concat [ 4 4 4 4], LS_00000297186c2060_0_0, LS_00000297186c2060_0_4, LS_00000297186c2060_0_8, LS_00000297186c2060_0_12;
LS_00000297186c2060_1_4 .concat [ 4 4 4 4], LS_00000297186c2060_0_16, LS_00000297186c2060_0_20, LS_00000297186c2060_0_24, LS_00000297186c2060_0_28;
L_00000297186c2060 .concat [ 16 16 0 0], LS_00000297186c2060_1_0, LS_00000297186c2060_1_4;
L_00000297186c3e60 .part L_00000297186bd060, 1, 1;
LS_00000297186c3aa0_0_0 .concat [ 1 1 1 1], L_00000297186c5ff0, L_00000297186c5ff0, L_00000297186c5ff0, L_00000297186c5ff0;
LS_00000297186c3aa0_0_4 .concat [ 1 1 1 1], L_00000297186c5ff0, L_00000297186c5ff0, L_00000297186c5ff0, L_00000297186c5ff0;
LS_00000297186c3aa0_0_8 .concat [ 1 1 1 1], L_00000297186c5ff0, L_00000297186c5ff0, L_00000297186c5ff0, L_00000297186c5ff0;
LS_00000297186c3aa0_0_12 .concat [ 1 1 1 1], L_00000297186c5ff0, L_00000297186c5ff0, L_00000297186c5ff0, L_00000297186c5ff0;
LS_00000297186c3aa0_0_16 .concat [ 1 1 1 1], L_00000297186c5ff0, L_00000297186c5ff0, L_00000297186c5ff0, L_00000297186c5ff0;
LS_00000297186c3aa0_0_20 .concat [ 1 1 1 1], L_00000297186c5ff0, L_00000297186c5ff0, L_00000297186c5ff0, L_00000297186c5ff0;
LS_00000297186c3aa0_0_24 .concat [ 1 1 1 1], L_00000297186c5ff0, L_00000297186c5ff0, L_00000297186c5ff0, L_00000297186c5ff0;
LS_00000297186c3aa0_0_28 .concat [ 1 1 1 1], L_00000297186c5ff0, L_00000297186c5ff0, L_00000297186c5ff0, L_00000297186c5ff0;
LS_00000297186c3aa0_1_0 .concat [ 4 4 4 4], LS_00000297186c3aa0_0_0, LS_00000297186c3aa0_0_4, LS_00000297186c3aa0_0_8, LS_00000297186c3aa0_0_12;
LS_00000297186c3aa0_1_4 .concat [ 4 4 4 4], LS_00000297186c3aa0_0_16, LS_00000297186c3aa0_0_20, LS_00000297186c3aa0_0_24, LS_00000297186c3aa0_0_28;
L_00000297186c3aa0 .concat [ 16 16 0 0], LS_00000297186c3aa0_1_0, LS_00000297186c3aa0_1_4;
L_00000297186c2d80 .part L_00000297186bd060, 0, 1;
LS_00000297186c2e20_0_0 .concat [ 1 1 1 1], L_00000297186c2d80, L_00000297186c2d80, L_00000297186c2d80, L_00000297186c2d80;
LS_00000297186c2e20_0_4 .concat [ 1 1 1 1], L_00000297186c2d80, L_00000297186c2d80, L_00000297186c2d80, L_00000297186c2d80;
LS_00000297186c2e20_0_8 .concat [ 1 1 1 1], L_00000297186c2d80, L_00000297186c2d80, L_00000297186c2d80, L_00000297186c2d80;
LS_00000297186c2e20_0_12 .concat [ 1 1 1 1], L_00000297186c2d80, L_00000297186c2d80, L_00000297186c2d80, L_00000297186c2d80;
LS_00000297186c2e20_0_16 .concat [ 1 1 1 1], L_00000297186c2d80, L_00000297186c2d80, L_00000297186c2d80, L_00000297186c2d80;
LS_00000297186c2e20_0_20 .concat [ 1 1 1 1], L_00000297186c2d80, L_00000297186c2d80, L_00000297186c2d80, L_00000297186c2d80;
LS_00000297186c2e20_0_24 .concat [ 1 1 1 1], L_00000297186c2d80, L_00000297186c2d80, L_00000297186c2d80, L_00000297186c2d80;
LS_00000297186c2e20_0_28 .concat [ 1 1 1 1], L_00000297186c2d80, L_00000297186c2d80, L_00000297186c2d80, L_00000297186c2d80;
LS_00000297186c2e20_1_0 .concat [ 4 4 4 4], LS_00000297186c2e20_0_0, LS_00000297186c2e20_0_4, LS_00000297186c2e20_0_8, LS_00000297186c2e20_0_12;
LS_00000297186c2e20_1_4 .concat [ 4 4 4 4], LS_00000297186c2e20_0_16, LS_00000297186c2e20_0_20, LS_00000297186c2e20_0_24, LS_00000297186c2e20_0_28;
L_00000297186c2e20 .concat [ 16 16 0 0], LS_00000297186c2e20_1_0, LS_00000297186c2e20_1_4;
L_00000297186c2ec0 .part L_00000297186bd060, 1, 1;
LS_00000297186c3960_0_0 .concat [ 1 1 1 1], L_00000297186c2ec0, L_00000297186c2ec0, L_00000297186c2ec0, L_00000297186c2ec0;
LS_00000297186c3960_0_4 .concat [ 1 1 1 1], L_00000297186c2ec0, L_00000297186c2ec0, L_00000297186c2ec0, L_00000297186c2ec0;
LS_00000297186c3960_0_8 .concat [ 1 1 1 1], L_00000297186c2ec0, L_00000297186c2ec0, L_00000297186c2ec0, L_00000297186c2ec0;
LS_00000297186c3960_0_12 .concat [ 1 1 1 1], L_00000297186c2ec0, L_00000297186c2ec0, L_00000297186c2ec0, L_00000297186c2ec0;
LS_00000297186c3960_0_16 .concat [ 1 1 1 1], L_00000297186c2ec0, L_00000297186c2ec0, L_00000297186c2ec0, L_00000297186c2ec0;
LS_00000297186c3960_0_20 .concat [ 1 1 1 1], L_00000297186c2ec0, L_00000297186c2ec0, L_00000297186c2ec0, L_00000297186c2ec0;
LS_00000297186c3960_0_24 .concat [ 1 1 1 1], L_00000297186c2ec0, L_00000297186c2ec0, L_00000297186c2ec0, L_00000297186c2ec0;
LS_00000297186c3960_0_28 .concat [ 1 1 1 1], L_00000297186c2ec0, L_00000297186c2ec0, L_00000297186c2ec0, L_00000297186c2ec0;
LS_00000297186c3960_1_0 .concat [ 4 4 4 4], LS_00000297186c3960_0_0, LS_00000297186c3960_0_4, LS_00000297186c3960_0_8, LS_00000297186c3960_0_12;
LS_00000297186c3960_1_4 .concat [ 4 4 4 4], LS_00000297186c3960_0_16, LS_00000297186c3960_0_20, LS_00000297186c3960_0_24, LS_00000297186c3960_0_28;
L_00000297186c3960 .concat [ 16 16 0 0], LS_00000297186c3960_1_0, LS_00000297186c3960_1_4;
L_00000297186c2c40 .part L_00000297186bd060, 0, 1;
LS_00000297186c42c0_0_0 .concat [ 1 1 1 1], L_00000297186c4ee0, L_00000297186c4ee0, L_00000297186c4ee0, L_00000297186c4ee0;
LS_00000297186c42c0_0_4 .concat [ 1 1 1 1], L_00000297186c4ee0, L_00000297186c4ee0, L_00000297186c4ee0, L_00000297186c4ee0;
LS_00000297186c42c0_0_8 .concat [ 1 1 1 1], L_00000297186c4ee0, L_00000297186c4ee0, L_00000297186c4ee0, L_00000297186c4ee0;
LS_00000297186c42c0_0_12 .concat [ 1 1 1 1], L_00000297186c4ee0, L_00000297186c4ee0, L_00000297186c4ee0, L_00000297186c4ee0;
LS_00000297186c42c0_0_16 .concat [ 1 1 1 1], L_00000297186c4ee0, L_00000297186c4ee0, L_00000297186c4ee0, L_00000297186c4ee0;
LS_00000297186c42c0_0_20 .concat [ 1 1 1 1], L_00000297186c4ee0, L_00000297186c4ee0, L_00000297186c4ee0, L_00000297186c4ee0;
LS_00000297186c42c0_0_24 .concat [ 1 1 1 1], L_00000297186c4ee0, L_00000297186c4ee0, L_00000297186c4ee0, L_00000297186c4ee0;
LS_00000297186c42c0_0_28 .concat [ 1 1 1 1], L_00000297186c4ee0, L_00000297186c4ee0, L_00000297186c4ee0, L_00000297186c4ee0;
LS_00000297186c42c0_1_0 .concat [ 4 4 4 4], LS_00000297186c42c0_0_0, LS_00000297186c42c0_0_4, LS_00000297186c42c0_0_8, LS_00000297186c42c0_0_12;
LS_00000297186c42c0_1_4 .concat [ 4 4 4 4], LS_00000297186c42c0_0_16, LS_00000297186c42c0_0_20, LS_00000297186c42c0_0_24, LS_00000297186c42c0_0_28;
L_00000297186c42c0 .concat [ 16 16 0 0], LS_00000297186c42c0_1_0, LS_00000297186c42c0_1_4;
L_00000297186c3320 .part L_00000297186bd060, 1, 1;
LS_00000297186c1b60_0_0 .concat [ 1 1 1 1], L_00000297186c3320, L_00000297186c3320, L_00000297186c3320, L_00000297186c3320;
LS_00000297186c1b60_0_4 .concat [ 1 1 1 1], L_00000297186c3320, L_00000297186c3320, L_00000297186c3320, L_00000297186c3320;
LS_00000297186c1b60_0_8 .concat [ 1 1 1 1], L_00000297186c3320, L_00000297186c3320, L_00000297186c3320, L_00000297186c3320;
LS_00000297186c1b60_0_12 .concat [ 1 1 1 1], L_00000297186c3320, L_00000297186c3320, L_00000297186c3320, L_00000297186c3320;
LS_00000297186c1b60_0_16 .concat [ 1 1 1 1], L_00000297186c3320, L_00000297186c3320, L_00000297186c3320, L_00000297186c3320;
LS_00000297186c1b60_0_20 .concat [ 1 1 1 1], L_00000297186c3320, L_00000297186c3320, L_00000297186c3320, L_00000297186c3320;
LS_00000297186c1b60_0_24 .concat [ 1 1 1 1], L_00000297186c3320, L_00000297186c3320, L_00000297186c3320, L_00000297186c3320;
LS_00000297186c1b60_0_28 .concat [ 1 1 1 1], L_00000297186c3320, L_00000297186c3320, L_00000297186c3320, L_00000297186c3320;
LS_00000297186c1b60_1_0 .concat [ 4 4 4 4], LS_00000297186c1b60_0_0, LS_00000297186c1b60_0_4, LS_00000297186c1b60_0_8, LS_00000297186c1b60_0_12;
LS_00000297186c1b60_1_4 .concat [ 4 4 4 4], LS_00000297186c1b60_0_16, LS_00000297186c1b60_0_20, LS_00000297186c1b60_0_24, LS_00000297186c1b60_0_28;
L_00000297186c1b60 .concat [ 16 16 0 0], LS_00000297186c1b60_1_0, LS_00000297186c1b60_1_4;
L_00000297186c3000 .part L_00000297186bd060, 0, 1;
LS_00000297186c3b40_0_0 .concat [ 1 1 1 1], L_00000297186c3000, L_00000297186c3000, L_00000297186c3000, L_00000297186c3000;
LS_00000297186c3b40_0_4 .concat [ 1 1 1 1], L_00000297186c3000, L_00000297186c3000, L_00000297186c3000, L_00000297186c3000;
LS_00000297186c3b40_0_8 .concat [ 1 1 1 1], L_00000297186c3000, L_00000297186c3000, L_00000297186c3000, L_00000297186c3000;
LS_00000297186c3b40_0_12 .concat [ 1 1 1 1], L_00000297186c3000, L_00000297186c3000, L_00000297186c3000, L_00000297186c3000;
LS_00000297186c3b40_0_16 .concat [ 1 1 1 1], L_00000297186c3000, L_00000297186c3000, L_00000297186c3000, L_00000297186c3000;
LS_00000297186c3b40_0_20 .concat [ 1 1 1 1], L_00000297186c3000, L_00000297186c3000, L_00000297186c3000, L_00000297186c3000;
LS_00000297186c3b40_0_24 .concat [ 1 1 1 1], L_00000297186c3000, L_00000297186c3000, L_00000297186c3000, L_00000297186c3000;
LS_00000297186c3b40_0_28 .concat [ 1 1 1 1], L_00000297186c3000, L_00000297186c3000, L_00000297186c3000, L_00000297186c3000;
LS_00000297186c3b40_1_0 .concat [ 4 4 4 4], LS_00000297186c3b40_0_0, LS_00000297186c3b40_0_4, LS_00000297186c3b40_0_8, LS_00000297186c3b40_0_12;
LS_00000297186c3b40_1_4 .concat [ 4 4 4 4], LS_00000297186c3b40_0_16, LS_00000297186c3b40_0_20, LS_00000297186c3b40_0_24, LS_00000297186c3b40_0_28;
L_00000297186c3b40 .concat [ 16 16 0 0], LS_00000297186c3b40_1_0, LS_00000297186c3b40_1_4;
S_0000029718447770 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000029718492840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000297186c5420 .functor AND 32, L_00000297186c2560, L_00000297186c2060, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000029718688960_0 .net "in1", 31 0, L_00000297186c2560;  1 drivers
v0000029718688a00_0 .net "in2", 31 0, L_00000297186c2060;  1 drivers
v0000029718687ec0_0 .net "out", 31 0, L_00000297186c5420;  alias, 1 drivers
S_0000029718447900 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000029718492840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000297186c53b0 .functor AND 32, L_00000297186c3aa0, L_00000297186c2e20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000029718688820_0 .net "in1", 31 0, L_00000297186c3aa0;  1 drivers
v00000297186883c0_0 .net "in2", 31 0, L_00000297186c2e20;  1 drivers
v0000029718688460_0 .net "out", 31 0, L_00000297186c53b0;  alias, 1 drivers
S_0000029718480ab0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000029718492840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000297186c60d0 .functor AND 32, L_00000297186c3960, L_00000297186c42c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000029718688780_0 .net "in1", 31 0, L_00000297186c3960;  1 drivers
v0000029718688aa0_0 .net "in2", 31 0, L_00000297186c42c0;  1 drivers
v0000029718688b40_0 .net "out", 31 0, L_00000297186c60d0;  alias, 1 drivers
S_000002971868ad10 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000029718492840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000297186c5030 .functor AND 32, L_00000297186c1b60, L_00000297186c3b40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000029718688be0_0 .net "in1", 31 0, L_00000297186c1b60;  1 drivers
v0000029718688c80_0 .net "in2", 31 0, L_00000297186c3b40;  1 drivers
v0000029718688d20_0 .net "out", 31 0, L_00000297186c5030;  alias, 1 drivers
S_000002971868a540 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_00000297184926b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002971860a2a0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000297186c6840 .functor NOT 1, L_00000297186c2100, C4<0>, C4<0>, C4<0>;
L_00000297186c6990 .functor NOT 1, L_00000297186c3f00, C4<0>, C4<0>, C4<0>;
L_00000297186c6a70 .functor NOT 1, L_00000297186c1f20, C4<0>, C4<0>, C4<0>;
L_000002971872ba30 .functor NOT 1, L_00000297186c40e0, C4<0>, C4<0>, C4<0>;
L_000002971872bb10 .functor AND 32, L_00000297186c67d0, v0000029718693d30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002971872b950 .functor AND 32, L_00000297186c6920, L_0000029718747930, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002971872b9c0 .functor OR 32, L_000002971872bb10, L_000002971872b950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002971872bbf0 .functor AND 32, L_0000029718601810, v00000297186816d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002971872baa0 .functor OR 32, L_000002971872b9c0, L_000002971872bbf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002971872bb80 .functor AND 32, L_000002971872bc60, L_00000297186c2ba0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002971872a990 .functor OR 32, L_000002971872baa0, L_000002971872bb80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002971868f070_0 .net *"_ivl_1", 0 0, L_00000297186c2100;  1 drivers
v000002971868f1b0_0 .net *"_ivl_13", 0 0, L_00000297186c1f20;  1 drivers
v000002971868bdd0_0 .net *"_ivl_14", 0 0, L_00000297186c6a70;  1 drivers
v000002971868b650_0 .net *"_ivl_19", 0 0, L_00000297186c4180;  1 drivers
v000002971868c7d0_0 .net *"_ivl_2", 0 0, L_00000297186c6840;  1 drivers
v000002971868b790_0 .net *"_ivl_23", 0 0, L_00000297186c26a0;  1 drivers
v000002971868b510_0 .net *"_ivl_27", 0 0, L_00000297186c40e0;  1 drivers
v000002971868b6f0_0 .net *"_ivl_28", 0 0, L_000002971872ba30;  1 drivers
v000002971868db30_0 .net *"_ivl_33", 0 0, L_00000297186c3fa0;  1 drivers
v000002971868bab0_0 .net *"_ivl_37", 0 0, L_00000297186c2a60;  1 drivers
v000002971868b830_0 .net *"_ivl_40", 31 0, L_000002971872bb10;  1 drivers
v000002971868b3d0_0 .net *"_ivl_42", 31 0, L_000002971872b950;  1 drivers
v000002971868b970_0 .net *"_ivl_44", 31 0, L_000002971872b9c0;  1 drivers
v000002971868b5b0_0 .net *"_ivl_46", 31 0, L_000002971872bbf0;  1 drivers
v000002971868bbf0_0 .net *"_ivl_48", 31 0, L_000002971872baa0;  1 drivers
v000002971868d770_0 .net *"_ivl_50", 31 0, L_000002971872bb80;  1 drivers
v000002971868c2d0_0 .net *"_ivl_7", 0 0, L_00000297186c3f00;  1 drivers
v000002971868c690_0 .net *"_ivl_8", 0 0, L_00000297186c6990;  1 drivers
v000002971868ca50_0 .net "ina", 31 0, v0000029718693d30_0;  alias, 1 drivers
v000002971868c190_0 .net "inb", 31 0, L_0000029718747930;  alias, 1 drivers
v000002971868d950_0 .net "inc", 31 0, v00000297186816d0_0;  alias, 1 drivers
v000002971868bb50_0 .net "ind", 31 0, L_00000297186c2ba0;  alias, 1 drivers
v000002971868d630_0 .net "out", 31 0, L_000002971872a990;  alias, 1 drivers
v000002971868c870_0 .net "s0", 31 0, L_00000297186c67d0;  1 drivers
v000002971868d130_0 .net "s1", 31 0, L_00000297186c6920;  1 drivers
v000002971868cff0_0 .net "s2", 31 0, L_0000029718601810;  1 drivers
v000002971868c230_0 .net "s3", 31 0, L_000002971872bc60;  1 drivers
v000002971868d810_0 .net "sel", 1 0, L_00000297186c15c0;  alias, 1 drivers
L_00000297186c2100 .part L_00000297186c15c0, 1, 1;
LS_00000297186c2420_0_0 .concat [ 1 1 1 1], L_00000297186c6840, L_00000297186c6840, L_00000297186c6840, L_00000297186c6840;
LS_00000297186c2420_0_4 .concat [ 1 1 1 1], L_00000297186c6840, L_00000297186c6840, L_00000297186c6840, L_00000297186c6840;
LS_00000297186c2420_0_8 .concat [ 1 1 1 1], L_00000297186c6840, L_00000297186c6840, L_00000297186c6840, L_00000297186c6840;
LS_00000297186c2420_0_12 .concat [ 1 1 1 1], L_00000297186c6840, L_00000297186c6840, L_00000297186c6840, L_00000297186c6840;
LS_00000297186c2420_0_16 .concat [ 1 1 1 1], L_00000297186c6840, L_00000297186c6840, L_00000297186c6840, L_00000297186c6840;
LS_00000297186c2420_0_20 .concat [ 1 1 1 1], L_00000297186c6840, L_00000297186c6840, L_00000297186c6840, L_00000297186c6840;
LS_00000297186c2420_0_24 .concat [ 1 1 1 1], L_00000297186c6840, L_00000297186c6840, L_00000297186c6840, L_00000297186c6840;
LS_00000297186c2420_0_28 .concat [ 1 1 1 1], L_00000297186c6840, L_00000297186c6840, L_00000297186c6840, L_00000297186c6840;
LS_00000297186c2420_1_0 .concat [ 4 4 4 4], LS_00000297186c2420_0_0, LS_00000297186c2420_0_4, LS_00000297186c2420_0_8, LS_00000297186c2420_0_12;
LS_00000297186c2420_1_4 .concat [ 4 4 4 4], LS_00000297186c2420_0_16, LS_00000297186c2420_0_20, LS_00000297186c2420_0_24, LS_00000297186c2420_0_28;
L_00000297186c2420 .concat [ 16 16 0 0], LS_00000297186c2420_1_0, LS_00000297186c2420_1_4;
L_00000297186c3f00 .part L_00000297186c15c0, 0, 1;
LS_00000297186c2600_0_0 .concat [ 1 1 1 1], L_00000297186c6990, L_00000297186c6990, L_00000297186c6990, L_00000297186c6990;
LS_00000297186c2600_0_4 .concat [ 1 1 1 1], L_00000297186c6990, L_00000297186c6990, L_00000297186c6990, L_00000297186c6990;
LS_00000297186c2600_0_8 .concat [ 1 1 1 1], L_00000297186c6990, L_00000297186c6990, L_00000297186c6990, L_00000297186c6990;
LS_00000297186c2600_0_12 .concat [ 1 1 1 1], L_00000297186c6990, L_00000297186c6990, L_00000297186c6990, L_00000297186c6990;
LS_00000297186c2600_0_16 .concat [ 1 1 1 1], L_00000297186c6990, L_00000297186c6990, L_00000297186c6990, L_00000297186c6990;
LS_00000297186c2600_0_20 .concat [ 1 1 1 1], L_00000297186c6990, L_00000297186c6990, L_00000297186c6990, L_00000297186c6990;
LS_00000297186c2600_0_24 .concat [ 1 1 1 1], L_00000297186c6990, L_00000297186c6990, L_00000297186c6990, L_00000297186c6990;
LS_00000297186c2600_0_28 .concat [ 1 1 1 1], L_00000297186c6990, L_00000297186c6990, L_00000297186c6990, L_00000297186c6990;
LS_00000297186c2600_1_0 .concat [ 4 4 4 4], LS_00000297186c2600_0_0, LS_00000297186c2600_0_4, LS_00000297186c2600_0_8, LS_00000297186c2600_0_12;
LS_00000297186c2600_1_4 .concat [ 4 4 4 4], LS_00000297186c2600_0_16, LS_00000297186c2600_0_20, LS_00000297186c2600_0_24, LS_00000297186c2600_0_28;
L_00000297186c2600 .concat [ 16 16 0 0], LS_00000297186c2600_1_0, LS_00000297186c2600_1_4;
L_00000297186c1f20 .part L_00000297186c15c0, 1, 1;
LS_00000297186c3a00_0_0 .concat [ 1 1 1 1], L_00000297186c6a70, L_00000297186c6a70, L_00000297186c6a70, L_00000297186c6a70;
LS_00000297186c3a00_0_4 .concat [ 1 1 1 1], L_00000297186c6a70, L_00000297186c6a70, L_00000297186c6a70, L_00000297186c6a70;
LS_00000297186c3a00_0_8 .concat [ 1 1 1 1], L_00000297186c6a70, L_00000297186c6a70, L_00000297186c6a70, L_00000297186c6a70;
LS_00000297186c3a00_0_12 .concat [ 1 1 1 1], L_00000297186c6a70, L_00000297186c6a70, L_00000297186c6a70, L_00000297186c6a70;
LS_00000297186c3a00_0_16 .concat [ 1 1 1 1], L_00000297186c6a70, L_00000297186c6a70, L_00000297186c6a70, L_00000297186c6a70;
LS_00000297186c3a00_0_20 .concat [ 1 1 1 1], L_00000297186c6a70, L_00000297186c6a70, L_00000297186c6a70, L_00000297186c6a70;
LS_00000297186c3a00_0_24 .concat [ 1 1 1 1], L_00000297186c6a70, L_00000297186c6a70, L_00000297186c6a70, L_00000297186c6a70;
LS_00000297186c3a00_0_28 .concat [ 1 1 1 1], L_00000297186c6a70, L_00000297186c6a70, L_00000297186c6a70, L_00000297186c6a70;
LS_00000297186c3a00_1_0 .concat [ 4 4 4 4], LS_00000297186c3a00_0_0, LS_00000297186c3a00_0_4, LS_00000297186c3a00_0_8, LS_00000297186c3a00_0_12;
LS_00000297186c3a00_1_4 .concat [ 4 4 4 4], LS_00000297186c3a00_0_16, LS_00000297186c3a00_0_20, LS_00000297186c3a00_0_24, LS_00000297186c3a00_0_28;
L_00000297186c3a00 .concat [ 16 16 0 0], LS_00000297186c3a00_1_0, LS_00000297186c3a00_1_4;
L_00000297186c4180 .part L_00000297186c15c0, 0, 1;
LS_00000297186c3780_0_0 .concat [ 1 1 1 1], L_00000297186c4180, L_00000297186c4180, L_00000297186c4180, L_00000297186c4180;
LS_00000297186c3780_0_4 .concat [ 1 1 1 1], L_00000297186c4180, L_00000297186c4180, L_00000297186c4180, L_00000297186c4180;
LS_00000297186c3780_0_8 .concat [ 1 1 1 1], L_00000297186c4180, L_00000297186c4180, L_00000297186c4180, L_00000297186c4180;
LS_00000297186c3780_0_12 .concat [ 1 1 1 1], L_00000297186c4180, L_00000297186c4180, L_00000297186c4180, L_00000297186c4180;
LS_00000297186c3780_0_16 .concat [ 1 1 1 1], L_00000297186c4180, L_00000297186c4180, L_00000297186c4180, L_00000297186c4180;
LS_00000297186c3780_0_20 .concat [ 1 1 1 1], L_00000297186c4180, L_00000297186c4180, L_00000297186c4180, L_00000297186c4180;
LS_00000297186c3780_0_24 .concat [ 1 1 1 1], L_00000297186c4180, L_00000297186c4180, L_00000297186c4180, L_00000297186c4180;
LS_00000297186c3780_0_28 .concat [ 1 1 1 1], L_00000297186c4180, L_00000297186c4180, L_00000297186c4180, L_00000297186c4180;
LS_00000297186c3780_1_0 .concat [ 4 4 4 4], LS_00000297186c3780_0_0, LS_00000297186c3780_0_4, LS_00000297186c3780_0_8, LS_00000297186c3780_0_12;
LS_00000297186c3780_1_4 .concat [ 4 4 4 4], LS_00000297186c3780_0_16, LS_00000297186c3780_0_20, LS_00000297186c3780_0_24, LS_00000297186c3780_0_28;
L_00000297186c3780 .concat [ 16 16 0 0], LS_00000297186c3780_1_0, LS_00000297186c3780_1_4;
L_00000297186c26a0 .part L_00000297186c15c0, 1, 1;
LS_00000297186c31e0_0_0 .concat [ 1 1 1 1], L_00000297186c26a0, L_00000297186c26a0, L_00000297186c26a0, L_00000297186c26a0;
LS_00000297186c31e0_0_4 .concat [ 1 1 1 1], L_00000297186c26a0, L_00000297186c26a0, L_00000297186c26a0, L_00000297186c26a0;
LS_00000297186c31e0_0_8 .concat [ 1 1 1 1], L_00000297186c26a0, L_00000297186c26a0, L_00000297186c26a0, L_00000297186c26a0;
LS_00000297186c31e0_0_12 .concat [ 1 1 1 1], L_00000297186c26a0, L_00000297186c26a0, L_00000297186c26a0, L_00000297186c26a0;
LS_00000297186c31e0_0_16 .concat [ 1 1 1 1], L_00000297186c26a0, L_00000297186c26a0, L_00000297186c26a0, L_00000297186c26a0;
LS_00000297186c31e0_0_20 .concat [ 1 1 1 1], L_00000297186c26a0, L_00000297186c26a0, L_00000297186c26a0, L_00000297186c26a0;
LS_00000297186c31e0_0_24 .concat [ 1 1 1 1], L_00000297186c26a0, L_00000297186c26a0, L_00000297186c26a0, L_00000297186c26a0;
LS_00000297186c31e0_0_28 .concat [ 1 1 1 1], L_00000297186c26a0, L_00000297186c26a0, L_00000297186c26a0, L_00000297186c26a0;
LS_00000297186c31e0_1_0 .concat [ 4 4 4 4], LS_00000297186c31e0_0_0, LS_00000297186c31e0_0_4, LS_00000297186c31e0_0_8, LS_00000297186c31e0_0_12;
LS_00000297186c31e0_1_4 .concat [ 4 4 4 4], LS_00000297186c31e0_0_16, LS_00000297186c31e0_0_20, LS_00000297186c31e0_0_24, LS_00000297186c31e0_0_28;
L_00000297186c31e0 .concat [ 16 16 0 0], LS_00000297186c31e0_1_0, LS_00000297186c31e0_1_4;
L_00000297186c40e0 .part L_00000297186c15c0, 0, 1;
LS_00000297186c35a0_0_0 .concat [ 1 1 1 1], L_000002971872ba30, L_000002971872ba30, L_000002971872ba30, L_000002971872ba30;
LS_00000297186c35a0_0_4 .concat [ 1 1 1 1], L_000002971872ba30, L_000002971872ba30, L_000002971872ba30, L_000002971872ba30;
LS_00000297186c35a0_0_8 .concat [ 1 1 1 1], L_000002971872ba30, L_000002971872ba30, L_000002971872ba30, L_000002971872ba30;
LS_00000297186c35a0_0_12 .concat [ 1 1 1 1], L_000002971872ba30, L_000002971872ba30, L_000002971872ba30, L_000002971872ba30;
LS_00000297186c35a0_0_16 .concat [ 1 1 1 1], L_000002971872ba30, L_000002971872ba30, L_000002971872ba30, L_000002971872ba30;
LS_00000297186c35a0_0_20 .concat [ 1 1 1 1], L_000002971872ba30, L_000002971872ba30, L_000002971872ba30, L_000002971872ba30;
LS_00000297186c35a0_0_24 .concat [ 1 1 1 1], L_000002971872ba30, L_000002971872ba30, L_000002971872ba30, L_000002971872ba30;
LS_00000297186c35a0_0_28 .concat [ 1 1 1 1], L_000002971872ba30, L_000002971872ba30, L_000002971872ba30, L_000002971872ba30;
LS_00000297186c35a0_1_0 .concat [ 4 4 4 4], LS_00000297186c35a0_0_0, LS_00000297186c35a0_0_4, LS_00000297186c35a0_0_8, LS_00000297186c35a0_0_12;
LS_00000297186c35a0_1_4 .concat [ 4 4 4 4], LS_00000297186c35a0_0_16, LS_00000297186c35a0_0_20, LS_00000297186c35a0_0_24, LS_00000297186c35a0_0_28;
L_00000297186c35a0 .concat [ 16 16 0 0], LS_00000297186c35a0_1_0, LS_00000297186c35a0_1_4;
L_00000297186c3fa0 .part L_00000297186c15c0, 1, 1;
LS_00000297186c1d40_0_0 .concat [ 1 1 1 1], L_00000297186c3fa0, L_00000297186c3fa0, L_00000297186c3fa0, L_00000297186c3fa0;
LS_00000297186c1d40_0_4 .concat [ 1 1 1 1], L_00000297186c3fa0, L_00000297186c3fa0, L_00000297186c3fa0, L_00000297186c3fa0;
LS_00000297186c1d40_0_8 .concat [ 1 1 1 1], L_00000297186c3fa0, L_00000297186c3fa0, L_00000297186c3fa0, L_00000297186c3fa0;
LS_00000297186c1d40_0_12 .concat [ 1 1 1 1], L_00000297186c3fa0, L_00000297186c3fa0, L_00000297186c3fa0, L_00000297186c3fa0;
LS_00000297186c1d40_0_16 .concat [ 1 1 1 1], L_00000297186c3fa0, L_00000297186c3fa0, L_00000297186c3fa0, L_00000297186c3fa0;
LS_00000297186c1d40_0_20 .concat [ 1 1 1 1], L_00000297186c3fa0, L_00000297186c3fa0, L_00000297186c3fa0, L_00000297186c3fa0;
LS_00000297186c1d40_0_24 .concat [ 1 1 1 1], L_00000297186c3fa0, L_00000297186c3fa0, L_00000297186c3fa0, L_00000297186c3fa0;
LS_00000297186c1d40_0_28 .concat [ 1 1 1 1], L_00000297186c3fa0, L_00000297186c3fa0, L_00000297186c3fa0, L_00000297186c3fa0;
LS_00000297186c1d40_1_0 .concat [ 4 4 4 4], LS_00000297186c1d40_0_0, LS_00000297186c1d40_0_4, LS_00000297186c1d40_0_8, LS_00000297186c1d40_0_12;
LS_00000297186c1d40_1_4 .concat [ 4 4 4 4], LS_00000297186c1d40_0_16, LS_00000297186c1d40_0_20, LS_00000297186c1d40_0_24, LS_00000297186c1d40_0_28;
L_00000297186c1d40 .concat [ 16 16 0 0], LS_00000297186c1d40_1_0, LS_00000297186c1d40_1_4;
L_00000297186c2a60 .part L_00000297186c15c0, 0, 1;
LS_00000297186c2ce0_0_0 .concat [ 1 1 1 1], L_00000297186c2a60, L_00000297186c2a60, L_00000297186c2a60, L_00000297186c2a60;
LS_00000297186c2ce0_0_4 .concat [ 1 1 1 1], L_00000297186c2a60, L_00000297186c2a60, L_00000297186c2a60, L_00000297186c2a60;
LS_00000297186c2ce0_0_8 .concat [ 1 1 1 1], L_00000297186c2a60, L_00000297186c2a60, L_00000297186c2a60, L_00000297186c2a60;
LS_00000297186c2ce0_0_12 .concat [ 1 1 1 1], L_00000297186c2a60, L_00000297186c2a60, L_00000297186c2a60, L_00000297186c2a60;
LS_00000297186c2ce0_0_16 .concat [ 1 1 1 1], L_00000297186c2a60, L_00000297186c2a60, L_00000297186c2a60, L_00000297186c2a60;
LS_00000297186c2ce0_0_20 .concat [ 1 1 1 1], L_00000297186c2a60, L_00000297186c2a60, L_00000297186c2a60, L_00000297186c2a60;
LS_00000297186c2ce0_0_24 .concat [ 1 1 1 1], L_00000297186c2a60, L_00000297186c2a60, L_00000297186c2a60, L_00000297186c2a60;
LS_00000297186c2ce0_0_28 .concat [ 1 1 1 1], L_00000297186c2a60, L_00000297186c2a60, L_00000297186c2a60, L_00000297186c2a60;
LS_00000297186c2ce0_1_0 .concat [ 4 4 4 4], LS_00000297186c2ce0_0_0, LS_00000297186c2ce0_0_4, LS_00000297186c2ce0_0_8, LS_00000297186c2ce0_0_12;
LS_00000297186c2ce0_1_4 .concat [ 4 4 4 4], LS_00000297186c2ce0_0_16, LS_00000297186c2ce0_0_20, LS_00000297186c2ce0_0_24, LS_00000297186c2ce0_0_28;
L_00000297186c2ce0 .concat [ 16 16 0 0], LS_00000297186c2ce0_1_0, LS_00000297186c2ce0_1_4;
S_000002971868a860 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002971868a540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000297186c67d0 .functor AND 32, L_00000297186c2420, L_00000297186c2600, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002971868e530_0 .net "in1", 31 0, L_00000297186c2420;  1 drivers
v000002971868e5d0_0 .net "in2", 31 0, L_00000297186c2600;  1 drivers
v000002971868def0_0 .net "out", 31 0, L_00000297186c67d0;  alias, 1 drivers
S_000002971868aea0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002971868a540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000297186c6920 .functor AND 32, L_00000297186c3a00, L_00000297186c3780, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002971868f250_0 .net "in1", 31 0, L_00000297186c3a00;  1 drivers
v000002971868e850_0 .net "in2", 31 0, L_00000297186c3780;  1 drivers
v000002971868df90_0 .net "out", 31 0, L_00000297186c6920;  alias, 1 drivers
S_000002971868a6d0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002971868a540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029718601810 .functor AND 32, L_00000297186c31e0, L_00000297186c35a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002971868ecb0_0 .net "in1", 31 0, L_00000297186c31e0;  1 drivers
v000002971868edf0_0 .net "in2", 31 0, L_00000297186c35a0;  1 drivers
v000002971868ee90_0 .net "out", 31 0, L_0000029718601810;  alias, 1 drivers
S_000002971868ab80 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002971868a540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002971872bc60 .functor AND 32, L_00000297186c1d40, L_00000297186c2ce0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002971868ef30_0 .net "in1", 31 0, L_00000297186c1d40;  1 drivers
v000002971868e030_0 .net "in2", 31 0, L_00000297186c2ce0;  1 drivers
v000002971868efd0_0 .net "out", 31 0, L_000002971872bc60;  alias, 1 drivers
S_000002971868a9f0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_00000297184926b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002971860a3a0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002971872a290 .functor NOT 1, L_00000297186c4220, C4<0>, C4<0>, C4<0>;
L_000002971872b4f0 .functor NOT 1, L_00000297186c3640, C4<0>, C4<0>, C4<0>;
L_000002971872b790 .functor NOT 1, L_00000297186c1ca0, C4<0>, C4<0>, C4<0>;
L_000002971872a450 .functor NOT 1, L_00000297186c2920, C4<0>, C4<0>, C4<0>;
L_000002971872a760 .functor AND 32, L_000002971872a7d0, v0000029718694370_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002971872aed0 .functor AND 32, L_000002971872a680, L_0000029718747930, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002971872a840 .functor OR 32, L_000002971872a760, L_000002971872aed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029718729dc0 .functor AND 32, L_0000029718729d50, v00000297186816d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002971872b410 .functor OR 32, L_000002971872a840, L_0000029718729dc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002971872a8b0 .functor AND 32, L_000002971872a220, L_00000297186c2ba0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002971872b330 .functor OR 32, L_000002971872b410, L_000002971872a8b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002971868bd30_0 .net *"_ivl_1", 0 0, L_00000297186c4220;  1 drivers
v000002971868be70_0 .net *"_ivl_13", 0 0, L_00000297186c1ca0;  1 drivers
v000002971868d6d0_0 .net *"_ivl_14", 0 0, L_000002971872b790;  1 drivers
v000002971868d3b0_0 .net *"_ivl_19", 0 0, L_00000297186c1e80;  1 drivers
v000002971868d4f0_0 .net *"_ivl_2", 0 0, L_000002971872a290;  1 drivers
v000002971868bf10_0 .net *"_ivl_23", 0 0, L_00000297186c1fc0;  1 drivers
v000002971868ccd0_0 .net *"_ivl_27", 0 0, L_00000297186c2920;  1 drivers
v000002971868bfb0_0 .net *"_ivl_28", 0 0, L_000002971872a450;  1 drivers
v000002971868d590_0 .net *"_ivl_33", 0 0, L_00000297186c36e0;  1 drivers
v000002971868c4b0_0 .net *"_ivl_37", 0 0, L_00000297186c3820;  1 drivers
v000002971868c050_0 .net *"_ivl_40", 31 0, L_000002971872a760;  1 drivers
v000002971868ce10_0 .net *"_ivl_42", 31 0, L_000002971872aed0;  1 drivers
v000002971868c730_0 .net *"_ivl_44", 31 0, L_000002971872a840;  1 drivers
v000002971868c0f0_0 .net *"_ivl_46", 31 0, L_0000029718729dc0;  1 drivers
v000002971868c910_0 .net *"_ivl_48", 31 0, L_000002971872b410;  1 drivers
v000002971868c410_0 .net *"_ivl_50", 31 0, L_000002971872a8b0;  1 drivers
v000002971868d310_0 .net *"_ivl_7", 0 0, L_00000297186c3640;  1 drivers
v000002971868c550_0 .net *"_ivl_8", 0 0, L_000002971872b4f0;  1 drivers
v000002971868c5f0_0 .net "ina", 31 0, v0000029718694370_0;  alias, 1 drivers
v000002971868caf0_0 .net "inb", 31 0, L_0000029718747930;  alias, 1 drivers
v000002971868cc30_0 .net "inc", 31 0, v00000297186816d0_0;  alias, 1 drivers
v000002971868ceb0_0 .net "ind", 31 0, L_00000297186c2ba0;  alias, 1 drivers
v000002971868d090_0 .net "out", 31 0, L_000002971872b330;  alias, 1 drivers
v000002971868d8b0_0 .net "s0", 31 0, L_000002971872a7d0;  1 drivers
v000002971868d270_0 .net "s1", 31 0, L_000002971872a680;  1 drivers
v000002971868d9f0_0 .net "s2", 31 0, L_0000029718729d50;  1 drivers
v0000029718694b90_0 .net "s3", 31 0, L_000002971872a220;  1 drivers
v00000297186945f0_0 .net "sel", 1 0, L_00000297186bf720;  alias, 1 drivers
L_00000297186c4220 .part L_00000297186bf720, 1, 1;
LS_00000297186c1c00_0_0 .concat [ 1 1 1 1], L_000002971872a290, L_000002971872a290, L_000002971872a290, L_000002971872a290;
LS_00000297186c1c00_0_4 .concat [ 1 1 1 1], L_000002971872a290, L_000002971872a290, L_000002971872a290, L_000002971872a290;
LS_00000297186c1c00_0_8 .concat [ 1 1 1 1], L_000002971872a290, L_000002971872a290, L_000002971872a290, L_000002971872a290;
LS_00000297186c1c00_0_12 .concat [ 1 1 1 1], L_000002971872a290, L_000002971872a290, L_000002971872a290, L_000002971872a290;
LS_00000297186c1c00_0_16 .concat [ 1 1 1 1], L_000002971872a290, L_000002971872a290, L_000002971872a290, L_000002971872a290;
LS_00000297186c1c00_0_20 .concat [ 1 1 1 1], L_000002971872a290, L_000002971872a290, L_000002971872a290, L_000002971872a290;
LS_00000297186c1c00_0_24 .concat [ 1 1 1 1], L_000002971872a290, L_000002971872a290, L_000002971872a290, L_000002971872a290;
LS_00000297186c1c00_0_28 .concat [ 1 1 1 1], L_000002971872a290, L_000002971872a290, L_000002971872a290, L_000002971872a290;
LS_00000297186c1c00_1_0 .concat [ 4 4 4 4], LS_00000297186c1c00_0_0, LS_00000297186c1c00_0_4, LS_00000297186c1c00_0_8, LS_00000297186c1c00_0_12;
LS_00000297186c1c00_1_4 .concat [ 4 4 4 4], LS_00000297186c1c00_0_16, LS_00000297186c1c00_0_20, LS_00000297186c1c00_0_24, LS_00000297186c1c00_0_28;
L_00000297186c1c00 .concat [ 16 16 0 0], LS_00000297186c1c00_1_0, LS_00000297186c1c00_1_4;
L_00000297186c3640 .part L_00000297186bf720, 0, 1;
LS_00000297186c3280_0_0 .concat [ 1 1 1 1], L_000002971872b4f0, L_000002971872b4f0, L_000002971872b4f0, L_000002971872b4f0;
LS_00000297186c3280_0_4 .concat [ 1 1 1 1], L_000002971872b4f0, L_000002971872b4f0, L_000002971872b4f0, L_000002971872b4f0;
LS_00000297186c3280_0_8 .concat [ 1 1 1 1], L_000002971872b4f0, L_000002971872b4f0, L_000002971872b4f0, L_000002971872b4f0;
LS_00000297186c3280_0_12 .concat [ 1 1 1 1], L_000002971872b4f0, L_000002971872b4f0, L_000002971872b4f0, L_000002971872b4f0;
LS_00000297186c3280_0_16 .concat [ 1 1 1 1], L_000002971872b4f0, L_000002971872b4f0, L_000002971872b4f0, L_000002971872b4f0;
LS_00000297186c3280_0_20 .concat [ 1 1 1 1], L_000002971872b4f0, L_000002971872b4f0, L_000002971872b4f0, L_000002971872b4f0;
LS_00000297186c3280_0_24 .concat [ 1 1 1 1], L_000002971872b4f0, L_000002971872b4f0, L_000002971872b4f0, L_000002971872b4f0;
LS_00000297186c3280_0_28 .concat [ 1 1 1 1], L_000002971872b4f0, L_000002971872b4f0, L_000002971872b4f0, L_000002971872b4f0;
LS_00000297186c3280_1_0 .concat [ 4 4 4 4], LS_00000297186c3280_0_0, LS_00000297186c3280_0_4, LS_00000297186c3280_0_8, LS_00000297186c3280_0_12;
LS_00000297186c3280_1_4 .concat [ 4 4 4 4], LS_00000297186c3280_0_16, LS_00000297186c3280_0_20, LS_00000297186c3280_0_24, LS_00000297186c3280_0_28;
L_00000297186c3280 .concat [ 16 16 0 0], LS_00000297186c3280_1_0, LS_00000297186c3280_1_4;
L_00000297186c1ca0 .part L_00000297186bf720, 1, 1;
LS_00000297186c27e0_0_0 .concat [ 1 1 1 1], L_000002971872b790, L_000002971872b790, L_000002971872b790, L_000002971872b790;
LS_00000297186c27e0_0_4 .concat [ 1 1 1 1], L_000002971872b790, L_000002971872b790, L_000002971872b790, L_000002971872b790;
LS_00000297186c27e0_0_8 .concat [ 1 1 1 1], L_000002971872b790, L_000002971872b790, L_000002971872b790, L_000002971872b790;
LS_00000297186c27e0_0_12 .concat [ 1 1 1 1], L_000002971872b790, L_000002971872b790, L_000002971872b790, L_000002971872b790;
LS_00000297186c27e0_0_16 .concat [ 1 1 1 1], L_000002971872b790, L_000002971872b790, L_000002971872b790, L_000002971872b790;
LS_00000297186c27e0_0_20 .concat [ 1 1 1 1], L_000002971872b790, L_000002971872b790, L_000002971872b790, L_000002971872b790;
LS_00000297186c27e0_0_24 .concat [ 1 1 1 1], L_000002971872b790, L_000002971872b790, L_000002971872b790, L_000002971872b790;
LS_00000297186c27e0_0_28 .concat [ 1 1 1 1], L_000002971872b790, L_000002971872b790, L_000002971872b790, L_000002971872b790;
LS_00000297186c27e0_1_0 .concat [ 4 4 4 4], LS_00000297186c27e0_0_0, LS_00000297186c27e0_0_4, LS_00000297186c27e0_0_8, LS_00000297186c27e0_0_12;
LS_00000297186c27e0_1_4 .concat [ 4 4 4 4], LS_00000297186c27e0_0_16, LS_00000297186c27e0_0_20, LS_00000297186c27e0_0_24, LS_00000297186c27e0_0_28;
L_00000297186c27e0 .concat [ 16 16 0 0], LS_00000297186c27e0_1_0, LS_00000297186c27e0_1_4;
L_00000297186c1e80 .part L_00000297186bf720, 0, 1;
LS_00000297186c2880_0_0 .concat [ 1 1 1 1], L_00000297186c1e80, L_00000297186c1e80, L_00000297186c1e80, L_00000297186c1e80;
LS_00000297186c2880_0_4 .concat [ 1 1 1 1], L_00000297186c1e80, L_00000297186c1e80, L_00000297186c1e80, L_00000297186c1e80;
LS_00000297186c2880_0_8 .concat [ 1 1 1 1], L_00000297186c1e80, L_00000297186c1e80, L_00000297186c1e80, L_00000297186c1e80;
LS_00000297186c2880_0_12 .concat [ 1 1 1 1], L_00000297186c1e80, L_00000297186c1e80, L_00000297186c1e80, L_00000297186c1e80;
LS_00000297186c2880_0_16 .concat [ 1 1 1 1], L_00000297186c1e80, L_00000297186c1e80, L_00000297186c1e80, L_00000297186c1e80;
LS_00000297186c2880_0_20 .concat [ 1 1 1 1], L_00000297186c1e80, L_00000297186c1e80, L_00000297186c1e80, L_00000297186c1e80;
LS_00000297186c2880_0_24 .concat [ 1 1 1 1], L_00000297186c1e80, L_00000297186c1e80, L_00000297186c1e80, L_00000297186c1e80;
LS_00000297186c2880_0_28 .concat [ 1 1 1 1], L_00000297186c1e80, L_00000297186c1e80, L_00000297186c1e80, L_00000297186c1e80;
LS_00000297186c2880_1_0 .concat [ 4 4 4 4], LS_00000297186c2880_0_0, LS_00000297186c2880_0_4, LS_00000297186c2880_0_8, LS_00000297186c2880_0_12;
LS_00000297186c2880_1_4 .concat [ 4 4 4 4], LS_00000297186c2880_0_16, LS_00000297186c2880_0_20, LS_00000297186c2880_0_24, LS_00000297186c2880_0_28;
L_00000297186c2880 .concat [ 16 16 0 0], LS_00000297186c2880_1_0, LS_00000297186c2880_1_4;
L_00000297186c1fc0 .part L_00000297186bf720, 1, 1;
LS_00000297186c2b00_0_0 .concat [ 1 1 1 1], L_00000297186c1fc0, L_00000297186c1fc0, L_00000297186c1fc0, L_00000297186c1fc0;
LS_00000297186c2b00_0_4 .concat [ 1 1 1 1], L_00000297186c1fc0, L_00000297186c1fc0, L_00000297186c1fc0, L_00000297186c1fc0;
LS_00000297186c2b00_0_8 .concat [ 1 1 1 1], L_00000297186c1fc0, L_00000297186c1fc0, L_00000297186c1fc0, L_00000297186c1fc0;
LS_00000297186c2b00_0_12 .concat [ 1 1 1 1], L_00000297186c1fc0, L_00000297186c1fc0, L_00000297186c1fc0, L_00000297186c1fc0;
LS_00000297186c2b00_0_16 .concat [ 1 1 1 1], L_00000297186c1fc0, L_00000297186c1fc0, L_00000297186c1fc0, L_00000297186c1fc0;
LS_00000297186c2b00_0_20 .concat [ 1 1 1 1], L_00000297186c1fc0, L_00000297186c1fc0, L_00000297186c1fc0, L_00000297186c1fc0;
LS_00000297186c2b00_0_24 .concat [ 1 1 1 1], L_00000297186c1fc0, L_00000297186c1fc0, L_00000297186c1fc0, L_00000297186c1fc0;
LS_00000297186c2b00_0_28 .concat [ 1 1 1 1], L_00000297186c1fc0, L_00000297186c1fc0, L_00000297186c1fc0, L_00000297186c1fc0;
LS_00000297186c2b00_1_0 .concat [ 4 4 4 4], LS_00000297186c2b00_0_0, LS_00000297186c2b00_0_4, LS_00000297186c2b00_0_8, LS_00000297186c2b00_0_12;
LS_00000297186c2b00_1_4 .concat [ 4 4 4 4], LS_00000297186c2b00_0_16, LS_00000297186c2b00_0_20, LS_00000297186c2b00_0_24, LS_00000297186c2b00_0_28;
L_00000297186c2b00 .concat [ 16 16 0 0], LS_00000297186c2b00_1_0, LS_00000297186c2b00_1_4;
L_00000297186c2920 .part L_00000297186bf720, 0, 1;
LS_00000297186c33c0_0_0 .concat [ 1 1 1 1], L_000002971872a450, L_000002971872a450, L_000002971872a450, L_000002971872a450;
LS_00000297186c33c0_0_4 .concat [ 1 1 1 1], L_000002971872a450, L_000002971872a450, L_000002971872a450, L_000002971872a450;
LS_00000297186c33c0_0_8 .concat [ 1 1 1 1], L_000002971872a450, L_000002971872a450, L_000002971872a450, L_000002971872a450;
LS_00000297186c33c0_0_12 .concat [ 1 1 1 1], L_000002971872a450, L_000002971872a450, L_000002971872a450, L_000002971872a450;
LS_00000297186c33c0_0_16 .concat [ 1 1 1 1], L_000002971872a450, L_000002971872a450, L_000002971872a450, L_000002971872a450;
LS_00000297186c33c0_0_20 .concat [ 1 1 1 1], L_000002971872a450, L_000002971872a450, L_000002971872a450, L_000002971872a450;
LS_00000297186c33c0_0_24 .concat [ 1 1 1 1], L_000002971872a450, L_000002971872a450, L_000002971872a450, L_000002971872a450;
LS_00000297186c33c0_0_28 .concat [ 1 1 1 1], L_000002971872a450, L_000002971872a450, L_000002971872a450, L_000002971872a450;
LS_00000297186c33c0_1_0 .concat [ 4 4 4 4], LS_00000297186c33c0_0_0, LS_00000297186c33c0_0_4, LS_00000297186c33c0_0_8, LS_00000297186c33c0_0_12;
LS_00000297186c33c0_1_4 .concat [ 4 4 4 4], LS_00000297186c33c0_0_16, LS_00000297186c33c0_0_20, LS_00000297186c33c0_0_24, LS_00000297186c33c0_0_28;
L_00000297186c33c0 .concat [ 16 16 0 0], LS_00000297186c33c0_1_0, LS_00000297186c33c0_1_4;
L_00000297186c36e0 .part L_00000297186bf720, 1, 1;
LS_00000297186c21a0_0_0 .concat [ 1 1 1 1], L_00000297186c36e0, L_00000297186c36e0, L_00000297186c36e0, L_00000297186c36e0;
LS_00000297186c21a0_0_4 .concat [ 1 1 1 1], L_00000297186c36e0, L_00000297186c36e0, L_00000297186c36e0, L_00000297186c36e0;
LS_00000297186c21a0_0_8 .concat [ 1 1 1 1], L_00000297186c36e0, L_00000297186c36e0, L_00000297186c36e0, L_00000297186c36e0;
LS_00000297186c21a0_0_12 .concat [ 1 1 1 1], L_00000297186c36e0, L_00000297186c36e0, L_00000297186c36e0, L_00000297186c36e0;
LS_00000297186c21a0_0_16 .concat [ 1 1 1 1], L_00000297186c36e0, L_00000297186c36e0, L_00000297186c36e0, L_00000297186c36e0;
LS_00000297186c21a0_0_20 .concat [ 1 1 1 1], L_00000297186c36e0, L_00000297186c36e0, L_00000297186c36e0, L_00000297186c36e0;
LS_00000297186c21a0_0_24 .concat [ 1 1 1 1], L_00000297186c36e0, L_00000297186c36e0, L_00000297186c36e0, L_00000297186c36e0;
LS_00000297186c21a0_0_28 .concat [ 1 1 1 1], L_00000297186c36e0, L_00000297186c36e0, L_00000297186c36e0, L_00000297186c36e0;
LS_00000297186c21a0_1_0 .concat [ 4 4 4 4], LS_00000297186c21a0_0_0, LS_00000297186c21a0_0_4, LS_00000297186c21a0_0_8, LS_00000297186c21a0_0_12;
LS_00000297186c21a0_1_4 .concat [ 4 4 4 4], LS_00000297186c21a0_0_16, LS_00000297186c21a0_0_20, LS_00000297186c21a0_0_24, LS_00000297186c21a0_0_28;
L_00000297186c21a0 .concat [ 16 16 0 0], LS_00000297186c21a0_1_0, LS_00000297186c21a0_1_4;
L_00000297186c3820 .part L_00000297186bf720, 0, 1;
LS_00000297186c3be0_0_0 .concat [ 1 1 1 1], L_00000297186c3820, L_00000297186c3820, L_00000297186c3820, L_00000297186c3820;
LS_00000297186c3be0_0_4 .concat [ 1 1 1 1], L_00000297186c3820, L_00000297186c3820, L_00000297186c3820, L_00000297186c3820;
LS_00000297186c3be0_0_8 .concat [ 1 1 1 1], L_00000297186c3820, L_00000297186c3820, L_00000297186c3820, L_00000297186c3820;
LS_00000297186c3be0_0_12 .concat [ 1 1 1 1], L_00000297186c3820, L_00000297186c3820, L_00000297186c3820, L_00000297186c3820;
LS_00000297186c3be0_0_16 .concat [ 1 1 1 1], L_00000297186c3820, L_00000297186c3820, L_00000297186c3820, L_00000297186c3820;
LS_00000297186c3be0_0_20 .concat [ 1 1 1 1], L_00000297186c3820, L_00000297186c3820, L_00000297186c3820, L_00000297186c3820;
LS_00000297186c3be0_0_24 .concat [ 1 1 1 1], L_00000297186c3820, L_00000297186c3820, L_00000297186c3820, L_00000297186c3820;
LS_00000297186c3be0_0_28 .concat [ 1 1 1 1], L_00000297186c3820, L_00000297186c3820, L_00000297186c3820, L_00000297186c3820;
LS_00000297186c3be0_1_0 .concat [ 4 4 4 4], LS_00000297186c3be0_0_0, LS_00000297186c3be0_0_4, LS_00000297186c3be0_0_8, LS_00000297186c3be0_0_12;
LS_00000297186c3be0_1_4 .concat [ 4 4 4 4], LS_00000297186c3be0_0_16, LS_00000297186c3be0_0_20, LS_00000297186c3be0_0_24, LS_00000297186c3be0_0_28;
L_00000297186c3be0 .concat [ 16 16 0 0], LS_00000297186c3be0_1_0, LS_00000297186c3be0_1_4;
S_000002971868b030 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002971868a9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002971872a7d0 .functor AND 32, L_00000297186c1c00, L_00000297186c3280, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002971868b8d0_0 .net "in1", 31 0, L_00000297186c1c00;  1 drivers
v000002971868bc90_0 .net "in2", 31 0, L_00000297186c3280;  1 drivers
v000002971868d1d0_0 .net "out", 31 0, L_000002971872a7d0;  alias, 1 drivers
S_000002971868b1c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002971868a9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002971872a680 .functor AND 32, L_00000297186c27e0, L_00000297186c2880, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002971868c9b0_0 .net "in1", 31 0, L_00000297186c27e0;  1 drivers
v000002971868cd70_0 .net "in2", 31 0, L_00000297186c2880;  1 drivers
v000002971868da90_0 .net "out", 31 0, L_000002971872a680;  alias, 1 drivers
S_000002971868a3b0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002971868a9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000029718729d50 .functor AND 32, L_00000297186c2b00, L_00000297186c33c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002971868c370_0 .net "in1", 31 0, L_00000297186c2b00;  1 drivers
v000002971868d450_0 .net "in2", 31 0, L_00000297186c33c0;  1 drivers
v000002971868b470_0 .net "out", 31 0, L_0000029718729d50;  alias, 1 drivers
S_0000029718690b40 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002971868a9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002971872a220 .functor AND 32, L_00000297186c21a0, L_00000297186c3be0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002971868cb90_0 .net "in1", 31 0, L_00000297186c21a0;  1 drivers
v000002971868cf50_0 .net "in2", 31 0, L_00000297186c3be0;  1 drivers
v000002971868ba10_0 .net "out", 31 0, L_000002971872a220;  alias, 1 drivers
S_000002971868f880 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000029718468be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_00000297186953a0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000297186953d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000029718695410 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000029718695448 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000029718695480 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000297186954b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000297186954f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000029718695528 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000029718695560 .param/l "j" 0 9 19, C4<000010000000>;
P_0000029718695598 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000297186955d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000029718695608 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000029718695640 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000029718695678 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000297186956b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000297186956e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000029718695720 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000029718695758 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000029718695790 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000297186957c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000029718695800 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000029718695838 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000029718695870 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000297186958a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000297186958e0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000297186949b0_0 .var "EX1_PC", 31 0;
v0000029718694a50_0 .var "EX1_PFC", 31 0;
v0000029718693d30_0 .var "EX1_forward_to_B", 31 0;
v0000029718694c30_0 .var "EX1_is_beq", 0 0;
v0000029718694d70_0 .var "EX1_is_bne", 0 0;
v0000029718694e10_0 .var "EX1_is_jal", 0 0;
v0000029718694eb0_0 .var "EX1_is_jr", 0 0;
v0000029718694f50_0 .var "EX1_is_oper2_immed", 0 0;
v00000297186951d0_0 .var "EX1_memread", 0 0;
v00000297186942d0_0 .var "EX1_memwrite", 0 0;
v0000029718693bf0_0 .var "EX1_opcode", 11 0;
v0000029718693e70_0 .var "EX1_predicted", 0 0;
v0000029718693f10_0 .var "EX1_rd_ind", 4 0;
v0000029718693c90_0 .var "EX1_rd_indzero", 0 0;
v00000297186940f0_0 .var "EX1_regwrite", 0 0;
v0000029718694190_0 .var "EX1_rs1", 31 0;
v0000029718694230_0 .var "EX1_rs1_ind", 4 0;
v0000029718694370_0 .var "EX1_rs2", 31 0;
v0000029718694410_0 .var "EX1_rs2_ind", 4 0;
v00000297186930b0_0 .net "FLUSH", 0 0, v0000029718698660_0;  alias, 1 drivers
v0000029718691c10_0 .net "ID_PC", 31 0, v000002971869dd40_0;  alias, 1 drivers
v0000029718691ad0_0 .net "ID_PFC_to_EX", 31 0, L_00000297186bfb80;  alias, 1 drivers
v0000029718692bb0_0 .net "ID_forward_to_B", 31 0, L_00000297186c03a0;  alias, 1 drivers
v0000029718692a70_0 .net "ID_is_beq", 0 0, L_00000297186c06c0;  alias, 1 drivers
v0000029718692890_0 .net "ID_is_bne", 0 0, L_00000297186c1340;  alias, 1 drivers
v00000297186927f0_0 .net "ID_is_jal", 0 0, L_00000297186c3c80;  alias, 1 drivers
v0000029718691cb0_0 .net "ID_is_jr", 0 0, L_00000297186c1520;  alias, 1 drivers
v00000297186918f0_0 .net "ID_is_oper2_immed", 0 0, L_00000297186c5180;  alias, 1 drivers
v00000297186922f0_0 .net "ID_memread", 0 0, L_00000297186c30a0;  alias, 1 drivers
v0000029718692930_0 .net "ID_memwrite", 0 0, L_00000297186c24c0;  alias, 1 drivers
v00000297186915d0_0 .net "ID_opcode", 11 0, v00000297186aff10_0;  alias, 1 drivers
v0000029718691df0_0 .net "ID_predicted", 0 0, v0000029718696860_0;  alias, 1 drivers
v0000029718691b70_0 .net "ID_rd_ind", 4 0, v00000297186b0050_0;  alias, 1 drivers
v00000297186938d0_0 .net "ID_rd_indzero", 0 0, L_00000297186c2740;  1 drivers
v00000297186917b0_0 .net "ID_regwrite", 0 0, L_00000297186c2380;  alias, 1 drivers
v0000029718692cf0_0 .net "ID_rs1", 31 0, v000002971869b900_0;  alias, 1 drivers
v0000029718692b10_0 .net "ID_rs1_ind", 4 0, v00000297186b09b0_0;  alias, 1 drivers
v00000297186913f0_0 .net "ID_rs2", 31 0, v000002971869cda0_0;  alias, 1 drivers
v0000029718692d90_0 .net "ID_rs2_ind", 4 0, v00000297186af650_0;  alias, 1 drivers
v0000029718691d50_0 .net "clk", 0 0, L_00000297186c6680;  1 drivers
v0000029718692c50_0 .net "rst", 0 0, v00000297186bd6a0_0;  alias, 1 drivers
E_000002971860a6a0 .event posedge, v0000029718682670_0, v0000029718691d50_0;
S_000002971868fba0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000029718468be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000029718695920 .param/l "add" 0 9 6, C4<000000100000>;
P_0000029718695958 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000029718695990 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000297186959c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000029718695a00 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000029718695a38 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000029718695a70 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000029718695aa8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000029718695ae0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000029718695b18 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000029718695b50 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000029718695b88 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000029718695bc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000029718695bf8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000029718695c30 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000029718695c68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000029718695ca0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000029718695cd8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000029718695d10 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000029718695d48 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000029718695d80 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000029718695db8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000029718695df0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000029718695e28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000029718695e60 .param/l "xori" 0 9 12, C4<001110000000>;
v0000029718692e30_0 .net "EX1_ALU_OPER1", 31 0, L_00000297186c6a00;  alias, 1 drivers
v00000297186929d0_0 .net "EX1_ALU_OPER2", 31 0, L_000002971872a990;  alias, 1 drivers
v0000029718693790_0 .net "EX1_PC", 31 0, v00000297186949b0_0;  alias, 1 drivers
v0000029718691e90_0 .net "EX1_PFC_to_IF", 31 0, L_00000297186c2240;  alias, 1 drivers
v00000297186926b0_0 .net "EX1_forward_to_B", 31 0, v0000029718693d30_0;  alias, 1 drivers
v0000029718692ed0_0 .net "EX1_is_beq", 0 0, v0000029718694c30_0;  alias, 1 drivers
v0000029718692f70_0 .net "EX1_is_bne", 0 0, v0000029718694d70_0;  alias, 1 drivers
v0000029718693ab0_0 .net "EX1_is_jal", 0 0, v0000029718694e10_0;  alias, 1 drivers
v0000029718693970_0 .net "EX1_is_jr", 0 0, v0000029718694eb0_0;  alias, 1 drivers
v0000029718691f30_0 .net "EX1_is_oper2_immed", 0 0, v0000029718694f50_0;  alias, 1 drivers
v0000029718693650_0 .net "EX1_memread", 0 0, v00000297186951d0_0;  alias, 1 drivers
v0000029718693010_0 .net "EX1_memwrite", 0 0, v00000297186942d0_0;  alias, 1 drivers
v0000029718691fd0_0 .net "EX1_opcode", 11 0, v0000029718693bf0_0;  alias, 1 drivers
v0000029718693a10_0 .net "EX1_predicted", 0 0, v0000029718693e70_0;  alias, 1 drivers
v0000029718693150_0 .net "EX1_rd_ind", 4 0, v0000029718693f10_0;  alias, 1 drivers
v00000297186921b0_0 .net "EX1_rd_indzero", 0 0, v0000029718693c90_0;  alias, 1 drivers
v0000029718692390_0 .net "EX1_regwrite", 0 0, v00000297186940f0_0;  alias, 1 drivers
v0000029718693830_0 .net "EX1_rs1", 31 0, v0000029718694190_0;  alias, 1 drivers
v0000029718692430_0 .net "EX1_rs1_ind", 4 0, v0000029718694230_0;  alias, 1 drivers
v0000029718692070_0 .net "EX1_rs2_ind", 4 0, v0000029718694410_0;  alias, 1 drivers
v0000029718692110_0 .net "EX1_rs2_out", 31 0, L_000002971872b330;  alias, 1 drivers
v00000297186924d0_0 .var "EX2_ALU_OPER1", 31 0;
v0000029718692570_0 .var "EX2_ALU_OPER2", 31 0;
v0000029718691850_0 .var "EX2_PC", 31 0;
v0000029718693b50_0 .var "EX2_PFC_to_IF", 31 0;
v0000029718692610_0 .var "EX2_forward_to_B", 31 0;
v0000029718692250_0 .var "EX2_is_beq", 0 0;
v00000297186931f0_0 .var "EX2_is_bne", 0 0;
v0000029718693290_0 .var "EX2_is_jal", 0 0;
v0000029718691670_0 .var "EX2_is_jr", 0 0;
v0000029718693330_0 .var "EX2_is_oper2_immed", 0 0;
v0000029718692750_0 .var "EX2_memread", 0 0;
v00000297186933d0_0 .var "EX2_memwrite", 0 0;
v0000029718693470_0 .var "EX2_opcode", 11 0;
v0000029718691490_0 .var "EX2_predicted", 0 0;
v0000029718693510_0 .var "EX2_rd_ind", 4 0;
v00000297186935b0_0 .var "EX2_rd_indzero", 0 0;
v00000297186936f0_0 .var "EX2_regwrite", 0 0;
v0000029718691530_0 .var "EX2_rs1", 31 0;
v0000029718691710_0 .var "EX2_rs1_ind", 4 0;
v0000029718691990_0 .var "EX2_rs2_ind", 4 0;
v0000029718691a30_0 .var "EX2_rs2_out", 31 0;
v0000029718695fa0_0 .net "FLUSH", 0 0, v0000029718696c20_0;  alias, 1 drivers
v0000029718696680_0 .net "clk", 0 0, L_000002971872b560;  1 drivers
v0000029718697f80_0 .net "rst", 0 0, v00000297186bd6a0_0;  alias, 1 drivers
E_000002971860ad60 .event posedge, v0000029718682670_0, v0000029718696680_0;
S_0000029718691180 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000029718468be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000002971869deb0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002971869dee8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002971869df20 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002971869df58 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002971869df90 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002971869dfc8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002971869e000 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002971869e038 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002971869e070 .param/l "j" 0 9 19, C4<000010000000>;
P_000002971869e0a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002971869e0e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002971869e118 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002971869e150 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002971869e188 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002971869e1c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002971869e1f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002971869e230 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002971869e268 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002971869e2a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002971869e2d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002971869e310 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002971869e348 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002971869e380 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002971869e3b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002971869e3f0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000297186c5a40 .functor OR 1, L_00000297186c06c0, L_00000297186c1340, C4<0>, C4<0>;
L_00000297186c5ce0 .functor AND 1, L_00000297186c5a40, L_00000297186c5b90, C4<1>, C4<1>;
L_00000297186c6450 .functor OR 1, L_00000297186c06c0, L_00000297186c1340, C4<0>, C4<0>;
L_00000297186c4cb0 .functor AND 1, L_00000297186c6450, L_00000297186c5b90, C4<1>, C4<1>;
L_00000297186c6300 .functor OR 1, L_00000297186c06c0, L_00000297186c1340, C4<0>, C4<0>;
L_00000297186c4d20 .functor AND 1, L_00000297186c6300, v0000029718696860_0, C4<1>, C4<1>;
v000002971869ba40_0 .net "EX1_memread", 0 0, v00000297186951d0_0;  alias, 1 drivers
v000002971869be00_0 .net "EX1_opcode", 11 0, v0000029718693bf0_0;  alias, 1 drivers
v000002971869bfe0_0 .net "EX1_rd_ind", 4 0, v0000029718693f10_0;  alias, 1 drivers
v000002971869b2c0_0 .net "EX1_rd_indzero", 0 0, v0000029718693c90_0;  alias, 1 drivers
v000002971869d020_0 .net "EX2_memread", 0 0, v0000029718692750_0;  alias, 1 drivers
v000002971869d3e0_0 .net "EX2_opcode", 11 0, v0000029718693470_0;  alias, 1 drivers
v000002971869b040_0 .net "EX2_rd_ind", 4 0, v0000029718693510_0;  alias, 1 drivers
v000002971869c080_0 .net "EX2_rd_indzero", 0 0, v00000297186935b0_0;  alias, 1 drivers
v000002971869b720_0 .net "ID_EX1_flush", 0 0, v0000029718698660_0;  alias, 1 drivers
v000002971869c9e0_0 .net "ID_EX2_flush", 0 0, v0000029718696c20_0;  alias, 1 drivers
v000002971869ce40_0 .net "ID_is_beq", 0 0, L_00000297186c06c0;  alias, 1 drivers
v000002971869bea0_0 .net "ID_is_bne", 0 0, L_00000297186c1340;  alias, 1 drivers
v000002971869ca80_0 .net "ID_is_j", 0 0, L_00000297186c3d20;  alias, 1 drivers
v000002971869c120_0 .net "ID_is_jal", 0 0, L_00000297186c3c80;  alias, 1 drivers
v000002971869cf80_0 .net "ID_is_jr", 0 0, L_00000297186c1520;  alias, 1 drivers
v000002971869cbc0_0 .net "ID_opcode", 11 0, v00000297186aff10_0;  alias, 1 drivers
v000002971869c4e0_0 .net "ID_rs1_ind", 4 0, v00000297186b09b0_0;  alias, 1 drivers
v000002971869c800_0 .net "ID_rs2_ind", 4 0, v00000297186af650_0;  alias, 1 drivers
v000002971869c580_0 .net "IF_ID_flush", 0 0, v0000029718699740_0;  alias, 1 drivers
v000002971869bae0_0 .net "IF_ID_write", 0 0, v000002971869ae60_0;  alias, 1 drivers
v000002971869bb80_0 .net "PC_src", 2 0, L_00000297186c1a20;  alias, 1 drivers
v000002971869d5c0_0 .net "PFC_to_EX", 31 0, L_00000297186bfb80;  alias, 1 drivers
v000002971869bd60_0 .net "PFC_to_IF", 31 0, L_00000297186c0b20;  alias, 1 drivers
v000002971869c3a0_0 .net "WB_rd_ind", 4 0, v00000297186aab50_0;  alias, 1 drivers
v000002971869afa0_0 .net "Wrong_prediction", 0 0, L_000002971872b1e0;  alias, 1 drivers
v000002971869b7c0_0 .net *"_ivl_11", 0 0, L_00000297186c4cb0;  1 drivers
v000002971869d0c0_0 .net *"_ivl_13", 9 0, L_00000297186bf400;  1 drivers
v000002971869d660_0 .net *"_ivl_15", 9 0, L_00000297186bfe00;  1 drivers
v000002971869c1c0_0 .net *"_ivl_16", 9 0, L_00000297186c1700;  1 drivers
v000002971869cc60_0 .net *"_ivl_19", 9 0, L_00000297186bffe0;  1 drivers
v000002971869c440_0 .net *"_ivl_20", 9 0, L_00000297186c0080;  1 drivers
v000002971869c620_0 .net *"_ivl_25", 0 0, L_00000297186c6300;  1 drivers
v000002971869c760_0 .net *"_ivl_27", 0 0, L_00000297186c4d20;  1 drivers
v000002971869c260_0 .net *"_ivl_29", 9 0, L_00000297186c0c60;  1 drivers
v000002971869c8a0_0 .net *"_ivl_3", 0 0, L_00000297186c5a40;  1 drivers
L_00000297186e01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000002971869b860_0 .net/2u *"_ivl_30", 9 0, L_00000297186e01f0;  1 drivers
v000002971869cd00_0 .net *"_ivl_32", 9 0, L_00000297186c0580;  1 drivers
v000002971869cee0_0 .net *"_ivl_35", 9 0, L_00000297186c1020;  1 drivers
v000002971869b360_0 .net *"_ivl_37", 9 0, L_00000297186c1840;  1 drivers
v000002971869bc20_0 .net *"_ivl_38", 9 0, L_00000297186bf4a0;  1 drivers
v000002971869d160_0 .net *"_ivl_40", 9 0, L_00000297186c0a80;  1 drivers
L_00000297186e0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002971869af00_0 .net/2s *"_ivl_45", 21 0, L_00000297186e0238;  1 drivers
L_00000297186e0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002971869d200_0 .net/2s *"_ivl_50", 21 0, L_00000297186e0280;  1 drivers
v000002971869c300_0 .net *"_ivl_9", 0 0, L_00000297186c6450;  1 drivers
v000002971869b0e0_0 .net "clk", 0 0, L_00000297185ffdd0;  alias, 1 drivers
v000002971869b180_0 .net "forward_to_B", 31 0, L_00000297186c03a0;  alias, 1 drivers
v000002971869b220_0 .net "imm", 31 0, v0000029718699c40_0;  1 drivers
v000002971869b400_0 .net "inst", 31 0, v000002971869d7a0_0;  alias, 1 drivers
v000002971869b4a0_0 .net "is_branch_and_taken", 0 0, L_00000297186c5ce0;  alias, 1 drivers
v000002971869b540_0 .net "is_oper2_immed", 0 0, L_00000297186c5180;  alias, 1 drivers
v000002971869b5e0_0 .net "mem_read", 0 0, L_00000297186c30a0;  alias, 1 drivers
v000002971869bcc0_0 .net "mem_write", 0 0, L_00000297186c24c0;  alias, 1 drivers
v000002971869d8e0_0 .net "pc", 31 0, v000002971869dd40_0;  alias, 1 drivers
v000002971869da20_0 .net "pc_write", 0 0, v000002971869abe0_0;  alias, 1 drivers
v000002971869dac0_0 .net "predicted", 0 0, L_00000297186c5b90;  1 drivers
v000002971869d840_0 .net "predicted_to_EX", 0 0, v0000029718696860_0;  alias, 1 drivers
v000002971869db60_0 .net "reg_write", 0 0, L_00000297186c2380;  alias, 1 drivers
v000002971869dde0_0 .net "reg_write_from_wb", 0 0, v00000297186ac270_0;  alias, 1 drivers
v000002971869d700_0 .net "rs1", 31 0, v000002971869b900_0;  alias, 1 drivers
v000002971869d980_0 .net "rs2", 31 0, v000002971869cda0_0;  alias, 1 drivers
v000002971869dc00_0 .net "rst", 0 0, v00000297186bd6a0_0;  alias, 1 drivers
v000002971869dca0_0 .net "wr_reg_data", 31 0, L_0000029718747930;  alias, 1 drivers
L_00000297186c03a0 .functor MUXZ 32, v000002971869cda0_0, v0000029718699c40_0, L_00000297186c5180, C4<>;
L_00000297186bf400 .part v000002971869dd40_0, 0, 10;
L_00000297186bfe00 .part v000002971869d7a0_0, 0, 10;
L_00000297186c1700 .arith/sum 10, L_00000297186bf400, L_00000297186bfe00;
L_00000297186bffe0 .part v000002971869d7a0_0, 0, 10;
L_00000297186c0080 .functor MUXZ 10, L_00000297186bffe0, L_00000297186c1700, L_00000297186c4cb0, C4<>;
L_00000297186c0c60 .part v000002971869dd40_0, 0, 10;
L_00000297186c0580 .arith/sum 10, L_00000297186c0c60, L_00000297186e01f0;
L_00000297186c1020 .part v000002971869dd40_0, 0, 10;
L_00000297186c1840 .part v000002971869d7a0_0, 0, 10;
L_00000297186bf4a0 .arith/sum 10, L_00000297186c1020, L_00000297186c1840;
L_00000297186c0a80 .functor MUXZ 10, L_00000297186bf4a0, L_00000297186c0580, L_00000297186c4d20, C4<>;
L_00000297186c0b20 .concat8 [ 10 22 0 0], L_00000297186c0080, L_00000297186e0238;
L_00000297186bfb80 .concat8 [ 10 22 0 0], L_00000297186c0a80, L_00000297186e0280;
S_0000029718690cd0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000029718691180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000002971869e430 .param/l "add" 0 9 6, C4<000000100000>;
P_000002971869e468 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002971869e4a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002971869e4d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002971869e510 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002971869e548 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002971869e580 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002971869e5b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002971869e5f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002971869e628 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002971869e660 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002971869e698 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002971869e6d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002971869e708 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002971869e740 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002971869e778 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002971869e7b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002971869e7e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002971869e820 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002971869e858 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002971869e890 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002971869e8c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002971869e900 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002971869e938 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002971869e970 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000297186c5f80 .functor OR 1, L_00000297186c5b90, L_00000297186bf360, C4<0>, C4<0>;
L_00000297186c5650 .functor OR 1, L_00000297186c5f80, L_00000297186c1980, C4<0>, C4<0>;
v0000029718697a80_0 .net "EX1_opcode", 11 0, v0000029718693bf0_0;  alias, 1 drivers
v0000029718695f00_0 .net "EX2_opcode", 11 0, v0000029718693470_0;  alias, 1 drivers
v0000029718696400_0 .net "ID_opcode", 11 0, v00000297186aff10_0;  alias, 1 drivers
v0000029718697300_0 .net "PC_src", 2 0, L_00000297186c1a20;  alias, 1 drivers
v0000029718697ee0_0 .net "Wrong_prediction", 0 0, L_000002971872b1e0;  alias, 1 drivers
L_00000297186e03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000029718697440_0 .net/2u *"_ivl_0", 2 0, L_00000297186e03e8;  1 drivers
v0000029718698160_0 .net *"_ivl_10", 0 0, L_00000297186bfc20;  1 drivers
L_00000297186e0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000029718696180_0 .net/2u *"_ivl_12", 2 0, L_00000297186e0508;  1 drivers
L_00000297186e0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000297186978a0_0 .net/2u *"_ivl_14", 11 0, L_00000297186e0550;  1 drivers
v00000297186969a0_0 .net *"_ivl_16", 0 0, L_00000297186bf360;  1 drivers
v0000029718696220_0 .net *"_ivl_19", 0 0, L_00000297186c5f80;  1 drivers
L_00000297186e0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v00000297186979e0_0 .net/2u *"_ivl_2", 11 0, L_00000297186e0430;  1 drivers
L_00000297186e0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000029718697d00_0 .net/2u *"_ivl_20", 11 0, L_00000297186e0598;  1 drivers
v0000029718697760_0 .net *"_ivl_22", 0 0, L_00000297186c1980;  1 drivers
v0000029718696a40_0 .net *"_ivl_25", 0 0, L_00000297186c5650;  1 drivers
L_00000297186e05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000297186962c0_0 .net/2u *"_ivl_26", 2 0, L_00000297186e05e0;  1 drivers
L_00000297186e0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000297186971c0_0 .net/2u *"_ivl_28", 2 0, L_00000297186e0628;  1 drivers
v0000029718696ae0_0 .net *"_ivl_30", 2 0, L_00000297186bf680;  1 drivers
v0000029718697260_0 .net *"_ivl_32", 2 0, L_00000297186bf7c0;  1 drivers
v0000029718698200_0 .net *"_ivl_34", 2 0, L_00000297186c0300;  1 drivers
v00000297186980c0_0 .net *"_ivl_4", 0 0, L_00000297186c0260;  1 drivers
L_00000297186e0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000297186964a0_0 .net/2u *"_ivl_6", 2 0, L_00000297186e0478;  1 drivers
L_00000297186e04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000297186982a0_0 .net/2u *"_ivl_8", 11 0, L_00000297186e04c0;  1 drivers
v00000297186983e0_0 .net "clk", 0 0, L_00000297185ffdd0;  alias, 1 drivers
v0000029718696b80_0 .net "predicted", 0 0, L_00000297186c5b90;  alias, 1 drivers
v0000029718697120_0 .net "predicted_to_EX", 0 0, v0000029718696860_0;  alias, 1 drivers
v0000029718697620_0 .net "rst", 0 0, v00000297186bd6a0_0;  alias, 1 drivers
v0000029718696360_0 .net "state", 1 0, v0000029718697c60_0;  1 drivers
L_00000297186c0260 .cmp/eq 12, v00000297186aff10_0, L_00000297186e0430;
L_00000297186bfc20 .cmp/eq 12, v0000029718693bf0_0, L_00000297186e04c0;
L_00000297186bf360 .cmp/eq 12, v00000297186aff10_0, L_00000297186e0550;
L_00000297186c1980 .cmp/eq 12, v00000297186aff10_0, L_00000297186e0598;
L_00000297186bf680 .functor MUXZ 3, L_00000297186e0628, L_00000297186e05e0, L_00000297186c5650, C4<>;
L_00000297186bf7c0 .functor MUXZ 3, L_00000297186bf680, L_00000297186e0508, L_00000297186bfc20, C4<>;
L_00000297186c0300 .functor MUXZ 3, L_00000297186bf7c0, L_00000297186e0478, L_00000297186c0260, C4<>;
L_00000297186c1a20 .functor MUXZ 3, L_00000297186c0300, L_00000297186e03e8, L_000002971872b1e0, C4<>;
S_000002971868f6f0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000029718690cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000002971869e9b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002971869e9e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002971869ea20 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002971869ea58 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002971869ea90 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002971869eac8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002971869eb00 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002971869eb38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002971869eb70 .param/l "j" 0 9 19, C4<000010000000>;
P_000002971869eba8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002971869ebe0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002971869ec18 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002971869ec50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002971869ec88 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002971869ecc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002971869ecf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002971869ed30 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002971869ed68 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002971869eda0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002971869edd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002971869ee10 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002971869ee48 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002971869ee80 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002971869eeb8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002971869eef0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000297186c5b20 .functor OR 1, L_00000297186c18e0, L_00000297186c13e0, C4<0>, C4<0>;
L_00000297186c4e70 .functor OR 1, L_00000297186c1200, L_00000297186c1480, C4<0>, C4<0>;
L_00000297186c4f50 .functor AND 1, L_00000297186c5b20, L_00000297186c4e70, C4<1>, C4<1>;
L_00000297186c5110 .functor NOT 1, L_00000297186c4f50, C4<0>, C4<0>, C4<0>;
L_00000297186c4fc0 .functor OR 1, v00000297186bd6a0_0, L_00000297186c5110, C4<0>, C4<0>;
L_00000297186c5b90 .functor NOT 1, L_00000297186c4fc0, C4<0>, C4<0>, C4<0>;
v0000029718696f40_0 .net "EX_opcode", 11 0, v0000029718693470_0;  alias, 1 drivers
v0000029718696720_0 .net "ID_opcode", 11 0, v00000297186aff10_0;  alias, 1 drivers
v0000029718697e40_0 .net "Wrong_prediction", 0 0, L_000002971872b1e0;  alias, 1 drivers
L_00000297186e02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000029718697da0_0 .net/2u *"_ivl_0", 11 0, L_00000297186e02c8;  1 drivers
L_00000297186e0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000029718696e00_0 .net/2u *"_ivl_10", 1 0, L_00000297186e0358;  1 drivers
v0000029718697940_0 .net *"_ivl_12", 0 0, L_00000297186c1200;  1 drivers
L_00000297186e03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000297186974e0_0 .net/2u *"_ivl_14", 1 0, L_00000297186e03a0;  1 drivers
v0000029718697800_0 .net *"_ivl_16", 0 0, L_00000297186c1480;  1 drivers
v0000029718697580_0 .net *"_ivl_19", 0 0, L_00000297186c4e70;  1 drivers
v00000297186985c0_0 .net *"_ivl_2", 0 0, L_00000297186c18e0;  1 drivers
v0000029718698480_0 .net *"_ivl_21", 0 0, L_00000297186c4f50;  1 drivers
v0000029718696040_0 .net *"_ivl_22", 0 0, L_00000297186c5110;  1 drivers
v0000029718697bc0_0 .net *"_ivl_25", 0 0, L_00000297186c4fc0;  1 drivers
L_00000297186e0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000297186973a0_0 .net/2u *"_ivl_4", 11 0, L_00000297186e0310;  1 drivers
v00000297186960e0_0 .net *"_ivl_6", 0 0, L_00000297186c13e0;  1 drivers
v00000297186967c0_0 .net *"_ivl_9", 0 0, L_00000297186c5b20;  1 drivers
v0000029718698020_0 .net "clk", 0 0, L_00000297185ffdd0;  alias, 1 drivers
v0000029718698340_0 .net "predicted", 0 0, L_00000297186c5b90;  alias, 1 drivers
v0000029718696860_0 .var "predicted_to_EX", 0 0;
v0000029718696900_0 .net "rst", 0 0, v00000297186bd6a0_0;  alias, 1 drivers
v0000029718697c60_0 .var "state", 1 0;
E_0000029718609da0 .event posedge, v0000029718698020_0, v0000029718682670_0;
L_00000297186c18e0 .cmp/eq 12, v00000297186aff10_0, L_00000297186e02c8;
L_00000297186c13e0 .cmp/eq 12, v00000297186aff10_0, L_00000297186e0310;
L_00000297186c1200 .cmp/eq 2, v0000029718697c60_0, L_00000297186e0358;
L_00000297186c1480 .cmp/eq 2, v0000029718697c60_0, L_00000297186e03a0;
S_0000029718690050 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000029718691180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_00000297186a8f50 .param/l "add" 0 9 6, C4<000000100000>;
P_00000297186a8f88 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000297186a8fc0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000297186a8ff8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000297186a9030 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000297186a9068 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000297186a90a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000297186a90d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000297186a9110 .param/l "j" 0 9 19, C4<000010000000>;
P_00000297186a9148 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000297186a9180 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000297186a91b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000297186a91f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000297186a9228 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000297186a9260 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000297186a9298 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000297186a92d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000297186a9308 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000297186a9340 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000297186a9378 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000297186a93b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000297186a93e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000297186a9420 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000297186a9458 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000297186a9490 .param/l "xori" 0 9 12, C4<001110000000>;
v0000029718696540_0 .net "EX1_memread", 0 0, v00000297186951d0_0;  alias, 1 drivers
v0000029718698520_0 .net "EX1_rd_ind", 4 0, v0000029718693f10_0;  alias, 1 drivers
v00000297186965e0_0 .net "EX1_rd_indzero", 0 0, v0000029718693c90_0;  alias, 1 drivers
v0000029718697080_0 .net "EX2_memread", 0 0, v0000029718692750_0;  alias, 1 drivers
v00000297186976c0_0 .net "EX2_rd_ind", 4 0, v0000029718693510_0;  alias, 1 drivers
v0000029718696ea0_0 .net "EX2_rd_indzero", 0 0, v00000297186935b0_0;  alias, 1 drivers
v0000029718698660_0 .var "ID_EX1_flush", 0 0;
v0000029718696c20_0 .var "ID_EX2_flush", 0 0;
v0000029718696cc0_0 .net "ID_opcode", 11 0, v00000297186aff10_0;  alias, 1 drivers
v0000029718696d60_0 .net "ID_rs1_ind", 4 0, v00000297186b09b0_0;  alias, 1 drivers
v0000029718696fe0_0 .net "ID_rs2_ind", 4 0, v00000297186af650_0;  alias, 1 drivers
v000002971869ae60_0 .var "IF_ID_Write", 0 0;
v0000029718699740_0 .var "IF_ID_flush", 0 0;
v000002971869abe0_0 .var "PC_Write", 0 0;
v000002971869a500_0 .net "Wrong_prediction", 0 0, L_000002971872b1e0;  alias, 1 drivers
E_0000029718609de0/0 .event anyedge, v00000297186880a0_0, v00000297186951d0_0, v0000029718693c90_0, v0000029718692b10_0;
E_0000029718609de0/1 .event anyedge, v0000029718693f10_0, v0000029718692d90_0, v00000297185a69a0_0, v00000297186935b0_0;
E_0000029718609de0/2 .event anyedge, v00000297186834d0_0, v00000297186915d0_0;
E_0000029718609de0 .event/or E_0000029718609de0/0, E_0000029718609de0/1, E_0000029718609de0/2;
S_000002971868f3d0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000029718691180;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_00000297186a94d0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000297186a9508 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000297186a9540 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000297186a9578 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000297186a95b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000297186a95e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000297186a9620 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000297186a9658 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000297186a9690 .param/l "j" 0 9 19, C4<000010000000>;
P_00000297186a96c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000297186a9700 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000297186a9738 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000297186a9770 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000297186a97a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000297186a97e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000297186a9818 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000297186a9850 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000297186a9888 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000297186a98c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000297186a98f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000297186a9930 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000297186a9968 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000297186a99a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000297186a99d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000297186a9a10 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000297186c5e30 .functor OR 1, L_00000297186c0440, L_00000297186c1ac0, C4<0>, C4<0>;
L_00000297186c55e0 .functor OR 1, L_00000297186c5e30, L_00000297186c0bc0, C4<0>, C4<0>;
L_00000297186c6530 .functor OR 1, L_00000297186c55e0, L_00000297186bf860, C4<0>, C4<0>;
L_00000297186c57a0 .functor OR 1, L_00000297186c6530, L_00000297186bf900, C4<0>, C4<0>;
L_00000297186c52d0 .functor OR 1, L_00000297186c57a0, L_00000297186bf9a0, C4<0>, C4<0>;
L_00000297186c6610 .functor OR 1, L_00000297186c52d0, L_00000297186c04e0, C4<0>, C4<0>;
L_00000297186c4d90 .functor OR 1, L_00000297186c6610, L_00000297186c12a0, C4<0>, C4<0>;
L_00000297186c5180 .functor OR 1, L_00000297186c4d90, L_00000297186c0620, C4<0>, C4<0>;
L_00000297186c5730 .functor OR 1, L_00000297186c3500, L_00000297186c38c0, C4<0>, C4<0>;
L_00000297186c5ea0 .functor OR 1, L_00000297186c5730, L_00000297186c3140, C4<0>, C4<0>;
L_00000297186c5570 .functor OR 1, L_00000297186c5ea0, L_00000297186c3460, C4<0>, C4<0>;
L_00000297186c5340 .functor OR 1, L_00000297186c5570, L_00000297186c1de0, C4<0>, C4<0>;
v000002971869aa00_0 .net "ID_opcode", 11 0, v00000297186aff10_0;  alias, 1 drivers
L_00000297186e0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000002971869a6e0_0 .net/2u *"_ivl_0", 11 0, L_00000297186e0670;  1 drivers
L_00000297186e0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000029718699e20_0 .net/2u *"_ivl_10", 11 0, L_00000297186e0700;  1 drivers
L_00000297186e0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000029718698ac0_0 .net/2u *"_ivl_102", 11 0, L_00000297186e0bc8;  1 drivers
L_00000297186e0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000029718698f20_0 .net/2u *"_ivl_106", 11 0, L_00000297186e0c10;  1 drivers
v000002971869a320_0 .net *"_ivl_12", 0 0, L_00000297186c0bc0;  1 drivers
v0000029718698700_0 .net *"_ivl_15", 0 0, L_00000297186c55e0;  1 drivers
L_00000297186e0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000002971869a960_0 .net/2u *"_ivl_16", 11 0, L_00000297186e0748;  1 drivers
v000002971869a820_0 .net *"_ivl_18", 0 0, L_00000297186bf860;  1 drivers
v000002971869ad20_0 .net *"_ivl_2", 0 0, L_00000297186c0440;  1 drivers
v00000297186987a0_0 .net *"_ivl_21", 0 0, L_00000297186c6530;  1 drivers
L_00000297186e0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002971869a3c0_0 .net/2u *"_ivl_22", 11 0, L_00000297186e0790;  1 drivers
v0000029718699880_0 .net *"_ivl_24", 0 0, L_00000297186bf900;  1 drivers
v000002971869a780_0 .net *"_ivl_27", 0 0, L_00000297186c57a0;  1 drivers
L_00000297186e07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000029718698fc0_0 .net/2u *"_ivl_28", 11 0, L_00000297186e07d8;  1 drivers
v000002971869aaa0_0 .net *"_ivl_30", 0 0, L_00000297186bf9a0;  1 drivers
v0000029718698ca0_0 .net *"_ivl_33", 0 0, L_00000297186c52d0;  1 drivers
L_00000297186e0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000002971869ab40_0 .net/2u *"_ivl_34", 11 0, L_00000297186e0820;  1 drivers
v000002971869a5a0_0 .net *"_ivl_36", 0 0, L_00000297186c04e0;  1 drivers
v0000029718699d80_0 .net *"_ivl_39", 0 0, L_00000297186c6610;  1 drivers
L_00000297186e06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000029718699ec0_0 .net/2u *"_ivl_4", 11 0, L_00000297186e06b8;  1 drivers
L_00000297186e0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000002971869ac80_0 .net/2u *"_ivl_40", 11 0, L_00000297186e0868;  1 drivers
v0000029718699ce0_0 .net *"_ivl_42", 0 0, L_00000297186c12a0;  1 drivers
v000002971869a640_0 .net *"_ivl_45", 0 0, L_00000297186c4d90;  1 drivers
L_00000297186e08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000029718699f60_0 .net/2u *"_ivl_46", 11 0, L_00000297186e08b0;  1 drivers
v0000029718699100_0 .net *"_ivl_48", 0 0, L_00000297186c0620;  1 drivers
L_00000297186e08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002971869a460_0 .net/2u *"_ivl_52", 11 0, L_00000297186e08f8;  1 drivers
L_00000297186e0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002971869a8c0_0 .net/2u *"_ivl_56", 11 0, L_00000297186e0940;  1 drivers
v00000297186994c0_0 .net *"_ivl_6", 0 0, L_00000297186c1ac0;  1 drivers
L_00000297186e0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000297186996a0_0 .net/2u *"_ivl_60", 11 0, L_00000297186e0988;  1 drivers
L_00000297186e09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002971869adc0_0 .net/2u *"_ivl_64", 11 0, L_00000297186e09d0;  1 drivers
L_00000297186e0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000297186988e0_0 .net/2u *"_ivl_68", 11 0, L_00000297186e0a18;  1 drivers
L_00000297186e0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000029718698840_0 .net/2u *"_ivl_72", 11 0, L_00000297186e0a60;  1 drivers
v0000029718699240_0 .net *"_ivl_74", 0 0, L_00000297186c3500;  1 drivers
L_00000297186e0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000029718699600_0 .net/2u *"_ivl_76", 11 0, L_00000297186e0aa8;  1 drivers
v00000297186997e0_0 .net *"_ivl_78", 0 0, L_00000297186c38c0;  1 drivers
v0000029718698980_0 .net *"_ivl_81", 0 0, L_00000297186c5730;  1 drivers
L_00000297186e0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000029718698a20_0 .net/2u *"_ivl_82", 11 0, L_00000297186e0af0;  1 drivers
v000002971869a000_0 .net *"_ivl_84", 0 0, L_00000297186c3140;  1 drivers
v0000029718699920_0 .net *"_ivl_87", 0 0, L_00000297186c5ea0;  1 drivers
L_00000297186e0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000029718698b60_0 .net/2u *"_ivl_88", 11 0, L_00000297186e0b38;  1 drivers
v0000029718699b00_0 .net *"_ivl_9", 0 0, L_00000297186c5e30;  1 drivers
v0000029718698c00_0 .net *"_ivl_90", 0 0, L_00000297186c3460;  1 drivers
v0000029718698d40_0 .net *"_ivl_93", 0 0, L_00000297186c5570;  1 drivers
L_00000297186e0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000029718698de0_0 .net/2u *"_ivl_94", 11 0, L_00000297186e0b80;  1 drivers
v00000297186999c0_0 .net *"_ivl_96", 0 0, L_00000297186c1de0;  1 drivers
v0000029718698e80_0 .net *"_ivl_99", 0 0, L_00000297186c5340;  1 drivers
v000002971869a140_0 .net "is_beq", 0 0, L_00000297186c06c0;  alias, 1 drivers
v000002971869a0a0_0 .net "is_bne", 0 0, L_00000297186c1340;  alias, 1 drivers
v0000029718699a60_0 .net "is_j", 0 0, L_00000297186c3d20;  alias, 1 drivers
v000002971869a1e0_0 .net "is_jal", 0 0, L_00000297186c3c80;  alias, 1 drivers
v0000029718699560_0 .net "is_jr", 0 0, L_00000297186c1520;  alias, 1 drivers
v0000029718699060_0 .net "is_oper2_immed", 0 0, L_00000297186c5180;  alias, 1 drivers
v00000297186991a0_0 .net "memread", 0 0, L_00000297186c30a0;  alias, 1 drivers
v00000297186992e0_0 .net "memwrite", 0 0, L_00000297186c24c0;  alias, 1 drivers
v0000029718699380_0 .net "regwrite", 0 0, L_00000297186c2380;  alias, 1 drivers
L_00000297186c0440 .cmp/eq 12, v00000297186aff10_0, L_00000297186e0670;
L_00000297186c1ac0 .cmp/eq 12, v00000297186aff10_0, L_00000297186e06b8;
L_00000297186c0bc0 .cmp/eq 12, v00000297186aff10_0, L_00000297186e0700;
L_00000297186bf860 .cmp/eq 12, v00000297186aff10_0, L_00000297186e0748;
L_00000297186bf900 .cmp/eq 12, v00000297186aff10_0, L_00000297186e0790;
L_00000297186bf9a0 .cmp/eq 12, v00000297186aff10_0, L_00000297186e07d8;
L_00000297186c04e0 .cmp/eq 12, v00000297186aff10_0, L_00000297186e0820;
L_00000297186c12a0 .cmp/eq 12, v00000297186aff10_0, L_00000297186e0868;
L_00000297186c0620 .cmp/eq 12, v00000297186aff10_0, L_00000297186e08b0;
L_00000297186c06c0 .cmp/eq 12, v00000297186aff10_0, L_00000297186e08f8;
L_00000297186c1340 .cmp/eq 12, v00000297186aff10_0, L_00000297186e0940;
L_00000297186c1520 .cmp/eq 12, v00000297186aff10_0, L_00000297186e0988;
L_00000297186c3c80 .cmp/eq 12, v00000297186aff10_0, L_00000297186e09d0;
L_00000297186c3d20 .cmp/eq 12, v00000297186aff10_0, L_00000297186e0a18;
L_00000297186c3500 .cmp/eq 12, v00000297186aff10_0, L_00000297186e0a60;
L_00000297186c38c0 .cmp/eq 12, v00000297186aff10_0, L_00000297186e0aa8;
L_00000297186c3140 .cmp/eq 12, v00000297186aff10_0, L_00000297186e0af0;
L_00000297186c3460 .cmp/eq 12, v00000297186aff10_0, L_00000297186e0b38;
L_00000297186c1de0 .cmp/eq 12, v00000297186aff10_0, L_00000297186e0b80;
L_00000297186c2380 .reduce/nor L_00000297186c5340;
L_00000297186c30a0 .cmp/eq 12, v00000297186aff10_0, L_00000297186e0bc8;
L_00000297186c24c0 .cmp/eq 12, v00000297186aff10_0, L_00000297186e0c10;
S_000002971868f560 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000029718691180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000297186a9a50 .param/l "add" 0 9 6, C4<000000100000>;
P_00000297186a9a88 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000297186a9ac0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000297186a9af8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000297186a9b30 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000297186a9b68 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000297186a9ba0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000297186a9bd8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000297186a9c10 .param/l "j" 0 9 19, C4<000010000000>;
P_00000297186a9c48 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000297186a9c80 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000297186a9cb8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000297186a9cf0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000297186a9d28 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000297186a9d60 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000297186a9d98 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000297186a9dd0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000297186a9e08 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000297186a9e40 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000297186a9e78 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000297186a9eb0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000297186a9ee8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000297186a9f20 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000297186a9f58 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000297186a9f90 .param/l "xori" 0 9 12, C4<001110000000>;
v0000029718699c40_0 .var "Immed", 31 0;
v0000029718699420_0 .net "Inst", 31 0, v000002971869d7a0_0;  alias, 1 drivers
v0000029718699ba0_0 .net "opcode", 11 0, v00000297186aff10_0;  alias, 1 drivers
E_0000029718609ea0 .event anyedge, v00000297186915d0_0, v0000029718699420_0;
S_000002971868fa10 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000029718691180;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000002971869b900_0 .var "Read_data1", 31 0;
v000002971869cda0_0 .var "Read_data2", 31 0;
v000002971869c6c0_0 .net "Read_reg1", 4 0, v00000297186b09b0_0;  alias, 1 drivers
v000002971869d480_0 .net "Read_reg2", 4 0, v00000297186af650_0;  alias, 1 drivers
v000002971869b680_0 .net "Write_data", 31 0, L_0000029718747930;  alias, 1 drivers
v000002971869c940_0 .net "Write_en", 0 0, v00000297186ac270_0;  alias, 1 drivers
v000002971869b9a0_0 .net "Write_reg", 4 0, v00000297186aab50_0;  alias, 1 drivers
v000002971869d520_0 .net "clk", 0 0, L_00000297185ffdd0;  alias, 1 drivers
v000002971869cb20_0 .var/i "i", 31 0;
v000002971869bf40 .array "reg_file", 0 31, 31 0;
v000002971869d340_0 .net "rst", 0 0, v00000297186bd6a0_0;  alias, 1 drivers
E_0000029718609ee0 .event posedge, v0000029718698020_0;
S_0000029718690370 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000002971868fa10;
 .timescale 0 0;
v000002971869d2a0_0 .var/i "i", 31 0;
S_0000029718690e60 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000029718468be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000297186a9fd0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000297186aa008 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000297186aa040 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000297186aa078 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000297186aa0b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000297186aa0e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000297186aa120 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000297186aa158 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000297186aa190 .param/l "j" 0 9 19, C4<000010000000>;
P_00000297186aa1c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000297186aa200 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000297186aa238 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000297186aa270 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000297186aa2a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000297186aa2e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000297186aa318 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000297186aa350 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000297186aa388 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000297186aa3c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000297186aa3f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000297186aa430 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000297186aa468 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000297186aa4a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000297186aa4d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000297186aa510 .param/l "xori" 0 9 12, C4<001110000000>;
v000002971869d7a0_0 .var "ID_INST", 31 0;
v000002971869dd40_0 .var "ID_PC", 31 0;
v00000297186aff10_0 .var "ID_opcode", 11 0;
v00000297186b0050_0 .var "ID_rd_ind", 4 0;
v00000297186b09b0_0 .var "ID_rs1_ind", 4 0;
v00000297186af650_0 .var "ID_rs2_ind", 4 0;
v00000297186b1c70_0 .net "IF_FLUSH", 0 0, v0000029718699740_0;  alias, 1 drivers
v00000297186b0eb0_0 .net "IF_INST", 31 0, L_00000297186c64c0;  alias, 1 drivers
v00000297186b1270_0 .net "IF_PC", 31 0, v00000297186b0b90_0;  alias, 1 drivers
v00000297186af970_0 .net "clk", 0 0, L_00000297186c59d0;  1 drivers
v00000297186b0910_0 .net "if_id_Write", 0 0, v000002971869ae60_0;  alias, 1 drivers
v00000297186b1d10_0 .net "rst", 0 0, v00000297186bd6a0_0;  alias, 1 drivers
E_000002971860a620 .event posedge, v0000029718682670_0, v00000297186af970_0;
S_00000297186909b0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000029718468be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v00000297186aa790_0 .net "EX1_PFC", 31 0, L_00000297186c2240;  alias, 1 drivers
v00000297186ac770_0 .net "EX2_PFC", 31 0, v0000029718693b50_0;  alias, 1 drivers
v00000297186ab550_0 .net "ID_PFC", 31 0, L_00000297186c0b20;  alias, 1 drivers
v00000297186abf50_0 .net "PC_src", 2 0, L_00000297186c1a20;  alias, 1 drivers
v00000297186aa830_0 .net "PC_write", 0 0, v000002971869abe0_0;  alias, 1 drivers
L_00000297186e0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000297186ab0f0_0 .net/2u *"_ivl_0", 31 0, L_00000297186e0088;  1 drivers
v00000297186aafb0_0 .net "clk", 0 0, L_00000297185ffdd0;  alias, 1 drivers
v00000297186ab190_0 .net "inst", 31 0, L_00000297186c64c0;  alias, 1 drivers
v00000297186aa8d0_0 .net "inst_mem_in", 31 0, v00000297186b0b90_0;  alias, 1 drivers
v00000297186ac3b0_0 .net "pc_reg_in", 31 0, L_00000297186c5c00;  1 drivers
v00000297186aa970_0 .net "rst", 0 0, v00000297186bd6a0_0;  alias, 1 drivers
L_00000297186c1660 .arith/sum 32, v00000297186b0b90_0, L_00000297186e0088;
S_00000297186901e0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_00000297186909b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_00000297186c64c0 .functor BUFZ 32, L_00000297186bfae0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000297186afdd0_0 .net "Data_Out", 31 0, L_00000297186c64c0;  alias, 1 drivers
v00000297186b04b0 .array "InstMem", 0 1023, 31 0;
v00000297186b07d0_0 .net *"_ivl_0", 31 0, L_00000297186bfae0;  1 drivers
v00000297186b0f50_0 .net *"_ivl_3", 9 0, L_00000297186bf540;  1 drivers
v00000297186af5b0_0 .net *"_ivl_4", 11 0, L_00000297186bfea0;  1 drivers
L_00000297186e01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000297186b0690_0 .net *"_ivl_7", 1 0, L_00000297186e01a8;  1 drivers
v00000297186afa10_0 .net "addr", 31 0, v00000297186b0b90_0;  alias, 1 drivers
v00000297186b1a90_0 .net "clk", 0 0, L_00000297185ffdd0;  alias, 1 drivers
v00000297186af6f0_0 .var/i "i", 31 0;
L_00000297186bfae0 .array/port v00000297186b04b0, L_00000297186bfea0;
L_00000297186bf540 .part v00000297186b0b90_0, 0, 10;
L_00000297186bfea0 .concat [ 10 2 0 0], L_00000297186bf540, L_00000297186e01a8;
S_000002971868fd30 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_00000297186909b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000002971860a4a0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v00000297186b1630_0 .net "DataIn", 31 0, L_00000297186c5c00;  alias, 1 drivers
v00000297186b0b90_0 .var "DataOut", 31 0;
v00000297186b0ff0_0 .net "PC_Write", 0 0, v000002971869abe0_0;  alias, 1 drivers
v00000297186b0190_0 .net "clk", 0 0, L_00000297185ffdd0;  alias, 1 drivers
v00000297186b0730_0 .net "rst", 0 0, v00000297186bd6a0_0;  alias, 1 drivers
S_000002971868fec0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_00000297186909b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000002971860a9e0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000297186019d0 .functor NOT 1, L_00000297186c0d00, C4<0>, C4<0>, C4<0>;
L_0000029718601c00 .functor NOT 1, L_00000297186c0da0, C4<0>, C4<0>, C4<0>;
L_0000029718601ab0 .functor AND 1, L_00000297186019d0, L_0000029718601c00, C4<1>, C4<1>;
L_000002971859bfc0 .functor NOT 1, L_00000297186c0120, C4<0>, C4<0>, C4<0>;
L_000002971859c180 .functor AND 1, L_0000029718601ab0, L_000002971859bfc0, C4<1>, C4<1>;
L_000002971859b850 .functor AND 32, L_00000297186c0ee0, L_00000297186c1660, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002971859ba10 .functor NOT 1, L_00000297186c17a0, C4<0>, C4<0>, C4<0>;
L_00000297186c4e00 .functor NOT 1, L_00000297186c0940, C4<0>, C4<0>, C4<0>;
L_00000297186c5ab0 .functor AND 1, L_000002971859ba10, L_00000297186c4e00, C4<1>, C4<1>;
L_00000297186c4b60 .functor AND 1, L_00000297186c5ab0, L_00000297186c08a0, C4<1>, C4<1>;
L_00000297186c5960 .functor AND 32, L_00000297186c1160, L_00000297186c0b20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000297186c5f10 .functor OR 32, L_000002971859b850, L_00000297186c5960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000297186c5260 .functor NOT 1, L_00000297186c0760, C4<0>, C4<0>, C4<0>;
L_00000297186c5880 .functor AND 1, L_00000297186c5260, L_00000297186bfd60, C4<1>, C4<1>;
L_00000297186c65a0 .functor NOT 1, L_00000297186c01c0, C4<0>, C4<0>, C4<0>;
L_00000297186c6370 .functor AND 1, L_00000297186c5880, L_00000297186c65a0, C4<1>, C4<1>;
L_00000297186c56c0 .functor AND 32, L_00000297186c10c0, v00000297186b0b90_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000297186c5d50 .functor OR 32, L_00000297186c5f10, L_00000297186c56c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000297186c4bd0 .functor NOT 1, L_00000297186c0e40, C4<0>, C4<0>, C4<0>;
L_00000297186c6290 .functor AND 1, L_00000297186c4bd0, L_00000297186c0800, C4<1>, C4<1>;
L_00000297186c63e0 .functor AND 1, L_00000297186c6290, L_00000297186bfa40, C4<1>, C4<1>;
L_00000297186c5dc0 .functor AND 32, L_00000297186bfcc0, L_00000297186c2240, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000297186c58f0 .functor OR 32, L_00000297186c5d50, L_00000297186c5dc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000297186c6060 .functor NOT 1, L_00000297186c09e0, C4<0>, C4<0>, C4<0>;
L_00000297186c4c40 .functor AND 1, L_00000297186bff40, L_00000297186c6060, C4<1>, C4<1>;
L_00000297186c6220 .functor NOT 1, L_00000297186bf5e0, C4<0>, C4<0>, C4<0>;
L_00000297186c66f0 .functor AND 1, L_00000297186c4c40, L_00000297186c6220, C4<1>, C4<1>;
L_00000297186c51f0 .functor AND 32, L_00000297186c0f80, v0000029718693b50_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000297186c5c00 .functor OR 32, L_00000297186c58f0, L_00000297186c51f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000297186b16d0_0 .net *"_ivl_1", 0 0, L_00000297186c0d00;  1 drivers
v00000297186af790_0 .net *"_ivl_11", 0 0, L_00000297186c0120;  1 drivers
v00000297186b1b30_0 .net *"_ivl_12", 0 0, L_000002971859bfc0;  1 drivers
v00000297186b0c30_0 .net *"_ivl_14", 0 0, L_000002971859c180;  1 drivers
v00000297186b0cd0_0 .net *"_ivl_16", 31 0, L_00000297186c0ee0;  1 drivers
v00000297186b0410_0 .net *"_ivl_18", 31 0, L_000002971859b850;  1 drivers
v00000297186b0a50_0 .net *"_ivl_2", 0 0, L_00000297186019d0;  1 drivers
v00000297186af830_0 .net *"_ivl_21", 0 0, L_00000297186c17a0;  1 drivers
v00000297186afab0_0 .net *"_ivl_22", 0 0, L_000002971859ba10;  1 drivers
v00000297186b0d70_0 .net *"_ivl_25", 0 0, L_00000297186c0940;  1 drivers
v00000297186b1590_0 .net *"_ivl_26", 0 0, L_00000297186c4e00;  1 drivers
v00000297186b0e10_0 .net *"_ivl_28", 0 0, L_00000297186c5ab0;  1 drivers
v00000297186b1810_0 .net *"_ivl_31", 0 0, L_00000297186c08a0;  1 drivers
v00000297186afb50_0 .net *"_ivl_32", 0 0, L_00000297186c4b60;  1 drivers
v00000297186b00f0_0 .net *"_ivl_34", 31 0, L_00000297186c1160;  1 drivers
v00000297186affb0_0 .net *"_ivl_36", 31 0, L_00000297186c5960;  1 drivers
v00000297186b0230_0 .net *"_ivl_38", 31 0, L_00000297186c5f10;  1 drivers
v00000297186af8d0_0 .net *"_ivl_41", 0 0, L_00000297186c0760;  1 drivers
v00000297186afbf0_0 .net *"_ivl_42", 0 0, L_00000297186c5260;  1 drivers
v00000297186afc90_0 .net *"_ivl_45", 0 0, L_00000297186bfd60;  1 drivers
v00000297186b0370_0 .net *"_ivl_46", 0 0, L_00000297186c5880;  1 drivers
v00000297186b0870_0 .net *"_ivl_49", 0 0, L_00000297186c01c0;  1 drivers
v00000297186afd30_0 .net *"_ivl_5", 0 0, L_00000297186c0da0;  1 drivers
v00000297186b1090_0 .net *"_ivl_50", 0 0, L_00000297186c65a0;  1 drivers
v00000297186b1bd0_0 .net *"_ivl_52", 0 0, L_00000297186c6370;  1 drivers
v00000297186afe70_0 .net *"_ivl_54", 31 0, L_00000297186c10c0;  1 drivers
v00000297186b02d0_0 .net *"_ivl_56", 31 0, L_00000297186c56c0;  1 drivers
v00000297186b1130_0 .net *"_ivl_58", 31 0, L_00000297186c5d50;  1 drivers
v00000297186b0550_0 .net *"_ivl_6", 0 0, L_0000029718601c00;  1 drivers
v00000297186b19f0_0 .net *"_ivl_61", 0 0, L_00000297186c0e40;  1 drivers
v00000297186b11d0_0 .net *"_ivl_62", 0 0, L_00000297186c4bd0;  1 drivers
v00000297186b05f0_0 .net *"_ivl_65", 0 0, L_00000297186c0800;  1 drivers
v00000297186b1310_0 .net *"_ivl_66", 0 0, L_00000297186c6290;  1 drivers
v00000297186b13b0_0 .net *"_ivl_69", 0 0, L_00000297186bfa40;  1 drivers
v00000297186b1450_0 .net *"_ivl_70", 0 0, L_00000297186c63e0;  1 drivers
v00000297186b14f0_0 .net *"_ivl_72", 31 0, L_00000297186bfcc0;  1 drivers
v00000297186b1770_0 .net *"_ivl_74", 31 0, L_00000297186c5dc0;  1 drivers
v00000297186b18b0_0 .net *"_ivl_76", 31 0, L_00000297186c58f0;  1 drivers
v00000297186b1950_0 .net *"_ivl_79", 0 0, L_00000297186bff40;  1 drivers
v00000297186b2170_0 .net *"_ivl_8", 0 0, L_0000029718601ab0;  1 drivers
v00000297186b2350_0 .net *"_ivl_81", 0 0, L_00000297186c09e0;  1 drivers
v00000297186b23f0_0 .net *"_ivl_82", 0 0, L_00000297186c6060;  1 drivers
v00000297186b2490_0 .net *"_ivl_84", 0 0, L_00000297186c4c40;  1 drivers
v00000297186b1db0_0 .net *"_ivl_87", 0 0, L_00000297186bf5e0;  1 drivers
v00000297186b1e50_0 .net *"_ivl_88", 0 0, L_00000297186c6220;  1 drivers
v00000297186b22b0_0 .net *"_ivl_90", 0 0, L_00000297186c66f0;  1 drivers
v00000297186b1ef0_0 .net *"_ivl_92", 31 0, L_00000297186c0f80;  1 drivers
v00000297186b1f90_0 .net *"_ivl_94", 31 0, L_00000297186c51f0;  1 drivers
v00000297186b2030_0 .net "ina", 31 0, L_00000297186c1660;  1 drivers
v00000297186b20d0_0 .net "inb", 31 0, L_00000297186c0b20;  alias, 1 drivers
v00000297186b2210_0 .net "inc", 31 0, v00000297186b0b90_0;  alias, 1 drivers
v00000297186abcd0_0 .net "ind", 31 0, L_00000297186c2240;  alias, 1 drivers
v00000297186abd70_0 .net "ine", 31 0, v0000029718693b50_0;  alias, 1 drivers
L_00000297186e00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000297186aca90_0 .net "inf", 31 0, L_00000297186e00d0;  1 drivers
L_00000297186e0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000297186abb90_0 .net "ing", 31 0, L_00000297186e0118;  1 drivers
L_00000297186e0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000297186ac810_0 .net "inh", 31 0, L_00000297186e0160;  1 drivers
v00000297186ab9b0_0 .net "out", 31 0, L_00000297186c5c00;  alias, 1 drivers
v00000297186ac310_0 .net "sel", 2 0, L_00000297186c1a20;  alias, 1 drivers
L_00000297186c0d00 .part L_00000297186c1a20, 2, 1;
L_00000297186c0da0 .part L_00000297186c1a20, 1, 1;
L_00000297186c0120 .part L_00000297186c1a20, 0, 1;
LS_00000297186c0ee0_0_0 .concat [ 1 1 1 1], L_000002971859c180, L_000002971859c180, L_000002971859c180, L_000002971859c180;
LS_00000297186c0ee0_0_4 .concat [ 1 1 1 1], L_000002971859c180, L_000002971859c180, L_000002971859c180, L_000002971859c180;
LS_00000297186c0ee0_0_8 .concat [ 1 1 1 1], L_000002971859c180, L_000002971859c180, L_000002971859c180, L_000002971859c180;
LS_00000297186c0ee0_0_12 .concat [ 1 1 1 1], L_000002971859c180, L_000002971859c180, L_000002971859c180, L_000002971859c180;
LS_00000297186c0ee0_0_16 .concat [ 1 1 1 1], L_000002971859c180, L_000002971859c180, L_000002971859c180, L_000002971859c180;
LS_00000297186c0ee0_0_20 .concat [ 1 1 1 1], L_000002971859c180, L_000002971859c180, L_000002971859c180, L_000002971859c180;
LS_00000297186c0ee0_0_24 .concat [ 1 1 1 1], L_000002971859c180, L_000002971859c180, L_000002971859c180, L_000002971859c180;
LS_00000297186c0ee0_0_28 .concat [ 1 1 1 1], L_000002971859c180, L_000002971859c180, L_000002971859c180, L_000002971859c180;
LS_00000297186c0ee0_1_0 .concat [ 4 4 4 4], LS_00000297186c0ee0_0_0, LS_00000297186c0ee0_0_4, LS_00000297186c0ee0_0_8, LS_00000297186c0ee0_0_12;
LS_00000297186c0ee0_1_4 .concat [ 4 4 4 4], LS_00000297186c0ee0_0_16, LS_00000297186c0ee0_0_20, LS_00000297186c0ee0_0_24, LS_00000297186c0ee0_0_28;
L_00000297186c0ee0 .concat [ 16 16 0 0], LS_00000297186c0ee0_1_0, LS_00000297186c0ee0_1_4;
L_00000297186c17a0 .part L_00000297186c1a20, 2, 1;
L_00000297186c0940 .part L_00000297186c1a20, 1, 1;
L_00000297186c08a0 .part L_00000297186c1a20, 0, 1;
LS_00000297186c1160_0_0 .concat [ 1 1 1 1], L_00000297186c4b60, L_00000297186c4b60, L_00000297186c4b60, L_00000297186c4b60;
LS_00000297186c1160_0_4 .concat [ 1 1 1 1], L_00000297186c4b60, L_00000297186c4b60, L_00000297186c4b60, L_00000297186c4b60;
LS_00000297186c1160_0_8 .concat [ 1 1 1 1], L_00000297186c4b60, L_00000297186c4b60, L_00000297186c4b60, L_00000297186c4b60;
LS_00000297186c1160_0_12 .concat [ 1 1 1 1], L_00000297186c4b60, L_00000297186c4b60, L_00000297186c4b60, L_00000297186c4b60;
LS_00000297186c1160_0_16 .concat [ 1 1 1 1], L_00000297186c4b60, L_00000297186c4b60, L_00000297186c4b60, L_00000297186c4b60;
LS_00000297186c1160_0_20 .concat [ 1 1 1 1], L_00000297186c4b60, L_00000297186c4b60, L_00000297186c4b60, L_00000297186c4b60;
LS_00000297186c1160_0_24 .concat [ 1 1 1 1], L_00000297186c4b60, L_00000297186c4b60, L_00000297186c4b60, L_00000297186c4b60;
LS_00000297186c1160_0_28 .concat [ 1 1 1 1], L_00000297186c4b60, L_00000297186c4b60, L_00000297186c4b60, L_00000297186c4b60;
LS_00000297186c1160_1_0 .concat [ 4 4 4 4], LS_00000297186c1160_0_0, LS_00000297186c1160_0_4, LS_00000297186c1160_0_8, LS_00000297186c1160_0_12;
LS_00000297186c1160_1_4 .concat [ 4 4 4 4], LS_00000297186c1160_0_16, LS_00000297186c1160_0_20, LS_00000297186c1160_0_24, LS_00000297186c1160_0_28;
L_00000297186c1160 .concat [ 16 16 0 0], LS_00000297186c1160_1_0, LS_00000297186c1160_1_4;
L_00000297186c0760 .part L_00000297186c1a20, 2, 1;
L_00000297186bfd60 .part L_00000297186c1a20, 1, 1;
L_00000297186c01c0 .part L_00000297186c1a20, 0, 1;
LS_00000297186c10c0_0_0 .concat [ 1 1 1 1], L_00000297186c6370, L_00000297186c6370, L_00000297186c6370, L_00000297186c6370;
LS_00000297186c10c0_0_4 .concat [ 1 1 1 1], L_00000297186c6370, L_00000297186c6370, L_00000297186c6370, L_00000297186c6370;
LS_00000297186c10c0_0_8 .concat [ 1 1 1 1], L_00000297186c6370, L_00000297186c6370, L_00000297186c6370, L_00000297186c6370;
LS_00000297186c10c0_0_12 .concat [ 1 1 1 1], L_00000297186c6370, L_00000297186c6370, L_00000297186c6370, L_00000297186c6370;
LS_00000297186c10c0_0_16 .concat [ 1 1 1 1], L_00000297186c6370, L_00000297186c6370, L_00000297186c6370, L_00000297186c6370;
LS_00000297186c10c0_0_20 .concat [ 1 1 1 1], L_00000297186c6370, L_00000297186c6370, L_00000297186c6370, L_00000297186c6370;
LS_00000297186c10c0_0_24 .concat [ 1 1 1 1], L_00000297186c6370, L_00000297186c6370, L_00000297186c6370, L_00000297186c6370;
LS_00000297186c10c0_0_28 .concat [ 1 1 1 1], L_00000297186c6370, L_00000297186c6370, L_00000297186c6370, L_00000297186c6370;
LS_00000297186c10c0_1_0 .concat [ 4 4 4 4], LS_00000297186c10c0_0_0, LS_00000297186c10c0_0_4, LS_00000297186c10c0_0_8, LS_00000297186c10c0_0_12;
LS_00000297186c10c0_1_4 .concat [ 4 4 4 4], LS_00000297186c10c0_0_16, LS_00000297186c10c0_0_20, LS_00000297186c10c0_0_24, LS_00000297186c10c0_0_28;
L_00000297186c10c0 .concat [ 16 16 0 0], LS_00000297186c10c0_1_0, LS_00000297186c10c0_1_4;
L_00000297186c0e40 .part L_00000297186c1a20, 2, 1;
L_00000297186c0800 .part L_00000297186c1a20, 1, 1;
L_00000297186bfa40 .part L_00000297186c1a20, 0, 1;
LS_00000297186bfcc0_0_0 .concat [ 1 1 1 1], L_00000297186c63e0, L_00000297186c63e0, L_00000297186c63e0, L_00000297186c63e0;
LS_00000297186bfcc0_0_4 .concat [ 1 1 1 1], L_00000297186c63e0, L_00000297186c63e0, L_00000297186c63e0, L_00000297186c63e0;
LS_00000297186bfcc0_0_8 .concat [ 1 1 1 1], L_00000297186c63e0, L_00000297186c63e0, L_00000297186c63e0, L_00000297186c63e0;
LS_00000297186bfcc0_0_12 .concat [ 1 1 1 1], L_00000297186c63e0, L_00000297186c63e0, L_00000297186c63e0, L_00000297186c63e0;
LS_00000297186bfcc0_0_16 .concat [ 1 1 1 1], L_00000297186c63e0, L_00000297186c63e0, L_00000297186c63e0, L_00000297186c63e0;
LS_00000297186bfcc0_0_20 .concat [ 1 1 1 1], L_00000297186c63e0, L_00000297186c63e0, L_00000297186c63e0, L_00000297186c63e0;
LS_00000297186bfcc0_0_24 .concat [ 1 1 1 1], L_00000297186c63e0, L_00000297186c63e0, L_00000297186c63e0, L_00000297186c63e0;
LS_00000297186bfcc0_0_28 .concat [ 1 1 1 1], L_00000297186c63e0, L_00000297186c63e0, L_00000297186c63e0, L_00000297186c63e0;
LS_00000297186bfcc0_1_0 .concat [ 4 4 4 4], LS_00000297186bfcc0_0_0, LS_00000297186bfcc0_0_4, LS_00000297186bfcc0_0_8, LS_00000297186bfcc0_0_12;
LS_00000297186bfcc0_1_4 .concat [ 4 4 4 4], LS_00000297186bfcc0_0_16, LS_00000297186bfcc0_0_20, LS_00000297186bfcc0_0_24, LS_00000297186bfcc0_0_28;
L_00000297186bfcc0 .concat [ 16 16 0 0], LS_00000297186bfcc0_1_0, LS_00000297186bfcc0_1_4;
L_00000297186bff40 .part L_00000297186c1a20, 2, 1;
L_00000297186c09e0 .part L_00000297186c1a20, 1, 1;
L_00000297186bf5e0 .part L_00000297186c1a20, 0, 1;
LS_00000297186c0f80_0_0 .concat [ 1 1 1 1], L_00000297186c66f0, L_00000297186c66f0, L_00000297186c66f0, L_00000297186c66f0;
LS_00000297186c0f80_0_4 .concat [ 1 1 1 1], L_00000297186c66f0, L_00000297186c66f0, L_00000297186c66f0, L_00000297186c66f0;
LS_00000297186c0f80_0_8 .concat [ 1 1 1 1], L_00000297186c66f0, L_00000297186c66f0, L_00000297186c66f0, L_00000297186c66f0;
LS_00000297186c0f80_0_12 .concat [ 1 1 1 1], L_00000297186c66f0, L_00000297186c66f0, L_00000297186c66f0, L_00000297186c66f0;
LS_00000297186c0f80_0_16 .concat [ 1 1 1 1], L_00000297186c66f0, L_00000297186c66f0, L_00000297186c66f0, L_00000297186c66f0;
LS_00000297186c0f80_0_20 .concat [ 1 1 1 1], L_00000297186c66f0, L_00000297186c66f0, L_00000297186c66f0, L_00000297186c66f0;
LS_00000297186c0f80_0_24 .concat [ 1 1 1 1], L_00000297186c66f0, L_00000297186c66f0, L_00000297186c66f0, L_00000297186c66f0;
LS_00000297186c0f80_0_28 .concat [ 1 1 1 1], L_00000297186c66f0, L_00000297186c66f0, L_00000297186c66f0, L_00000297186c66f0;
LS_00000297186c0f80_1_0 .concat [ 4 4 4 4], LS_00000297186c0f80_0_0, LS_00000297186c0f80_0_4, LS_00000297186c0f80_0_8, LS_00000297186c0f80_0_12;
LS_00000297186c0f80_1_4 .concat [ 4 4 4 4], LS_00000297186c0f80_0_16, LS_00000297186c0f80_0_20, LS_00000297186c0f80_0_24, LS_00000297186c0f80_0_28;
L_00000297186c0f80 .concat [ 16 16 0 0], LS_00000297186c0f80_1_0, LS_00000297186c0f80_1_4;
S_0000029718690500 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_0000029718468be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v00000297186aaa10_0 .net "Write_Data", 31 0, v0000029718682490_0;  alias, 1 drivers
v00000297186ab2d0_0 .net "addr", 31 0, v00000297186816d0_0;  alias, 1 drivers
v00000297186acd10_0 .net "clk", 0 0, L_00000297185ffdd0;  alias, 1 drivers
v00000297186aaab0_0 .net "mem_out", 31 0, v00000297186abeb0_0;  alias, 1 drivers
v00000297186ac4f0_0 .net "mem_read", 0 0, v0000029718682e90_0;  alias, 1 drivers
v00000297186ab870_0 .net "mem_write", 0 0, v00000297186825d0_0;  alias, 1 drivers
S_0000029718690690 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000029718690500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v00000297186ac630 .array "DataMem", 1023 0, 31 0;
v00000297186ac950_0 .net "Data_In", 31 0, v0000029718682490_0;  alias, 1 drivers
v00000297186abeb0_0 .var "Data_Out", 31 0;
v00000297186ab230_0 .net "Write_en", 0 0, v00000297186825d0_0;  alias, 1 drivers
v00000297186ab050_0 .net "addr", 31 0, v00000297186816d0_0;  alias, 1 drivers
v00000297186ac9f0_0 .net "clk", 0 0, L_00000297185ffdd0;  alias, 1 drivers
v00000297186ac450_0 .var/i "i", 31 0;
S_0000029718690820 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_0000029718468be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_00000297186bc580 .param/l "add" 0 9 6, C4<000000100000>;
P_00000297186bc5b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000297186bc5f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000297186bc628 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000297186bc660 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000297186bc698 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000297186bc6d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000297186bc708 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000297186bc740 .param/l "j" 0 9 19, C4<000010000000>;
P_00000297186bc778 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000297186bc7b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000297186bc7e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000297186bc820 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000297186bc858 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000297186bc890 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000297186bc8c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000297186bc900 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000297186bc938 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000297186bc970 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000297186bc9a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000297186bc9e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000297186bca18 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000297186bca50 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000297186bca88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000297186bcac0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000297186ab4b0_0 .net "MEM_ALU_OUT", 31 0, v00000297186816d0_0;  alias, 1 drivers
v00000297186ab7d0_0 .net "MEM_Data_mem_out", 31 0, v00000297186abeb0_0;  alias, 1 drivers
v00000297186abc30_0 .net "MEM_memread", 0 0, v0000029718682e90_0;  alias, 1 drivers
v00000297186abe10_0 .net "MEM_opcode", 11 0, v00000297186832f0_0;  alias, 1 drivers
v00000297186abaf0_0 .net "MEM_rd_ind", 4 0, v0000029718681090_0;  alias, 1 drivers
v00000297186aadd0_0 .net "MEM_rd_indzero", 0 0, v0000029718681590_0;  alias, 1 drivers
v00000297186abff0_0 .net "MEM_regwrite", 0 0, v0000029718681f90_0;  alias, 1 drivers
v00000297186ac1d0_0 .var "WB_ALU_OUT", 31 0;
v00000297186aabf0_0 .var "WB_Data_mem_out", 31 0;
v00000297186ac6d0_0 .var "WB_memread", 0 0;
v00000297186aab50_0 .var "WB_rd_ind", 4 0;
v00000297186aa5b0_0 .var "WB_rd_indzero", 0 0;
v00000297186ac270_0 .var "WB_regwrite", 0 0;
v00000297186ac090_0 .net "clk", 0 0, L_000002971872a140;  1 drivers
v00000297186aac90_0 .var "hlt", 0 0;
v00000297186aba50_0 .net "rst", 0 0, v00000297186bd6a0_0;  alias, 1 drivers
E_0000029718609fa0 .event posedge, v0000029718682670_0, v00000297186ac090_0;
S_0000029718690ff0 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_0000029718468be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000002971872b250 .functor AND 32, v00000297186aabf0_0, L_0000029718732560, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002971872a1b0 .functor NOT 1, v00000297186ac6d0_0, C4<0>, C4<0>, C4<0>;
L_000002971872b3a0 .functor AND 32, v00000297186ac1d0_0, L_0000029718730580, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000029718747930 .functor OR 32, L_000002971872b250, L_000002971872b3a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000297186ac130_0 .net "Write_Data_RegFile", 31 0, L_0000029718747930;  alias, 1 drivers
v00000297186ac8b0_0 .net *"_ivl_0", 31 0, L_0000029718732560;  1 drivers
v00000297186ab370_0 .net *"_ivl_2", 31 0, L_000002971872b250;  1 drivers
v00000297186ac590_0 .net *"_ivl_4", 0 0, L_000002971872a1b0;  1 drivers
v00000297186acb30_0 .net *"_ivl_6", 31 0, L_0000029718730580;  1 drivers
v00000297186acbd0_0 .net *"_ivl_8", 31 0, L_000002971872b3a0;  1 drivers
v00000297186acc70_0 .net "alu_out", 31 0, v00000297186ac1d0_0;  alias, 1 drivers
v00000297186aad30_0 .net "mem_out", 31 0, v00000297186aabf0_0;  alias, 1 drivers
v00000297186ab410_0 .net "mem_read", 0 0, v00000297186ac6d0_0;  alias, 1 drivers
LS_0000029718732560_0_0 .concat [ 1 1 1 1], v00000297186ac6d0_0, v00000297186ac6d0_0, v00000297186ac6d0_0, v00000297186ac6d0_0;
LS_0000029718732560_0_4 .concat [ 1 1 1 1], v00000297186ac6d0_0, v00000297186ac6d0_0, v00000297186ac6d0_0, v00000297186ac6d0_0;
LS_0000029718732560_0_8 .concat [ 1 1 1 1], v00000297186ac6d0_0, v00000297186ac6d0_0, v00000297186ac6d0_0, v00000297186ac6d0_0;
LS_0000029718732560_0_12 .concat [ 1 1 1 1], v00000297186ac6d0_0, v00000297186ac6d0_0, v00000297186ac6d0_0, v00000297186ac6d0_0;
LS_0000029718732560_0_16 .concat [ 1 1 1 1], v00000297186ac6d0_0, v00000297186ac6d0_0, v00000297186ac6d0_0, v00000297186ac6d0_0;
LS_0000029718732560_0_20 .concat [ 1 1 1 1], v00000297186ac6d0_0, v00000297186ac6d0_0, v00000297186ac6d0_0, v00000297186ac6d0_0;
LS_0000029718732560_0_24 .concat [ 1 1 1 1], v00000297186ac6d0_0, v00000297186ac6d0_0, v00000297186ac6d0_0, v00000297186ac6d0_0;
LS_0000029718732560_0_28 .concat [ 1 1 1 1], v00000297186ac6d0_0, v00000297186ac6d0_0, v00000297186ac6d0_0, v00000297186ac6d0_0;
LS_0000029718732560_1_0 .concat [ 4 4 4 4], LS_0000029718732560_0_0, LS_0000029718732560_0_4, LS_0000029718732560_0_8, LS_0000029718732560_0_12;
LS_0000029718732560_1_4 .concat [ 4 4 4 4], LS_0000029718732560_0_16, LS_0000029718732560_0_20, LS_0000029718732560_0_24, LS_0000029718732560_0_28;
L_0000029718732560 .concat [ 16 16 0 0], LS_0000029718732560_1_0, LS_0000029718732560_1_4;
LS_0000029718730580_0_0 .concat [ 1 1 1 1], L_000002971872a1b0, L_000002971872a1b0, L_000002971872a1b0, L_000002971872a1b0;
LS_0000029718730580_0_4 .concat [ 1 1 1 1], L_000002971872a1b0, L_000002971872a1b0, L_000002971872a1b0, L_000002971872a1b0;
LS_0000029718730580_0_8 .concat [ 1 1 1 1], L_000002971872a1b0, L_000002971872a1b0, L_000002971872a1b0, L_000002971872a1b0;
LS_0000029718730580_0_12 .concat [ 1 1 1 1], L_000002971872a1b0, L_000002971872a1b0, L_000002971872a1b0, L_000002971872a1b0;
LS_0000029718730580_0_16 .concat [ 1 1 1 1], L_000002971872a1b0, L_000002971872a1b0, L_000002971872a1b0, L_000002971872a1b0;
LS_0000029718730580_0_20 .concat [ 1 1 1 1], L_000002971872a1b0, L_000002971872a1b0, L_000002971872a1b0, L_000002971872a1b0;
LS_0000029718730580_0_24 .concat [ 1 1 1 1], L_000002971872a1b0, L_000002971872a1b0, L_000002971872a1b0, L_000002971872a1b0;
LS_0000029718730580_0_28 .concat [ 1 1 1 1], L_000002971872a1b0, L_000002971872a1b0, L_000002971872a1b0, L_000002971872a1b0;
LS_0000029718730580_1_0 .concat [ 4 4 4 4], LS_0000029718730580_0_0, LS_0000029718730580_0_4, LS_0000029718730580_0_8, LS_0000029718730580_0_12;
LS_0000029718730580_1_4 .concat [ 4 4 4 4], LS_0000029718730580_0_16, LS_0000029718730580_0_20, LS_0000029718730580_0_24, LS_0000029718730580_0_28;
L_0000029718730580 .concat [ 16 16 0 0], LS_0000029718730580_1_0, LS_0000029718730580_1_4;
    .scope S_000002971868fd30;
T_0 ;
    %wait E_0000029718609da0;
    %load/vec4 v00000297186b0730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000297186b0b90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000297186b0ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000297186b1630_0;
    %assign/vec4 v00000297186b0b90_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000297186901e0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000297186af6f0_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000297186af6f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000297186af6f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %load/vec4 v00000297186af6f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000297186af6f0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186b04b0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000029718690e60;
T_2 ;
    %wait E_000002971860a620;
    %load/vec4 v00000297186b1d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002971869dd40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002971869d7a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000297186b0050_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000297186af650_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000297186b09b0_0, 0;
    %assign/vec4 v00000297186aff10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000297186b0910_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000297186b1c70_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002971869dd40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002971869d7a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000297186b0050_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000297186af650_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000297186b09b0_0, 0;
    %assign/vec4 v00000297186aff10_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000297186b0910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v00000297186b0eb0_0;
    %assign/vec4 v000002971869d7a0_0, 0;
    %load/vec4 v00000297186b1270_0;
    %assign/vec4 v000002971869dd40_0, 0;
    %load/vec4 v00000297186b0eb0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000297186af650_0, 0;
    %load/vec4 v00000297186b0eb0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000297186aff10_0, 4, 5;
    %load/vec4 v00000297186b0eb0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v00000297186b0eb0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000297186aff10_0, 4, 5;
    %load/vec4 v00000297186b0eb0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000297186b0eb0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000297186b0eb0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000297186b0eb0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000297186b0eb0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v00000297186b0eb0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v00000297186b09b0_0, 0;
    %load/vec4 v00000297186b0eb0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v00000297186b0eb0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000297186b0050_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000297186b0eb0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000297186b0050_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000297186b0eb0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000297186b0050_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002971868fa10;
T_3 ;
    %wait E_0000029718609da0;
    %load/vec4 v000002971869d340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002971869cb20_0, 0, 32;
T_3.2 ;
    %load/vec4 v000002971869cb20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002971869cb20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002971869bf40, 0, 4;
    %load/vec4 v000002971869cb20_0;
    %addi 1, 0, 32;
    %store/vec4 v000002971869cb20_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002971869b9a0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000002971869c940_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002971869b680_0;
    %load/vec4 v000002971869b9a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002971869bf40, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002971869bf40, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002971868fa10;
T_4 ;
    %wait E_0000029718609ee0;
    %load/vec4 v000002971869b9a0_0;
    %load/vec4 v000002971869c6c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000002971869b9a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000002971869c940_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002971869b680_0;
    %assign/vec4 v000002971869b900_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002971869c6c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002971869bf40, 4;
    %assign/vec4 v000002971869b900_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002971868fa10;
T_5 ;
    %wait E_0000029718609ee0;
    %load/vec4 v000002971869b9a0_0;
    %load/vec4 v000002971869d480_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000002971869b9a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000002971869c940_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002971869b680_0;
    %assign/vec4 v000002971869cda0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002971869d480_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002971869bf40, 4;
    %assign/vec4 v000002971869cda0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002971868fa10;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000029718690370;
    %jmp t_0;
    .scope S_0000029718690370;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002971869d2a0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000002971869d2a0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000002971869d2a0_0;
    %ix/getv/s 4, v000002971869d2a0_0;
    %load/vec4a v000002971869bf40, 4;
    %ix/getv/s 4, v000002971869d2a0_0;
    %load/vec4a v000002971869bf40, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002971869d2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002971869d2a0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000002971868fa10;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000002971868f560;
T_7 ;
    %wait E_0000029718609ea0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029718699c40_0, 0, 32;
    %load/vec4 v0000029718699ba0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000029718699ba0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000029718699420_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000029718699c40_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000029718699ba0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000029718699ba0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000029718699ba0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000029718699420_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000029718699c40_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000029718699ba0_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000029718699ba0_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000029718699ba0_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000029718699ba0_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000029718699ba0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000029718699ba0_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v0000029718699420_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000029718699420_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000029718699c40_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002971868f6f0;
T_8 ;
    %wait E_0000029718609da0;
    %load/vec4 v0000029718696900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000029718697c60_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000029718696f40_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000029718696f40_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000029718697c60_0;
    %load/vec4 v0000029718697e40_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000029718697c60_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000029718697c60_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000029718697c60_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000029718697c60_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000029718697c60_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000029718697c60_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002971868f6f0;
T_9 ;
    %wait E_0000029718609da0;
    %load/vec4 v0000029718696900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029718696860_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000029718698340_0;
    %assign/vec4 v0000029718696860_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000029718690050;
T_10 ;
    %wait E_0000029718609de0;
    %load/vec4 v000002971869a500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002971869abe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002971869ae60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029718699740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029718698660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029718696c20_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000029718696540_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v00000297186965e0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000029718696d60_0;
    %load/vec4 v0000029718698520_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000029718696fe0_0;
    %load/vec4 v0000029718698520_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000029718697080_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000029718696ea0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000029718696d60_0;
    %load/vec4 v00000297186976c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000029718696fe0_0;
    %load/vec4 v00000297186976c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002971869abe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002971869ae60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029718699740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029718698660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029718696c20_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000029718696cc0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002971869abe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002971869ae60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029718699740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029718698660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029718696c20_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002971869abe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002971869ae60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029718699740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029718698660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029718696c20_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002971868f880;
T_11 ;
    %wait E_000002971860a6a0;
    %load/vec4 v0000029718692c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000029718693c90_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029718693d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029718694e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029718694eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029718694d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029718694c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029718694f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029718693e70_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029718694a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000297186942d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000297186951d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000297186940f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029718694370_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029718694190_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000297186949b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029718693f10_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029718694410_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029718694230_0, 0;
    %assign/vec4 v0000029718693bf0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000297186930b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000297186915d0_0;
    %assign/vec4 v0000029718693bf0_0, 0;
    %load/vec4 v0000029718692b10_0;
    %assign/vec4 v0000029718694230_0, 0;
    %load/vec4 v0000029718692d90_0;
    %assign/vec4 v0000029718694410_0, 0;
    %load/vec4 v0000029718691b70_0;
    %assign/vec4 v0000029718693f10_0, 0;
    %load/vec4 v0000029718691c10_0;
    %assign/vec4 v00000297186949b0_0, 0;
    %load/vec4 v0000029718692cf0_0;
    %assign/vec4 v0000029718694190_0, 0;
    %load/vec4 v00000297186913f0_0;
    %assign/vec4 v0000029718694370_0, 0;
    %load/vec4 v00000297186917b0_0;
    %assign/vec4 v00000297186940f0_0, 0;
    %load/vec4 v00000297186922f0_0;
    %assign/vec4 v00000297186951d0_0, 0;
    %load/vec4 v0000029718692930_0;
    %assign/vec4 v00000297186942d0_0, 0;
    %load/vec4 v0000029718691ad0_0;
    %assign/vec4 v0000029718694a50_0, 0;
    %load/vec4 v0000029718691df0_0;
    %assign/vec4 v0000029718693e70_0, 0;
    %load/vec4 v00000297186918f0_0;
    %assign/vec4 v0000029718694f50_0, 0;
    %load/vec4 v0000029718692a70_0;
    %assign/vec4 v0000029718694c30_0, 0;
    %load/vec4 v0000029718692890_0;
    %assign/vec4 v0000029718694d70_0, 0;
    %load/vec4 v0000029718691cb0_0;
    %assign/vec4 v0000029718694eb0_0, 0;
    %load/vec4 v00000297186927f0_0;
    %assign/vec4 v0000029718694e10_0, 0;
    %load/vec4 v0000029718692bb0_0;
    %assign/vec4 v0000029718693d30_0, 0;
    %load/vec4 v00000297186938d0_0;
    %assign/vec4 v0000029718693c90_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000029718693c90_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029718693d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029718694e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029718694eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029718694d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029718694c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029718694f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029718693e70_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029718694a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000297186942d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000297186951d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000297186940f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029718694370_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029718694190_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000297186949b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029718693f10_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029718694410_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029718694230_0, 0;
    %assign/vec4 v0000029718693bf0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002971868fba0;
T_12 ;
    %wait E_000002971860ad60;
    %load/vec4 v0000029718697f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000297186935b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029718693b50_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029718692610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029718693290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029718691670_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000297186931f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029718692250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029718693330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029718691490_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000297186933d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029718692750_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000297186936f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029718691a30_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029718691530_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029718691850_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029718693510_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029718691990_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029718691710_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000029718693470_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029718692570_0, 0;
    %assign/vec4 v00000297186924d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000029718695fa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000029718692e30_0;
    %assign/vec4 v00000297186924d0_0, 0;
    %load/vec4 v00000297186929d0_0;
    %assign/vec4 v0000029718692570_0, 0;
    %load/vec4 v0000029718691fd0_0;
    %assign/vec4 v0000029718693470_0, 0;
    %load/vec4 v0000029718692430_0;
    %assign/vec4 v0000029718691710_0, 0;
    %load/vec4 v0000029718692070_0;
    %assign/vec4 v0000029718691990_0, 0;
    %load/vec4 v0000029718693150_0;
    %assign/vec4 v0000029718693510_0, 0;
    %load/vec4 v0000029718693790_0;
    %assign/vec4 v0000029718691850_0, 0;
    %load/vec4 v0000029718693830_0;
    %assign/vec4 v0000029718691530_0, 0;
    %load/vec4 v0000029718692110_0;
    %assign/vec4 v0000029718691a30_0, 0;
    %load/vec4 v0000029718692390_0;
    %assign/vec4 v00000297186936f0_0, 0;
    %load/vec4 v0000029718693650_0;
    %assign/vec4 v0000029718692750_0, 0;
    %load/vec4 v0000029718693010_0;
    %assign/vec4 v00000297186933d0_0, 0;
    %load/vec4 v0000029718693a10_0;
    %assign/vec4 v0000029718691490_0, 0;
    %load/vec4 v0000029718691f30_0;
    %assign/vec4 v0000029718693330_0, 0;
    %load/vec4 v0000029718692ed0_0;
    %assign/vec4 v0000029718692250_0, 0;
    %load/vec4 v0000029718692f70_0;
    %assign/vec4 v00000297186931f0_0, 0;
    %load/vec4 v0000029718693970_0;
    %assign/vec4 v0000029718691670_0, 0;
    %load/vec4 v0000029718693ab0_0;
    %assign/vec4 v0000029718693290_0, 0;
    %load/vec4 v00000297186926b0_0;
    %assign/vec4 v0000029718692610_0, 0;
    %load/vec4 v0000029718691e90_0;
    %assign/vec4 v0000029718693b50_0, 0;
    %load/vec4 v00000297186921b0_0;
    %assign/vec4 v00000297186935b0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000297186935b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029718693b50_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029718692610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029718693290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029718691670_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000297186931f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029718692250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029718693330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029718691490_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000297186933d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029718692750_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000297186936f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029718691a30_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029718691530_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029718691850_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029718693510_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029718691990_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029718691710_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000029718693470_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029718692570_0, 0;
    %assign/vec4 v00000297186924d0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002971848bf90;
T_13 ;
    %wait E_0000029718609620;
    %load/vec4 v00000297186872e0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029718687240_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029718687240_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029718687240_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029718687240_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029718687240_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029718687240_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029718687240_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029718687240_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029718687240_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029718687240_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000029718687240_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000029718687240_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000029718687240_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000029718687240_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000029718687240_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000029718687240_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000029718687240_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000029718687240_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000029718687240_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000029718687240_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000029718687240_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000029718687240_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002971848be00;
T_14 ;
    %wait E_0000029718609560;
    %load/vec4 v0000029718686f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000029718686e80_0;
    %pad/u 33;
    %load/vec4 v00000297186858a0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000297186871a0_0, 0;
    %assign/vec4 v0000029718686fc0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000029718686e80_0;
    %pad/u 33;
    %load/vec4 v00000297186858a0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000297186871a0_0, 0;
    %assign/vec4 v0000029718686fc0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000029718686e80_0;
    %pad/u 33;
    %load/vec4 v00000297186858a0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000297186871a0_0, 0;
    %assign/vec4 v0000029718686fc0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000029718686e80_0;
    %pad/u 33;
    %load/vec4 v00000297186858a0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000297186871a0_0, 0;
    %assign/vec4 v0000029718686fc0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000029718686e80_0;
    %pad/u 33;
    %load/vec4 v00000297186858a0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000297186871a0_0, 0;
    %assign/vec4 v0000029718686fc0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000029718686e80_0;
    %pad/u 33;
    %load/vec4 v00000297186858a0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000297186871a0_0, 0;
    %assign/vec4 v0000029718686fc0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000297186858a0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000029718686fc0_0;
    %load/vec4 v00000297186858a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000029718686e80_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000297186858a0_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000297186858a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000029718686fc0_0, 0;
    %load/vec4 v0000029718686e80_0;
    %ix/getv 4, v00000297186858a0_0;
    %shiftl 4;
    %assign/vec4 v00000297186871a0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000297186858a0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000029718686fc0_0;
    %load/vec4 v00000297186858a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000029718686e80_0;
    %load/vec4 v00000297186858a0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000297186858a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000029718686fc0_0, 0;
    %load/vec4 v0000029718686e80_0;
    %ix/getv 4, v00000297186858a0_0;
    %shiftr 4;
    %assign/vec4 v00000297186871a0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029718686fc0_0, 0;
    %load/vec4 v0000029718686e80_0;
    %load/vec4 v00000297186858a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000297186871a0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029718686fc0_0, 0;
    %load/vec4 v00000297186858a0_0;
    %load/vec4 v0000029718686e80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000297186871a0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000029718425670;
T_15 ;
    %wait E_00000297186098e0;
    %load/vec4 v0000029718682670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000029718681590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029718681f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000297186825d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029718682e90_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000297186832f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000029718681090_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000029718682490_0, 0;
    %assign/vec4 v00000297186816d0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000297185a6d60_0;
    %assign/vec4 v00000297186816d0_0, 0;
    %load/vec4 v0000029718683610_0;
    %assign/vec4 v0000029718682490_0, 0;
    %load/vec4 v00000297186834d0_0;
    %assign/vec4 v0000029718681090_0, 0;
    %load/vec4 v000002971858cb10_0;
    %assign/vec4 v00000297186832f0_0, 0;
    %load/vec4 v00000297185a69a0_0;
    %assign/vec4 v0000029718682e90_0, 0;
    %load/vec4 v000002971858e730_0;
    %assign/vec4 v00000297186825d0_0, 0;
    %load/vec4 v0000029718681e50_0;
    %assign/vec4 v0000029718681f90_0, 0;
    %load/vec4 v0000029718683070_0;
    %assign/vec4 v0000029718681590_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000029718690690;
T_16 ;
    %wait E_0000029718609ee0;
    %load/vec4 v00000297186ab230_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000297186ac950_0;
    %load/vec4 v00000297186ab050_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186ac630, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000029718690690;
T_17 ;
    %wait E_0000029718609ee0;
    %load/vec4 v00000297186ab050_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000297186ac630, 4;
    %assign/vec4 v00000297186abeb0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000029718690690;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000297186ac450_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000297186ac450_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000297186ac450_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000297186ac630, 0, 4;
    %load/vec4 v00000297186ac450_0;
    %addi 1, 0, 32;
    %store/vec4 v00000297186ac450_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_0000029718690690;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000297186ac450_0, 0, 32;
T_19.0 ;
    %load/vec4 v00000297186ac450_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v00000297186ac450_0;
    %load/vec4a v00000297186ac630, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v00000297186ac450_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000297186ac450_0;
    %addi 1, 0, 32;
    %store/vec4 v00000297186ac450_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000029718690820;
T_20 ;
    %wait E_0000029718609fa0;
    %load/vec4 v00000297186aba50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v00000297186aa5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000297186aac90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000297186ac270_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000297186ac6d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000297186aab50_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000297186aabf0_0, 0;
    %assign/vec4 v00000297186ac1d0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000297186ab4b0_0;
    %assign/vec4 v00000297186ac1d0_0, 0;
    %load/vec4 v00000297186ab7d0_0;
    %assign/vec4 v00000297186aabf0_0, 0;
    %load/vec4 v00000297186abc30_0;
    %assign/vec4 v00000297186ac6d0_0, 0;
    %load/vec4 v00000297186abaf0_0;
    %assign/vec4 v00000297186aab50_0, 0;
    %load/vec4 v00000297186abff0_0;
    %assign/vec4 v00000297186ac270_0, 0;
    %load/vec4 v00000297186aadd0_0;
    %assign/vec4 v00000297186aa5b0_0, 0;
    %load/vec4 v00000297186abe10_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v00000297186aac90_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000029718468be0;
T_21 ;
    %wait E_00000297186098a0;
    %load/vec4 v00000297186bd600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000297186be6e0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000297186be6e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000297186be6e0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000297184594c0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000297186bf2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000297186bd6a0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000297184594c0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v00000297186bf2c0_0;
    %inv;
    %assign/vec4 v00000297186bf2c0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_00000297184594c0;
T_24 ;
    %vpi_call 2 62 "$dumpfile", "PipeLine_Waveform.vcd" {0 0 0};
    %vpi_call 2 63 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000297186bd6a0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000297186bd6a0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000297186bed20_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "PipeLine_sim.v";
    "./PL_CPU.v";
    "./forwardA.v";
    "./forwardB.v";
    "./forwardC.v";
    "./EX_MEM_buffer.v";
    "./EX_stage.v";
    "./opcodes.txt";
    "./BranchDecision.v";
    "./CompareEqual.v";
    "./ALU.v";
    "./ALU_OPER.v";
    "./FORWARDING_stage.v";
    "./MUX_4x1.v";
    "./ID_EX_buffer.v";
    "./ID_stage.v";
    "./BranchResolver.v";
    "./BranchPredictor.v";
    "./StallDetectionUnit.v";
    "./control_unit.v";
    "./Immed_Gen_unit.v";
    "./REG_FILE.v";
    "./IF_ID_buffer.v";
    "./IF_stage.v";
    "./IM.v";
    "./PC_register.v";
    "./PC_src_mux.v";
    "./MEM_stage.v";
    "./DM.v";
    "./MEM_WB_buffer.v";
    "./WB_stage.v";
