{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 14:37:03 2023 " "Info: Processing started: Mon Mar 27 14:37:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PillLoad_System -c PillLoad_System --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PillLoad_System -c PillLoad_System --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Info: Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "single_cnt:u2\|tmp_ci " "Info: Detected ripple clock \"single_cnt:u2\|tmp_ci\" as buffer" {  } { { "single_cnt.vhd" "" { Text "D:/VHDL/PillLoad_System/single_cnt.vhd" 32 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "single_cnt:u2\|tmp_ci" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divide:u1\|clk_tmp " "Info: Detected ripple clock \"divide:u1\|clk_tmp\" as buffer" {  } { { "divide.vhd" "" { Text "D:/VHDL/PillLoad_System/divide.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "divide:u1\|clk_tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register single_cnt:u2\|tmpb\[0\] register single_cnt:u2\|tmp_ci 263.99 MHz 3.788 ns Internal " "Info: Clock \"clk\" has Internal fmax of 263.99 MHz between source register \"single_cnt:u2\|tmpb\[0\]\" and destination register \"single_cnt:u2\|tmp_ci\" (period= 3.788 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.261 ns + Longest register register " "Info: + Longest register to register delay is 2.261 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns single_cnt:u2\|tmpb\[0\] 1 REG LCFF_X38_Y7_N13 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y7_N13; Fanout = 13; REG Node = 'single_cnt:u2\|tmpb\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { single_cnt:u2|tmpb[0] } "NODE_NAME" } } { "single_cnt.vhd" "" { Text "D:/VHDL/PillLoad_System/single_cnt.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.346 ns) 1.045 ns single_cnt:u2\|process_0~2 2 COMB LCCOMB_X38_Y10_N16 6 " "Info: 2: + IC(0.699 ns) + CELL(0.346 ns) = 1.045 ns; Loc. = LCCOMB_X38_Y10_N16; Fanout = 6; COMB Node = 'single_cnt:u2\|process_0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { single_cnt:u2|tmpb[0] single_cnt:u2|process_0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.378 ns) 2.106 ns single_cnt:u2\|tmp_ci~1 3 COMB LCCOMB_X38_Y7_N20 1 " "Info: 3: + IC(0.683 ns) + CELL(0.378 ns) = 2.106 ns; Loc. = LCCOMB_X38_Y7_N20; Fanout = 1; COMB Node = 'single_cnt:u2\|tmp_ci~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { single_cnt:u2|process_0~2 single_cnt:u2|tmp_ci~1 } "NODE_NAME" } } { "single_cnt.vhd" "" { Text "D:/VHDL/PillLoad_System/single_cnt.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.261 ns single_cnt:u2\|tmp_ci 4 REG LCFF_X38_Y7_N21 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 2.261 ns; Loc. = LCFF_X38_Y7_N21; Fanout = 2; REG Node = 'single_cnt:u2\|tmp_ci'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { single_cnt:u2|tmp_ci~1 single_cnt:u2|tmp_ci } "NODE_NAME" } } { "single_cnt.vhd" "" { Text "D:/VHDL/PillLoad_System/single_cnt.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.879 ns ( 38.88 % ) " "Info: Total cell delay = 0.879 ns ( 38.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.382 ns ( 61.12 % ) " "Info: Total interconnect delay = 1.382 ns ( 61.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.261 ns" { single_cnt:u2|tmpb[0] single_cnt:u2|process_0~2 single_cnt:u2|tmp_ci~1 single_cnt:u2|tmp_ci } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.261 ns" { single_cnt:u2|tmpb[0] {} single_cnt:u2|process_0~2 {} single_cnt:u2|tmp_ci~1 {} single_cnt:u2|tmp_ci {} } { 0.000ns 0.699ns 0.683ns 0.000ns } { 0.000ns 0.346ns 0.378ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.343 ns - Smallest " "Info: - Smallest clock skew is -1.343 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.783 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 4.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.712 ns) 2.546 ns divide:u1\|clk_tmp 2 REG LCFF_X5_Y11_N5 3 " "Info: 2: + IC(0.980 ns) + CELL(0.712 ns) = 2.546 ns; Loc. = LCFF_X5_Y11_N5; Fanout = 3; REG Node = 'divide:u1\|clk_tmp'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { clk divide:u1|clk_tmp } "NODE_NAME" } } { "divide.vhd" "" { Text "D:/VHDL/PillLoad_System/divide.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.619 ns) + CELL(0.618 ns) 4.783 ns single_cnt:u2\|tmp_ci 3 REG LCFF_X38_Y7_N21 2 " "Info: 3: + IC(1.619 ns) + CELL(0.618 ns) = 4.783 ns; Loc. = LCFF_X38_Y7_N21; Fanout = 2; REG Node = 'single_cnt:u2\|tmp_ci'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.237 ns" { divide:u1|clk_tmp single_cnt:u2|tmp_ci } "NODE_NAME" } } { "single_cnt.vhd" "" { Text "D:/VHDL/PillLoad_System/single_cnt.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 45.66 % ) " "Info: Total cell delay = 2.184 ns ( 45.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.599 ns ( 54.34 % ) " "Info: Total interconnect delay = 2.599 ns ( 54.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.783 ns" { clk divide:u1|clk_tmp single_cnt:u2|tmp_ci } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.783 ns" { clk {} clk~combout {} divide:u1|clk_tmp {} single_cnt:u2|tmp_ci {} } { 0.000ns 0.000ns 0.980ns 1.619ns } { 0.000ns 0.854ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.126 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.126 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.712 ns) 2.546 ns divide:u1\|clk_tmp 2 REG LCFF_X5_Y11_N5 3 " "Info: 2: + IC(0.980 ns) + CELL(0.712 ns) = 2.546 ns; Loc. = LCFF_X5_Y11_N5; Fanout = 3; REG Node = 'divide:u1\|clk_tmp'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { clk divide:u1|clk_tmp } "NODE_NAME" } } { "divide.vhd" "" { Text "D:/VHDL/PillLoad_System/divide.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.297 ns) + CELL(0.000 ns) 4.843 ns divide:u1\|clk_tmp~clkctrl 3 COMB CLKCTRL_G2 20 " "Info: 3: + IC(2.297 ns) + CELL(0.000 ns) = 4.843 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'divide:u1\|clk_tmp~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.297 ns" { divide:u1|clk_tmp divide:u1|clk_tmp~clkctrl } "NODE_NAME" } } { "divide.vhd" "" { Text "D:/VHDL/PillLoad_System/divide.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 6.126 ns single_cnt:u2\|tmpb\[0\] 4 REG LCFF_X38_Y7_N13 13 " "Info: 4: + IC(0.665 ns) + CELL(0.618 ns) = 6.126 ns; Loc. = LCFF_X38_Y7_N13; Fanout = 13; REG Node = 'single_cnt:u2\|tmpb\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { divide:u1|clk_tmp~clkctrl single_cnt:u2|tmpb[0] } "NODE_NAME" } } { "single_cnt.vhd" "" { Text "D:/VHDL/PillLoad_System/single_cnt.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 35.65 % ) " "Info: Total cell delay = 2.184 ns ( 35.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.942 ns ( 64.35 % ) " "Info: Total interconnect delay = 3.942 ns ( 64.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.126 ns" { clk divide:u1|clk_tmp divide:u1|clk_tmp~clkctrl single_cnt:u2|tmpb[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.126 ns" { clk {} clk~combout {} divide:u1|clk_tmp {} divide:u1|clk_tmp~clkctrl {} single_cnt:u2|tmpb[0] {} } { 0.000ns 0.000ns 0.980ns 2.297ns 0.665ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.783 ns" { clk divide:u1|clk_tmp single_cnt:u2|tmp_ci } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.783 ns" { clk {} clk~combout {} divide:u1|clk_tmp {} single_cnt:u2|tmp_ci {} } { 0.000ns 0.000ns 0.980ns 1.619ns } { 0.000ns 0.854ns 0.712ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.126 ns" { clk divide:u1|clk_tmp divide:u1|clk_tmp~clkctrl single_cnt:u2|tmpb[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.126 ns" { clk {} clk~combout {} divide:u1|clk_tmp {} divide:u1|clk_tmp~clkctrl {} single_cnt:u2|tmpb[0] {} } { 0.000ns 0.000ns 0.980ns 2.297ns 0.665ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "single_cnt.vhd" "" { Text "D:/VHDL/PillLoad_System/single_cnt.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "single_cnt.vhd" "" { Text "D:/VHDL/PillLoad_System/single_cnt.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.261 ns" { single_cnt:u2|tmpb[0] single_cnt:u2|process_0~2 single_cnt:u2|tmp_ci~1 single_cnt:u2|tmp_ci } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.261 ns" { single_cnt:u2|tmpb[0] {} single_cnt:u2|process_0~2 {} single_cnt:u2|tmp_ci~1 {} single_cnt:u2|tmp_ci {} } { 0.000ns 0.699ns 0.683ns 0.000ns } { 0.000ns 0.346ns 0.378ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.783 ns" { clk divide:u1|clk_tmp single_cnt:u2|tmp_ci } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.783 ns" { clk {} clk~combout {} divide:u1|clk_tmp {} single_cnt:u2|tmp_ci {} } { 0.000ns 0.000ns 0.980ns 1.619ns } { 0.000ns 0.854ns 0.712ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.126 ns" { clk divide:u1|clk_tmp divide:u1|clk_tmp~clkctrl single_cnt:u2|tmpb[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.126 ns" { clk {} clk~combout {} divide:u1|clk_tmp {} divide:u1|clk_tmp~clkctrl {} single_cnt:u2|tmpb[0] {} } { 0.000ns 0.000ns 0.980ns 2.297ns 0.665ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "single_cnt:u2\|tmp_ci pin1\[2\] clk 1.844 ns register " "Info: tsu for register \"single_cnt:u2\|tmp_ci\" (data pin = \"pin1\[2\]\", clock pin = \"clk\") is 1.844 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.537 ns + Longest pin register " "Info: + Longest pin to register delay is 6.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns pin1\[2\] 1 PIN PIN_U9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U9; Fanout = 1; PIN Node = 'pin1\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin1[2] } "NODE_NAME" } } { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.246 ns) + CELL(0.225 ns) 5.288 ns single_cnt:u2\|process_0~0 2 COMB LCCOMB_X38_Y10_N4 6 " "Info: 2: + IC(4.246 ns) + CELL(0.225 ns) = 5.288 ns; Loc. = LCCOMB_X38_Y10_N4; Fanout = 6; COMB Node = 'single_cnt:u2\|process_0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.471 ns" { pin1[2] single_cnt:u2|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.272 ns) 6.382 ns single_cnt:u2\|tmp_ci~1 3 COMB LCCOMB_X38_Y7_N20 1 " "Info: 3: + IC(0.822 ns) + CELL(0.272 ns) = 6.382 ns; Loc. = LCCOMB_X38_Y7_N20; Fanout = 1; COMB Node = 'single_cnt:u2\|tmp_ci~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { single_cnt:u2|process_0~0 single_cnt:u2|tmp_ci~1 } "NODE_NAME" } } { "single_cnt.vhd" "" { Text "D:/VHDL/PillLoad_System/single_cnt.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.537 ns single_cnt:u2\|tmp_ci 4 REG LCFF_X38_Y7_N21 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 6.537 ns; Loc. = LCFF_X38_Y7_N21; Fanout = 2; REG Node = 'single_cnt:u2\|tmp_ci'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { single_cnt:u2|tmp_ci~1 single_cnt:u2|tmp_ci } "NODE_NAME" } } { "single_cnt.vhd" "" { Text "D:/VHDL/PillLoad_System/single_cnt.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.469 ns ( 22.47 % ) " "Info: Total cell delay = 1.469 ns ( 22.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.068 ns ( 77.53 % ) " "Info: Total interconnect delay = 5.068 ns ( 77.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.537 ns" { pin1[2] single_cnt:u2|process_0~0 single_cnt:u2|tmp_ci~1 single_cnt:u2|tmp_ci } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.537 ns" { pin1[2] {} pin1[2]~combout {} single_cnt:u2|process_0~0 {} single_cnt:u2|tmp_ci~1 {} single_cnt:u2|tmp_ci {} } { 0.000ns 0.000ns 4.246ns 0.822ns 0.000ns } { 0.000ns 0.817ns 0.225ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "single_cnt.vhd" "" { Text "D:/VHDL/PillLoad_System/single_cnt.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.783 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 4.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.712 ns) 2.546 ns divide:u1\|clk_tmp 2 REG LCFF_X5_Y11_N5 3 " "Info: 2: + IC(0.980 ns) + CELL(0.712 ns) = 2.546 ns; Loc. = LCFF_X5_Y11_N5; Fanout = 3; REG Node = 'divide:u1\|clk_tmp'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { clk divide:u1|clk_tmp } "NODE_NAME" } } { "divide.vhd" "" { Text "D:/VHDL/PillLoad_System/divide.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.619 ns) + CELL(0.618 ns) 4.783 ns single_cnt:u2\|tmp_ci 3 REG LCFF_X38_Y7_N21 2 " "Info: 3: + IC(1.619 ns) + CELL(0.618 ns) = 4.783 ns; Loc. = LCFF_X38_Y7_N21; Fanout = 2; REG Node = 'single_cnt:u2\|tmp_ci'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.237 ns" { divide:u1|clk_tmp single_cnt:u2|tmp_ci } "NODE_NAME" } } { "single_cnt.vhd" "" { Text "D:/VHDL/PillLoad_System/single_cnt.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 45.66 % ) " "Info: Total cell delay = 2.184 ns ( 45.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.599 ns ( 54.34 % ) " "Info: Total interconnect delay = 2.599 ns ( 54.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.783 ns" { clk divide:u1|clk_tmp single_cnt:u2|tmp_ci } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.783 ns" { clk {} clk~combout {} divide:u1|clk_tmp {} single_cnt:u2|tmp_ci {} } { 0.000ns 0.000ns 0.980ns 1.619ns } { 0.000ns 0.854ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.537 ns" { pin1[2] single_cnt:u2|process_0~0 single_cnt:u2|tmp_ci~1 single_cnt:u2|tmp_ci } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.537 ns" { pin1[2] {} pin1[2]~combout {} single_cnt:u2|process_0~0 {} single_cnt:u2|tmp_ci~1 {} single_cnt:u2|tmp_ci {} } { 0.000ns 0.000ns 4.246ns 0.822ns 0.000ns } { 0.000ns 0.817ns 0.225ns 0.272ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.783 ns" { clk divide:u1|clk_tmp single_cnt:u2|tmp_ci } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.783 ns" { clk {} clk~combout {} divide:u1|clk_tmp {} single_cnt:u2|tmp_ci {} } { 0.000ns 0.000ns 0.980ns 1.619ns } { 0.000ns 0.854ns 0.712ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk o3\[2\] count:u5\|tmpb\[0\] 12.980 ns register " "Info: tco from clock \"clk\" to destination pin \"o3\[2\]\" through register \"count:u5\|tmpb\[0\]\" is 12.980 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.327 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.712 ns) 2.546 ns divide:u1\|clk_tmp 2 REG LCFF_X5_Y11_N5 3 " "Info: 2: + IC(0.980 ns) + CELL(0.712 ns) = 2.546 ns; Loc. = LCFF_X5_Y11_N5; Fanout = 3; REG Node = 'divide:u1\|clk_tmp'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { clk divide:u1|clk_tmp } "NODE_NAME" } } { "divide.vhd" "" { Text "D:/VHDL/PillLoad_System/divide.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.619 ns) + CELL(0.712 ns) 4.877 ns single_cnt:u2\|tmp_ci 3 REG LCFF_X38_Y7_N21 2 " "Info: 3: + IC(1.619 ns) + CELL(0.712 ns) = 4.877 ns; Loc. = LCFF_X38_Y7_N21; Fanout = 2; REG Node = 'single_cnt:u2\|tmp_ci'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { divide:u1|clk_tmp single_cnt:u2|tmp_ci } "NODE_NAME" } } { "single_cnt.vhd" "" { Text "D:/VHDL/PillLoad_System/single_cnt.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.000 ns) 6.024 ns single_cnt:u2\|tmp_ci~clkctrl 4 COMB CLKCTRL_G10 10 " "Info: 4: + IC(1.147 ns) + CELL(0.000 ns) = 6.024 ns; Loc. = CLKCTRL_G10; Fanout = 10; COMB Node = 'single_cnt:u2\|tmp_ci~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { single_cnt:u2|tmp_ci single_cnt:u2|tmp_ci~clkctrl } "NODE_NAME" } } { "single_cnt.vhd" "" { Text "D:/VHDL/PillLoad_System/single_cnt.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.618 ns) 7.327 ns count:u5\|tmpb\[0\] 5 REG LCFF_X34_Y7_N3 13 " "Info: 5: + IC(0.685 ns) + CELL(0.618 ns) = 7.327 ns; Loc. = LCFF_X34_Y7_N3; Fanout = 13; REG Node = 'count:u5\|tmpb\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { single_cnt:u2|tmp_ci~clkctrl count:u5|tmpb[0] } "NODE_NAME" } } { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.896 ns ( 39.53 % ) " "Info: Total cell delay = 2.896 ns ( 39.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.431 ns ( 60.47 % ) " "Info: Total interconnect delay = 4.431 ns ( 60.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.327 ns" { clk divide:u1|clk_tmp single_cnt:u2|tmp_ci single_cnt:u2|tmp_ci~clkctrl count:u5|tmpb[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.327 ns" { clk {} clk~combout {} divide:u1|clk_tmp {} single_cnt:u2|tmp_ci {} single_cnt:u2|tmp_ci~clkctrl {} count:u5|tmpb[0] {} } { 0.000ns 0.000ns 0.980ns 1.619ns 1.147ns 0.685ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.559 ns + Longest register pin " "Info: + Longest register to pin delay is 5.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count:u5\|tmpb\[0\] 1 REG LCFF_X34_Y7_N3 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y7_N3; Fanout = 13; REG Node = 'count:u5\|tmpb\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count:u5|tmpb[0] } "NODE_NAME" } } { "count.vhd" "" { Text "D:/VHDL/PillLoad_System/count.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.366 ns) 0.689 ns count:u5\|display:u1\|Mux4~0 2 COMB LCCOMB_X34_Y7_N30 1 " "Info: 2: + IC(0.323 ns) + CELL(0.366 ns) = 0.689 ns; Loc. = LCCOMB_X34_Y7_N30; Fanout = 1; COMB Node = 'count:u5\|display:u1\|Mux4~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { count:u5|tmpb[0] count:u5|display:u1|Mux4~0 } "NODE_NAME" } } { "display.vhd" "" { Text "D:/VHDL/PillLoad_System/display.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.918 ns) + CELL(1.952 ns) 5.559 ns o3\[2\] 3 PIN PIN_F17 0 " "Info: 3: + IC(2.918 ns) + CELL(1.952 ns) = 5.559 ns; Loc. = PIN_F17; Fanout = 0; PIN Node = 'o3\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.870 ns" { count:u5|display:u1|Mux4~0 o3[2] } "NODE_NAME" } } { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.318 ns ( 41.70 % ) " "Info: Total cell delay = 2.318 ns ( 41.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.241 ns ( 58.30 % ) " "Info: Total interconnect delay = 3.241 ns ( 58.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.559 ns" { count:u5|tmpb[0] count:u5|display:u1|Mux4~0 o3[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.559 ns" { count:u5|tmpb[0] {} count:u5|display:u1|Mux4~0 {} o3[2] {} } { 0.000ns 0.323ns 2.918ns } { 0.000ns 0.366ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.327 ns" { clk divide:u1|clk_tmp single_cnt:u2|tmp_ci single_cnt:u2|tmp_ci~clkctrl count:u5|tmpb[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.327 ns" { clk {} clk~combout {} divide:u1|clk_tmp {} single_cnt:u2|tmp_ci {} single_cnt:u2|tmp_ci~clkctrl {} count:u5|tmpb[0] {} } { 0.000ns 0.000ns 0.980ns 1.619ns 1.147ns 0.685ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.559 ns" { count:u5|tmpb[0] count:u5|display:u1|Mux4~0 o3[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.559 ns" { count:u5|tmpb[0] {} count:u5|display:u1|Mux4~0 {} o3[2] {} } { 0.000ns 0.323ns 2.918ns } { 0.000ns 0.366ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "single_cnt:u2\|tmpb\[3\] pin1\[5\] clk 2.873 ns register " "Info: th for register \"single_cnt:u2\|tmpb\[3\]\" (data pin = \"pin1\[5\]\", clock pin = \"clk\") is 2.873 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.126 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.126 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.712 ns) 2.546 ns divide:u1\|clk_tmp 2 REG LCFF_X5_Y11_N5 3 " "Info: 2: + IC(0.980 ns) + CELL(0.712 ns) = 2.546 ns; Loc. = LCFF_X5_Y11_N5; Fanout = 3; REG Node = 'divide:u1\|clk_tmp'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { clk divide:u1|clk_tmp } "NODE_NAME" } } { "divide.vhd" "" { Text "D:/VHDL/PillLoad_System/divide.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.297 ns) + CELL(0.000 ns) 4.843 ns divide:u1\|clk_tmp~clkctrl 3 COMB CLKCTRL_G2 20 " "Info: 3: + IC(2.297 ns) + CELL(0.000 ns) = 4.843 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'divide:u1\|clk_tmp~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.297 ns" { divide:u1|clk_tmp divide:u1|clk_tmp~clkctrl } "NODE_NAME" } } { "divide.vhd" "" { Text "D:/VHDL/PillLoad_System/divide.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 6.126 ns single_cnt:u2\|tmpb\[3\] 4 REG LCFF_X38_Y7_N9 10 " "Info: 4: + IC(0.665 ns) + CELL(0.618 ns) = 6.126 ns; Loc. = LCFF_X38_Y7_N9; Fanout = 10; REG Node = 'single_cnt:u2\|tmpb\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { divide:u1|clk_tmp~clkctrl single_cnt:u2|tmpb[3] } "NODE_NAME" } } { "single_cnt.vhd" "" { Text "D:/VHDL/PillLoad_System/single_cnt.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 35.65 % ) " "Info: Total cell delay = 2.184 ns ( 35.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.942 ns ( 64.35 % ) " "Info: Total interconnect delay = 3.942 ns ( 64.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.126 ns" { clk divide:u1|clk_tmp divide:u1|clk_tmp~clkctrl single_cnt:u2|tmpb[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.126 ns" { clk {} clk~combout {} divide:u1|clk_tmp {} divide:u1|clk_tmp~clkctrl {} single_cnt:u2|tmpb[3] {} } { 0.000ns 0.000ns 0.980ns 2.297ns 0.665ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "single_cnt.vhd" "" { Text "D:/VHDL/PillLoad_System/single_cnt.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.402 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns pin1\[5\] 1 PIN PIN_L2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L2; Fanout = 1; PIN Node = 'pin1\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin1[5] } "NODE_NAME" } } { "PillLoad_System.vhd" "" { Text "D:/VHDL/PillLoad_System/PillLoad_System.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.623 ns) + CELL(0.378 ns) 2.865 ns single_cnt:u2\|process_0~1 2 COMB LCCOMB_X38_Y7_N28 6 " "Info: 2: + IC(1.623 ns) + CELL(0.378 ns) = 2.865 ns; Loc. = LCCOMB_X38_Y7_N28; Fanout = 6; COMB Node = 'single_cnt:u2\|process_0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { pin1[5] single_cnt:u2|process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.154 ns) 3.247 ns single_cnt:u2\|tmpb~3 3 COMB LCCOMB_X38_Y7_N8 1 " "Info: 3: + IC(0.228 ns) + CELL(0.154 ns) = 3.247 ns; Loc. = LCCOMB_X38_Y7_N8; Fanout = 1; COMB Node = 'single_cnt:u2\|tmpb~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.382 ns" { single_cnt:u2|process_0~1 single_cnt:u2|tmpb~3 } "NODE_NAME" } } { "single_cnt.vhd" "" { Text "D:/VHDL/PillLoad_System/single_cnt.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 3.402 ns single_cnt:u2\|tmpb\[3\] 4 REG LCFF_X38_Y7_N9 10 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 3.402 ns; Loc. = LCFF_X38_Y7_N9; Fanout = 10; REG Node = 'single_cnt:u2\|tmpb\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { single_cnt:u2|tmpb~3 single_cnt:u2|tmpb[3] } "NODE_NAME" } } { "single_cnt.vhd" "" { Text "D:/VHDL/PillLoad_System/single_cnt.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.551 ns ( 45.59 % ) " "Info: Total cell delay = 1.551 ns ( 45.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.851 ns ( 54.41 % ) " "Info: Total interconnect delay = 1.851 ns ( 54.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.402 ns" { pin1[5] single_cnt:u2|process_0~1 single_cnt:u2|tmpb~3 single_cnt:u2|tmpb[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.402 ns" { pin1[5] {} pin1[5]~combout {} single_cnt:u2|process_0~1 {} single_cnt:u2|tmpb~3 {} single_cnt:u2|tmpb[3] {} } { 0.000ns 0.000ns 1.623ns 0.228ns 0.000ns } { 0.000ns 0.864ns 0.378ns 0.154ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.126 ns" { clk divide:u1|clk_tmp divide:u1|clk_tmp~clkctrl single_cnt:u2|tmpb[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.126 ns" { clk {} clk~combout {} divide:u1|clk_tmp {} divide:u1|clk_tmp~clkctrl {} single_cnt:u2|tmpb[3] {} } { 0.000ns 0.000ns 0.980ns 2.297ns 0.665ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.402 ns" { pin1[5] single_cnt:u2|process_0~1 single_cnt:u2|tmpb~3 single_cnt:u2|tmpb[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.402 ns" { pin1[5] {} pin1[5]~combout {} single_cnt:u2|process_0~1 {} single_cnt:u2|tmpb~3 {} single_cnt:u2|tmpb[3] {} } { 0.000ns 0.000ns 1.623ns 0.228ns 0.000ns } { 0.000ns 0.864ns 0.378ns 0.154ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 27 14:37:03 2023 " "Info: Processing ended: Mon Mar 27 14:37:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
