// Seed: 3266119452
`timescale 1ps / 1ps `timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  input id_1;
  logic id_2;
  type_1 id_3 (
      .id_0(1),
      .id_1(1)
  );
endmodule
