<dec f='llvm/llvm/lib/CodeGen/InterferenceCache.h' l='139' type='32'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.h' l='154'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.h' l='177' u='r' c='_ZNK4llvm17InterferenceCache13getMaxCursorsEv'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='63' u='r' c='_ZN4llvm17InterferenceCache4initEPNS_15MachineFunctionEPNS_17LiveIntervalUnionEPNS_11SlotIndexesEPNS_13LiveIntervalsEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='69' u='r' c='_ZN4llvm17InterferenceCache3getEj'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='76' u='r' c='_ZN4llvm17InterferenceCache3getEj'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='78' u='r' c='_ZN4llvm17InterferenceCache3getEj'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='81' u='r' c='_ZN4llvm17InterferenceCache3getEj'/>
<doc f='llvm/llvm/lib/CodeGen/InterferenceCache.h' l='136'>// We don&apos;t keep a cache entry for every physical register, that would use too
  // much memory. Instead, a fixed number of cache entries are used in a round-
  // robin manner.</doc>
