// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "05/09/2018 15:33:44"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module BitsPlease (
	clk,
	rst,
	PushButtons,
	ToggleSwitch,
	LED,
	display_0,
	display_1,
	display_2,
	display_3,
	display_4,
	display_5,
	display_6,
	display_7,
	matrix_row,
	matrix_col,
	lcd_RS,
	lcd_RW,
	lcd_E,
	lcd_DB,
	lcd_ON);
input 	[0:0] clk;
input 	[0:0] rst;
input 	[2:0] PushButtons;
input 	[17:0] ToggleSwitch;
output 	[1:0] LED;
output 	[6:0] display_0;
output 	[6:0] display_1;
output 	[6:0] display_2;
output 	[6:0] display_3;
output 	[6:0] display_4;
output 	[6:0] display_5;
output 	[6:0] display_6;
output 	[6:0] display_7;
output 	[7:0] matrix_row;
output 	[7:0] matrix_col;
output 	lcd_RS;
output 	lcd_RW;
output 	lcd_E;
output 	[7:0] lcd_DB;
output 	lcd_ON;

// Design Ports Information
// ToggleSwitch[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ToggleSwitch[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matrix_row[0]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matrix_row[1]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matrix_row[2]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matrix_row[3]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matrix_row[4]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matrix_row[5]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matrix_row[6]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matrix_row[7]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matrix_col[0]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matrix_col[1]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matrix_col[2]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matrix_col[3]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matrix_col[4]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matrix_col[5]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matrix_col[6]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matrix_col[7]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_RS	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_RW	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_E	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_DB[0]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_DB[1]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_DB[2]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_DB[3]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_DB[4]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_DB[5]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_DB[6]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_DB[7]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_ON	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk[0]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ToggleSwitch[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ToggleSwitch[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ToggleSwitch[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ToggleSwitch[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ToggleSwitch[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ToggleSwitch[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ToggleSwitch[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ToggleSwitch[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ToggleSwitch[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ToggleSwitch[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ToggleSwitch[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ToggleSwitch[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ToggleSwitch[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ToggleSwitch[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ToggleSwitch[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ToggleSwitch[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PushButtons[0]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PushButtons[2]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PushButtons[1]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("BitsPlease_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \ToggleSwitch[16]~input_o ;
wire \ToggleSwitch[17]~input_o ;
wire \matrix_col[0]~output_o ;
wire \matrix_col[1]~output_o ;
wire \matrix_col[2]~output_o ;
wire \matrix_col[3]~output_o ;
wire \matrix_col[4]~output_o ;
wire \matrix_col[5]~output_o ;
wire \matrix_col[6]~output_o ;
wire \matrix_col[7]~output_o ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \display_0[0]~output_o ;
wire \display_0[1]~output_o ;
wire \display_0[2]~output_o ;
wire \display_0[3]~output_o ;
wire \display_0[4]~output_o ;
wire \display_0[5]~output_o ;
wire \display_0[6]~output_o ;
wire \display_1[0]~output_o ;
wire \display_1[1]~output_o ;
wire \display_1[2]~output_o ;
wire \display_1[3]~output_o ;
wire \display_1[4]~output_o ;
wire \display_1[5]~output_o ;
wire \display_1[6]~output_o ;
wire \display_2[0]~output_o ;
wire \display_2[1]~output_o ;
wire \display_2[2]~output_o ;
wire \display_2[3]~output_o ;
wire \display_2[4]~output_o ;
wire \display_2[5]~output_o ;
wire \display_2[6]~output_o ;
wire \display_3[0]~output_o ;
wire \display_3[1]~output_o ;
wire \display_3[2]~output_o ;
wire \display_3[3]~output_o ;
wire \display_3[4]~output_o ;
wire \display_3[5]~output_o ;
wire \display_3[6]~output_o ;
wire \display_4[0]~output_o ;
wire \display_4[1]~output_o ;
wire \display_4[2]~output_o ;
wire \display_4[3]~output_o ;
wire \display_4[4]~output_o ;
wire \display_4[5]~output_o ;
wire \display_4[6]~output_o ;
wire \display_5[0]~output_o ;
wire \display_5[1]~output_o ;
wire \display_5[2]~output_o ;
wire \display_5[3]~output_o ;
wire \display_5[4]~output_o ;
wire \display_5[5]~output_o ;
wire \display_5[6]~output_o ;
wire \display_6[0]~output_o ;
wire \display_6[1]~output_o ;
wire \display_6[2]~output_o ;
wire \display_6[3]~output_o ;
wire \display_6[4]~output_o ;
wire \display_6[5]~output_o ;
wire \display_6[6]~output_o ;
wire \display_7[0]~output_o ;
wire \display_7[1]~output_o ;
wire \display_7[2]~output_o ;
wire \display_7[3]~output_o ;
wire \display_7[4]~output_o ;
wire \display_7[5]~output_o ;
wire \display_7[6]~output_o ;
wire \matrix_row[0]~output_o ;
wire \matrix_row[1]~output_o ;
wire \matrix_row[2]~output_o ;
wire \matrix_row[3]~output_o ;
wire \matrix_row[4]~output_o ;
wire \matrix_row[5]~output_o ;
wire \matrix_row[6]~output_o ;
wire \matrix_row[7]~output_o ;
wire \lcd_RS~output_o ;
wire \lcd_RW~output_o ;
wire \lcd_E~output_o ;
wire \lcd_DB[0]~output_o ;
wire \lcd_DB[1]~output_o ;
wire \lcd_DB[2]~output_o ;
wire \lcd_DB[3]~output_o ;
wire \lcd_DB[4]~output_o ;
wire \lcd_DB[5]~output_o ;
wire \lcd_DB[6]~output_o ;
wire \lcd_DB[7]~output_o ;
wire \lcd_ON~output_o ;
wire \clk[0]~input_o ;
wire \clk[0]~inputclkctrl_outclk ;
wire \rst[0]~input_o ;
wire \matrix|LEDMatrixController_1|Add0~0_combout ;
wire \matrix|LEDMatrixController_1|stateCounter~7_combout ;
wire \matrix|millisecondTimer_1|LFSR~0_combout ;
wire \matrix|hundredMicrosecondTimer_1|LFSR~6_combout ;
wire \matrix|microsecondTimer_1|LFSR~3_combout ;
wire \matrix|microsecondTimer_1|Equal0~0_combout ;
wire \matrix|microsecondTimer_1|LFSR~6_combout ;
wire \matrix|microsecondTimer_1|LFSR~0_combout ;
wire \matrix|microsecondTimer_1|LFSR~1_combout ;
wire \matrix|microsecondTimer_1|LFSR~2_combout ;
wire \matrix|microsecondTimer_1|LFSR~4_combout ;
wire \matrix|microsecondTimer_1|LFSR~5_combout ;
wire \matrix|microsecondTimer_1|pulse~0_combout ;
wire \matrix|microsecondTimer_1|pulse~q ;
wire \matrix|hundredMicrosecondTimer_1|LFSR[6]~1_combout ;
wire \matrix|hundredMicrosecondTimer_1|LFSR~0_combout ;
wire \matrix|hundredMicrosecondTimer_1|LFSR~4_combout ;
wire \matrix|hundredMicrosecondTimer_1|LFSR[6]~2_combout ;
wire \matrix|hundredMicrosecondTimer_1|LFSR~3_combout ;
wire \matrix|hundredMicrosecondTimer_1|LFSR~5_combout ;
wire \matrix|hundredMicrosecondTimer_1|Equal0~0_combout ;
wire \matrix|hundredMicrosecondTimer_1|LFSR~9_combout ;
wire \matrix|hundredMicrosecondTimer_1|LFSR~7_combout ;
wire \matrix|hundredMicrosecondTimer_1|LFSR~8_combout ;
wire \matrix|hundredMicrosecondTimer_1|Equal0~1_combout ;
wire \matrix|hundredMicrosecondTimer_1|pulse~0_combout ;
wire \matrix|hundredMicrosecondTimer_1|pulse~q ;
wire \matrix|millisecondTimer_1|LFSR[0]~1_combout ;
wire \matrix|millisecondTimer_1|LFSR~2_combout ;
wire \matrix|millisecondTimer_1|LFSR~3_combout ;
wire \matrix|millisecondTimer_1|LFSR~4_combout ;
wire \matrix|millisecondTimer_1|pulse~0_combout ;
wire \matrix|millisecondTimer_1|pulse~1_combout ;
wire \matrix|millisecondTimer_1|pulse~q ;
wire \matrix|LEDMatrixController_1|State[1]~0_combout ;
wire \matrix|LEDMatrixController_1|State~2_combout ;
wire \matrix|LEDMatrixController_1|State[1]~3_combout ;
wire \matrix|LEDMatrixController_1|ready~0_combout ;
wire \matrix|LEDMatrixController_1|ready~1_combout ;
wire \matrix|LEDMatrixController_1|ready~q ;
wire \matrix|LEDMatrixController_1|stateCounter[0]~4_combout ;
wire \matrix|LEDMatrixController_1|stateCounter[0]~5_combout ;
wire \matrix|LEDMatrixController_1|State~6_combout ;
wire \matrix|LEDMatrixController_1|stateCounter[0]~2_combout ;
wire \matrix|LEDMatrixController_1|stateCounter~3_combout ;
wire \matrix|LEDMatrixController_1|stateCounter~6_combout ;
wire \matrix|LEDMatrixController_1|stateCounter~8_combout ;
wire \matrix|LEDMatrixController_1|State~5_combout ;
wire \matrix|LEDMatrixController_1|State~1_combout ;
wire \matrix|LEDMatrixController_1|State~4_combout ;
wire \matrix|LEDMatrixController_1|Mux17~0_combout ;
wire \matrix|LEDMatrixController_1|colOut[7]~8_combout ;
wire \matrix|LEDMatrixController_1|colOut[0]~en_q ;
wire \matrix|LEDMatrixController_1|Mux19~0_combout ;
wire \matrix|LEDMatrixController_1|colOut[1]~en_q ;
wire \matrix|LEDMatrixController_1|Mux21~0_combout ;
wire \matrix|LEDMatrixController_1|colOut[2]~en_q ;
wire \matrix|LEDMatrixController_1|Mux23~0_combout ;
wire \matrix|LEDMatrixController_1|colOut[3]~en_q ;
wire \matrix|LEDMatrixController_1|Mux25~0_combout ;
wire \matrix|LEDMatrixController_1|colOut[4]~en_q ;
wire \matrix|LEDMatrixController_1|Mux27~0_combout ;
wire \matrix|LEDMatrixController_1|colOut[5]~en_q ;
wire \matrix|LEDMatrixController_1|Mux29~0_combout ;
wire \matrix|LEDMatrixController_1|colOut[6]~en_q ;
wire \matrix|LEDMatrixController_1|Mux32~0_combout ;
wire \matrix|LEDMatrixController_1|colOut[7]~en_q ;
wire \PushButtons[1]~input_o ;
wire \b2|Selector0~0_combout ;
wire \b2|State.OFF_STATE~q ;
wire \b2|StateNext.ON_STATE~0_combout ;
wire \b2|State.ON_STATE~q ;
wire \PushButtons[2]~input_o ;
wire \b3|Selector0~0_combout ;
wire \b3|State.OFF_STATE~q ;
wire \b3|StateNext.ON_STATE~0_combout ;
wire \b3|State.ON_STATE~q ;
wire \process_control|Selector0~0_combout ;
wire \process_control|Selector12~0_combout ;
wire \PushButtons[0]~input_o ;
wire \b1|Selector0~0_combout ;
wire \b1|State.OFF_STATE~q ;
wire \b1|StateNext.ON_STATE~0_combout ;
wire \b1|State.ON_STATE~q ;
wire \process_control|Selector14~0_combout ;
wire \button_decoder|ButtonVector4[0]~0_combout ;
wire \score_board|scoreboard_display|Selector2~0_combout ;
wire \score_board|scoreboard_display|Selector1~0_combout ;
wire \score_board|scoreboard_display|Add0~0_combout ;
wire \score_board|scoreboard_display|Selector0~0_combout ;
wire \score_board|scoreboard_display|Equal0~0_combout ;
wire \score_board|scoreboard_display|State~9_combout ;
wire \score_board|scoreboard_display|State.INIT~q ;
wire \score_board|scoreboard_display|Selector5~0_combout ;
wire \score_board|scoreboard_display|State.DISPLAY~q ;
wire \score_board|scoreboard_display|Selector3~0_combout ;
wire \process_control|Selector16~3_combout ;
wire \process_control|STATE.SCOREBOARD~q ;
wire \process_control|Selector14~1_combout ;
wire \process_control|Selector14~2_combout ;
wire \process_control|STATE.TRANSITION~q ;
wire \process_control|Selector15~1_combout ;
wire \process_control|STATE.GAME~q ;
wire \process_control|Selector7~1_combout ;
wire \process_control|Selector0~1_combout ;
wire \button_decoder|Decoder0~0_combout ;
wire \process_control|Selector16~2_combout ;
wire \process_control|buttons_select[0]~4_combout ;
wire \process_control|buttons_select[1]~5_combout ;
wire \process_control|buttons_select[0]~6_combout ;
wire \button_decoder|ButtonVector2[0]~0_combout ;
wire \access_control|FSM|State.INIT~0_combout ;
wire \access_control|FSM|State.INIT~q ;
wire \access_control|FSM|Selector35~1_combout ;
wire \access_control|FSM|Selector35~0_combout ;
wire \access_control|FSM|Selector36~0_combout ;
wire \access_control|FSM|Selector36~1_combout ;
wire \access_control|FSM|always0~1_combout ;
wire \access_control|FSM|Selector41~0_combout ;
wire \access_control|FSM|State.ACCESS~q ;
wire \access_control|FSM|Selector39~0_combout ;
wire \access_control|FSM|State.GETPASSWORD~q ;
wire \access_control|FSM|Selector40~0_combout ;
wire \access_control|FSM|State.DELAY0~q ;
wire \access_control|FSM|State~12_combout ;
wire \access_control|FSM|State.LOADPASSWORD~q ;
wire \access_control|FSM|State.CHECK~q ;
wire \ToggleSwitch[14]~input_o ;
wire \access_control|FSM|Address~14_combout ;
wire \ToggleSwitch[15]~input_o ;
wire \access_control|FSM|Address~15_combout ;
wire \ToggleSwitch[13]~input_o ;
wire \access_control|FSM|Address~13_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ;
wire \ToggleSwitch[0]~input_o ;
wire \access_control|FSM|Address~0_combout ;
wire \ToggleSwitch[1]~input_o ;
wire \access_control|FSM|Address~1_combout ;
wire \ToggleSwitch[2]~input_o ;
wire \access_control|FSM|Address~2_combout ;
wire \access_control|FSM|Address[2]~feeder_combout ;
wire \ToggleSwitch[3]~input_o ;
wire \access_control|FSM|Address~3_combout ;
wire \ToggleSwitch[4]~input_o ;
wire \access_control|FSM|Address~4_combout ;
wire \ToggleSwitch[5]~input_o ;
wire \access_control|FSM|Address~5_combout ;
wire \access_control|FSM|Address[5]~feeder_combout ;
wire \ToggleSwitch[6]~input_o ;
wire \access_control|FSM|Address~6_combout ;
wire \ToggleSwitch[7]~input_o ;
wire \access_control|FSM|Address~7_combout ;
wire \ToggleSwitch[8]~input_o ;
wire \access_control|FSM|Address~8_combout ;
wire \ToggleSwitch[9]~input_o ;
wire \access_control|FSM|Address~9_combout ;
wire \access_control|FSM|Address[9]~feeder_combout ;
wire \ToggleSwitch[10]~input_o ;
wire \access_control|FSM|Address~10_combout ;
wire \ToggleSwitch[11]~input_o ;
wire \access_control|FSM|Address~11_combout ;
wire \ToggleSwitch[12]~input_o ;
wire \access_control|FSM|Address~12_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~62_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~63_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~60_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~61_combout ;
wire \access_control|FSM|Password_Memory_Reg[15]~15_combout ;
wire \~GND~combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~74_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~75_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~76_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~77_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~78_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~69_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~70_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~71_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~72_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~73_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~56_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~57_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~58_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~59_combout ;
wire \access_control|FSM|Password_Memory_Reg[14]~14_combout ;
wire \access_control|WideOr0~8_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~61_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~62_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~59_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~60_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~63_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~52_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~53_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~54_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~55_combout ;
wire \access_control|FSM|Password_Memory_Reg[13]~13_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~64_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~65_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~66_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~67_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~68_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~50_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~51_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~48_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~49_combout ;
wire \access_control|FSM|Password_Memory_Reg[12]~12_combout ;
wire \access_control|WideOr0~7_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~0_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~1_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~2_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~3_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~4_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~2_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~3_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~0_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~1_combout ;
wire \access_control|FSM|Password_Memory_Reg[0]~0_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~5_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~6_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~7_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~8_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~9_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~6_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~7_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~4_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~5_combout ;
wire \access_control|FSM|Password_Memory_Reg[1]~1_combout ;
wire \access_control|WideOr0~0_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~14_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~15_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~12_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~13_combout ;
wire \access_control|FSM|Password_Memory_Reg[3]~3_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~10_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~11_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~12_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~13_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~14_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~17_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~18_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~15_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~16_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~19_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~8_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~9_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~10_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~11_combout ;
wire \access_control|FSM|Password_Memory_Reg[2]~2_combout ;
wire \access_control|WideOr0~1_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~18_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~19_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~16_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~17_combout ;
wire \access_control|FSM|Password_Memory_Reg[4]~4_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~27_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~28_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~25_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~26_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~29_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~20_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~21_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~22_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~23_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~24_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~20_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~21_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~22_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~23_combout ;
wire \access_control|FSM|Password_Memory_Reg[5]~5_combout ;
wire \access_control|WideOr0~2_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~35_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~36_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~37_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~38_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~39_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~24_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~25_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~26_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~27_combout ;
wire \access_control|FSM|Password_Memory_Reg[6]~6_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~28_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~29_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~30_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~31_combout ;
wire \access_control|FSM|Password_Memory_Reg[7]~7_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~30_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~31_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~32_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~33_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~34_combout ;
wire \access_control|WideOr0~3_combout ;
wire \access_control|WideOr0~4_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~50_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~51_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~52_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~53_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~42_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~43_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~40_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~41_combout ;
wire \access_control|FSM|Password_Memory_Reg[11]~11_combout ;
wire \access_control|Memory_data_wire~0_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~44_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~45_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~46_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~47_combout ;
wire \access_control|FSM|Password_Memory_Reg[10]~10_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~54_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~55_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~56_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~57_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~58_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~32_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~33_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~34_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~35_combout ;
wire \access_control|FSM|Password_Memory_Reg[8]~8_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~36_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~37_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~38_combout ;
wire \access_control|ROM|altsyncram_component|auto_generated|mux2|_~39_combout ;
wire \access_control|FSM|Password_Memory_Reg[9]~9_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~47_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~48_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~45_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~46_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~49_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~42_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~43_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~40_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~41_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~44_combout ;
wire \access_control|WideOr0~5_combout ;
wire \access_control|WideOr0~6_combout ;
wire \access_control|WideOr0~9_combout ;
wire \access_control|FSM|WideOr3~0_combout ;
wire \access_control|FSM|Selector3~0_combout ;
wire \access_control|FSM|Selector4~0_combout ;
wire \access_control|FSM|WideOr0~8_combout ;
wire \access_control|FSM|Selector7~0_combout ;
wire \access_control|FSM|Selector8~0_combout ;
wire \access_control|RAM|altsyncram_component|auto_generated|mux2|_~79_combout ;
wire \access_control|FSM|WideOr0~6_combout ;
wire \access_control|FSM|Selector10~0_combout ;
wire \access_control|FSM|Selector9~0_combout ;
wire \access_control|FSM|WideOr0~5_combout ;
wire \access_control|FSM|Selector6~0_combout ;
wire \access_control|FSM|Selector5~0_combout ;
wire \access_control|FSM|WideOr0~7_combout ;
wire \access_control|FSM|WideOr0~9_combout ;
wire \access_control|FSM|Selector2~0_combout ;
wire \access_control|FSM|Selector14~0_combout ;
wire \access_control|FSM|Selector13~0_combout ;
wire \access_control|FSM|WideOr0~2_combout ;
wire \access_control|FSM|Selector18~0_combout ;
wire \access_control|FSM|Selector17~0_combout ;
wire \access_control|FSM|WideOr0~0_combout ;
wire \access_control|FSM|Selector12~0_combout ;
wire \access_control|FSM|Selector11~0_combout ;
wire \access_control|FSM|WideOr0~3_combout ;
wire \access_control|FSM|Selector15~0_combout ;
wire \access_control|FSM|Selector16~0_combout ;
wire \access_control|FSM|WideOr0~1_combout ;
wire \access_control|FSM|WideOr0~4_combout ;
wire \access_control|FSM|Selector2~1_combout ;
wire \access_control|FSM|Invalid_Input_Flag.1~q ;
wire \access_control|FSM|Selector0~0_combout ;
wire \access_control|FSM|Selector0~1_combout ;
wire \process_control|Selector13~3_combout ;
wire \process_control|Selector15~0_combout ;
wire \process_control|buttons_select[1]~7_combout ;
wire \process_control|Selector13~2_combout ;
wire \process_control|Selector12~1_combout ;
wire \process_control|STATE~9_combout ;
wire \process_control|STATE.INIT~q ;
wire \process_control|Selector13~4_combout ;
wire \process_control|STATE.ACCESSCONTROL~q ;
wire \process_control|Selector10~0_combout ;
wire \process_control|Selector9~0_combout ;
wire \score_board|scoreboard_display|userid_score_output~2_combout ;
wire \score_board|scoreboard_display|userid_score_output[0]~1_combout ;
wire \process_control|game_score_select[1]~feeder_combout ;
wire \process_control|game_score_select[0]~0_combout ;
wire \process_control|game_score_select[0]~1_combout ;
wire \mux|Mux1~0_combout ;
wire \mux|Mux32~0_combout ;
wire \mux|Mux32~0clkctrl_outclk ;
wire \score_board|scoreboard_display|userid_score_output~0_combout ;
wire \mux|Mux0~0_combout ;
wire \seven_seg|_display7|WideOr6~0_combout ;
wire \seven_seg|_display7|WideOr4~0_combout ;
wire \seven_seg|_display7|WideOr1~0_combout ;
wire \mux|Mux19~0_combout ;
wire \mux|Mux16~0_combout ;
wire \mux|Mux17~0_combout ;
wire \mux|Mux18~0_combout ;
wire \seven_seg|_display3|WideOr6~0_combout ;
wire \seven_seg|_display3|WideOr5~0_combout ;
wire \seven_seg|_display3|WideOr4~0_combout ;
wire \seven_seg|_display3|WideOr3~0_combout ;
wire \seven_seg|_display3|WideOr2~0_combout ;
wire \seven_seg|_display3|WideOr1~0_combout ;
wire \seven_seg|_display3|WideOr0~0_combout ;
wire \mux|Mux20~0_combout ;
wire \mux|Mux22~0_combout ;
wire \mux|Mux21~0_combout ;
wire \mux|Mux23~0_combout ;
wire \seven_seg|_display2|WideOr6~0_combout ;
wire \seven_seg|_display2|WideOr5~0_combout ;
wire \seven_seg|_display2|WideOr4~0_combout ;
wire \seven_seg|_display2|WideOr3~0_combout ;
wire \seven_seg|_display2|WideOr2~0_combout ;
wire \seven_seg|_display2|WideOr1~0_combout ;
wire \seven_seg|_display2|WideOr0~0_combout ;
wire \mux|Mux24~0_combout ;
wire \mux|Mux27~0_combout ;
wire \mux|Mux26~0_combout ;
wire \mux|Mux25~0_combout ;
wire \seven_seg|_display1|WideOr6~0_combout ;
wire \seven_seg|_display1|WideOr5~0_combout ;
wire \seven_seg|_display1|WideOr4~0_combout ;
wire \seven_seg|_display1|WideOr3~0_combout ;
wire \seven_seg|_display1|WideOr2~0_combout ;
wire \seven_seg|_display1|WideOr1~0_combout ;
wire \seven_seg|_display1|WideOr0~0_combout ;
wire \mux|Mux31~0_combout ;
wire \mux|Mux30~0_combout ;
wire \mux|Mux29~0_combout ;
wire \mux|Mux28~0_combout ;
wire \seven_seg|_display0|WideOr6~0_combout ;
wire \seven_seg|_display0|WideOr5~0_combout ;
wire \seven_seg|_display0|WideOr4~0_combout ;
wire \seven_seg|_display0|WideOr3~0_combout ;
wire \seven_seg|_display0|WideOr2~0_combout ;
wire \seven_seg|_display0|WideOr1~0_combout ;
wire \seven_seg|_display0|WideOr0~0_combout ;
wire \lcd_display|STATE~32_combout ;
wire \lcd_display|clk_count_400hz[0]~20_combout ;
wire \lcd_display|LessThan0~2_combout ;
wire \lcd_display|LessThan0~1_combout ;
wire \lcd_display|LessThan0~3_combout ;
wire \lcd_display|LessThan0~0_combout ;
wire \lcd_display|LessThan0~4_combout ;
wire \lcd_display|clk_count_400hz[2]~46_combout ;
wire \lcd_display|clk_count_400hz[0]~21 ;
wire \lcd_display|clk_count_400hz[1]~22_combout ;
wire \lcd_display|clk_count_400hz[1]~23 ;
wire \lcd_display|clk_count_400hz[2]~24_combout ;
wire \lcd_display|clk_count_400hz[2]~25 ;
wire \lcd_display|clk_count_400hz[3]~26_combout ;
wire \lcd_display|clk_count_400hz[3]~27 ;
wire \lcd_display|clk_count_400hz[4]~28_combout ;
wire \lcd_display|clk_count_400hz[4]~29 ;
wire \lcd_display|clk_count_400hz[5]~30_combout ;
wire \lcd_display|clk_count_400hz[5]~31 ;
wire \lcd_display|clk_count_400hz[6]~32_combout ;
wire \lcd_display|clk_count_400hz[6]~33 ;
wire \lcd_display|clk_count_400hz[7]~34_combout ;
wire \lcd_display|clk_count_400hz[7]~35 ;
wire \lcd_display|clk_count_400hz[8]~36_combout ;
wire \lcd_display|clk_count_400hz[8]~37 ;
wire \lcd_display|clk_count_400hz[9]~38_combout ;
wire \lcd_display|clk_count_400hz[9]~39 ;
wire \lcd_display|clk_count_400hz[10]~40_combout ;
wire \lcd_display|clk_count_400hz[10]~41 ;
wire \lcd_display|clk_count_400hz[11]~42_combout ;
wire \lcd_display|clk_count_400hz[11]~43 ;
wire \lcd_display|clk_count_400hz[12]~44_combout ;
wire \lcd_display|clk_count_400hz[12]~45 ;
wire \lcd_display|clk_count_400hz[13]~47_combout ;
wire \lcd_display|clk_count_400hz[13]~48 ;
wire \lcd_display|clk_count_400hz[14]~49_combout ;
wire \lcd_display|clk_count_400hz[14]~50 ;
wire \lcd_display|clk_count_400hz[15]~51_combout ;
wire \lcd_display|clk_count_400hz[15]~52 ;
wire \lcd_display|clk_count_400hz[16]~53_combout ;
wire \lcd_display|clk_count_400hz[16]~54 ;
wire \lcd_display|clk_count_400hz[17]~55_combout ;
wire \lcd_display|clk_count_400hz[17]~56 ;
wire \lcd_display|clk_count_400hz[18]~57_combout ;
wire \lcd_display|clk_count_400hz[18]~58 ;
wire \lcd_display|clk_count_400hz[19]~59_combout ;
wire \lcd_display|LessThan0~5_combout ;
wire \lcd_display|clk_400hz_enable~0_combout ;
wire \lcd_display|clk_400hz_enable~q ;
wire \lcd_display|NXT_CMD.RETURN~0_combout ;
wire \lcd_display|STATE.HOLD~q ;
wire \lcd_display|STATE~31_combout ;
wire \lcd_display|STATE.DROP_LCD_E~q ;
wire \lcd_display|char_count[0]~5_combout ;
wire \lcd_display|STATE.0000~feeder_combout ;
wire \lcd_display|STATE.0000~q ;
wire \lcd_display|Selector14~0_combout ;
wire \lcd_display|STATE~34_combout ;
wire \lcd_display|char_count[0]~6 ;
wire \lcd_display|char_count[1]~7_combout ;
wire \lcd_display|Selector13~0_combout ;
wire \lcd_display|char_count[1]~8 ;
wire \lcd_display|char_count[2]~9_combout ;
wire \lcd_display|Selector12~0_combout ;
wire \lcd_display|char_count[2]~10 ;
wire \lcd_display|char_count[3]~11_combout ;
wire \lcd_display|Selector11~0_combout ;
wire \lcd_display|char_count[3]~12 ;
wire \lcd_display|char_count[4]~13_combout ;
wire \lcd_display|Selector10~0_combout ;
wire \lcd_display|Selector22~0_combout ;
wire \lcd_display|Equal1~0_combout ;
wire \lcd_display|Selector22~1_combout ;
wire \lcd_display|NXT_CMD.LINE2~q ;
wire \lcd_display|STATE~41_combout ;
wire \lcd_display|STATE.LINE2~q ;
wire \lcd_display|NXT_CMD~17_combout ;
wire \lcd_display|NXT_CMD~18_combout ;
wire \lcd_display|NXT_CMD.INIT2~q ;
wire \lcd_display|STATE~37_combout ;
wire \lcd_display|STATE.INIT2~q ;
wire \lcd_display|Selector16~0_combout ;
wire \lcd_display|NXT_CMD.INIT3~q ;
wire \lcd_display|STATE~38_combout ;
wire \lcd_display|STATE.INIT3~q ;
wire \lcd_display|Selector17~0_combout ;
wire \lcd_display|NXT_CMD.FCNSET~q ;
wire \lcd_display|STATE~39_combout ;
wire \lcd_display|STATE.FCNSET~q ;
wire \lcd_display|Selector18~0_combout ;
wire \lcd_display|NXT_CMD.DISPOFF~q ;
wire \lcd_display|STATE~40_combout ;
wire \lcd_display|STATE.DISPOFF~q ;
wire \lcd_display|Selector20~0_combout ;
wire \lcd_display|NXT_CMD.DISPCLR~q ;
wire \lcd_display|STATE~33_combout ;
wire \lcd_display|STATE.DISPCLR~q ;
wire \lcd_display|Selector19~0_combout ;
wire \lcd_display|NXT_CMD.DISPON~q ;
wire \lcd_display|STATE~36_combout ;
wire \lcd_display|STATE.DISPON~q ;
wire \lcd_display|Selector21~0_combout ;
wire \lcd_display|NXT_CMD.MODESET~q ;
wire \lcd_display|STATE~35_combout ;
wire \lcd_display|STATE.MODESET~q ;
wire \lcd_display|Selector24~0_combout ;
wire \lcd_display|Selector24~1_combout ;
wire \lcd_display|NXT_CMD.RETURN~q ;
wire \lcd_display|STATE~42_combout ;
wire \lcd_display|STATE.RETURN~q ;
wire \lcd_display|LCD_DB[4]~9_combout ;
wire \lcd_display|Selector23~0_combout ;
wire \lcd_display|LCD_RS~0_combout ;
wire \lcd_display|Selector23~1_combout ;
wire \lcd_display|NXT_CMD.PRINT_STRING~q ;
wire \lcd_display|STATE~30_combout ;
wire \lcd_display|STATE.PRINT_STRING~q ;
wire \lcd_display|Selector1~0_combout ;
wire \lcd_display|LCD_RS~q ;
wire \lcd_display|LCD_E~0_combout ;
wire \lcd_display|LCD_E~q ;
wire \lcd_display|Selector9~0_combout ;
wire \lcd_display|Mux6~0_combout ;
wire \process_control|Selector7~0_combout ;
wire \process_control|Selector7~2_combout ;
wire \lcd_display|Mux6~4_combout ;
wire \lcd_display|Mux6~1_combout ;
wire \lcd_display|Mux6~2_combout ;
wire \lcd_display|Mux6~3_combout ;
wire \lcd_display|Mux6~5_combout ;
wire \lcd_display|Selector9~1_combout ;
wire \lcd_display|Selector8~0_combout ;
wire \lcd_display|Selector8~1_combout ;
wire \lcd_display|Mux5~0_combout ;
wire \lcd_display|Selector8~2_combout ;
wire \lcd_display|Mux5~1_combout ;
wire \lcd_display|Selector8~3_combout ;
wire \lcd_display|Selector8~4_combout ;
wire \lcd_display|Selector7~0_combout ;
wire \lcd_display|Mux4~0_combout ;
wire \lcd_display|Mux4~4_combout ;
wire \lcd_display|Mux4~1_combout ;
wire \lcd_display|Mux4~2_combout ;
wire \lcd_display|Mux4~3_combout ;
wire \lcd_display|Mux4~5_combout ;
wire \lcd_display|Selector7~1_combout ;
wire \lcd_display|LCD_DB[4]~3_combout ;
wire \lcd_display|LCD_DB~2_combout ;
wire \lcd_display|Mux3~1_combout ;
wire \lcd_display|Mux3~0_combout ;
wire \lcd_display|Mux3~3_combout ;
wire \lcd_display|Mux3~2_combout ;
wire \lcd_display|Mux3~4_combout ;
wire \lcd_display|LCD_DB~4_combout ;
wire \lcd_display|LCD_DB~5_combout ;
wire \lcd_display|LCD_DB[4]~15_combout ;
wire \lcd_display|Mux2~1_combout ;
wire \lcd_display|LCD_DB~6_combout ;
wire \lcd_display|Mux2~0_combout ;
wire \lcd_display|LCD_DB~7_combout ;
wire \lcd_display|LCD_DB~8_combout ;
wire \lcd_display|LCD_DB~10_combout ;
wire \lcd_display|LCD_DB[4]~11_combout ;
wire \lcd_display|LCD_DB~12_combout ;
wire \lcd_display|LCD_DB~13_combout ;
wire \lcd_display|LCD_DB~16_combout ;
wire \lcd_display|LCD_DB~17_combout ;
wire \lcd_display|LCD_DB~14_combout ;
wire \lcd_display|Selector3~0_combout ;
wire \lcd_display|Selector3~1_combout ;
wire \lcd_display|Selector2~0_combout ;
wire [31:0] \mux|data ;
wire [5:0] \matrix|microsecondTimer_1|LFSR ;
wire [3:0] \matrix|LEDMatrixController_1|stateCounter ;
wire [31:0] \score_board|scoreboard_display|userid_score_output ;
wire [4:0] \lcd_display|char_count ;
wire [15:0] \access_control|FSM|Password_User_Reg ;
wire [3:0] \matrix|LEDMatrixController_1|State ;
wire [7:0] \lcd_display|LCD_DB ;
wire [0:0] \score_board|scoreboard_display|scoreboard_eof ;
wire [2:0] \access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a ;
wire [1:0] \process_control|led_control ;
wire [15:0] \access_control|FSM|Password_Memory_Reg ;
wire [3:0] \matrix|millisecondTimer_1|LFSR ;
wire [19:0] \lcd_display|clk_count_400hz ;
wire [1:0] \process_control|game_score_select ;
wire [15:0] \access_control|FSM|Address ;
wire [0:0] \access_control|FSM|Access_Grant ;
wire [2:0] \process_control|buttons_select ;
wire [2:0] \process_control|lcd_control ;
wire [1:0] \access_control|FSM|Fail_Count ;
wire [2:0] \score_board|scoreboard_display|count ;
wire [2:0] \access_control|RAM|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w ;
wire [7:0] \matrix|hundredMicrosecondTimer_1|LFSR ;

wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \access_control|RAM|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \access_control|RAM|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \access_control|RAM|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \matrix_col[0]~output (
	.i(!\matrix|LEDMatrixController_1|colOut[0]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\matrix_col[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \matrix_col[0]~output .bus_hold = "false";
defparam \matrix_col[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \matrix_col[1]~output (
	.i(!\matrix|LEDMatrixController_1|colOut[1]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\matrix_col[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \matrix_col[1]~output .bus_hold = "false";
defparam \matrix_col[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \matrix_col[2]~output (
	.i(!\matrix|LEDMatrixController_1|colOut[2]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\matrix_col[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \matrix_col[2]~output .bus_hold = "false";
defparam \matrix_col[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \matrix_col[3]~output (
	.i(!\matrix|LEDMatrixController_1|colOut[3]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\matrix_col[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \matrix_col[3]~output .bus_hold = "false";
defparam \matrix_col[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \matrix_col[4]~output (
	.i(!\matrix|LEDMatrixController_1|colOut[4]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\matrix_col[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \matrix_col[4]~output .bus_hold = "false";
defparam \matrix_col[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \matrix_col[5]~output (
	.i(!\matrix|LEDMatrixController_1|colOut[5]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\matrix_col[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \matrix_col[5]~output .bus_hold = "false";
defparam \matrix_col[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \matrix_col[6]~output (
	.i(!\matrix|LEDMatrixController_1|colOut[6]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\matrix_col[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \matrix_col[6]~output .bus_hold = "false";
defparam \matrix_col[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \matrix_col[7]~output (
	.i(!\matrix|LEDMatrixController_1|colOut[7]~en_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\matrix_col[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \matrix_col[7]~output .bus_hold = "false";
defparam \matrix_col[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LED[0]~output (
	.i(\process_control|led_control [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \LED[1]~output (
	.i(\process_control|led_control [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \display_0[0]~output (
	.i(\seven_seg|_display7|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_0[0]~output .bus_hold = "false";
defparam \display_0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \display_0[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_0[1]~output .bus_hold = "false";
defparam \display_0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \display_0[2]~output (
	.i(\seven_seg|_display7|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_0[2]~output .bus_hold = "false";
defparam \display_0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \display_0[3]~output (
	.i(\seven_seg|_display7|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_0[3]~output .bus_hold = "false";
defparam \display_0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \display_0[4]~output (
	.i(\mux|data [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_0[4]~output .bus_hold = "false";
defparam \display_0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \display_0[5]~output (
	.i(\seven_seg|_display7|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_0[5]~output .bus_hold = "false";
defparam \display_0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \display_0[6]~output (
	.i(!\mux|data [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_0[6]~output .bus_hold = "false";
defparam \display_0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \display_1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_1[0]~output .bus_hold = "false";
defparam \display_1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \display_1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_1[1]~output .bus_hold = "false";
defparam \display_1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \display_1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_1[2]~output .bus_hold = "false";
defparam \display_1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \display_1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_1[3]~output .bus_hold = "false";
defparam \display_1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \display_1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_1[4]~output .bus_hold = "false";
defparam \display_1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \display_1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_1[5]~output .bus_hold = "false";
defparam \display_1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \display_1[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_1[6]~output .bus_hold = "false";
defparam \display_1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \display_2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_2[0]~output .bus_hold = "false";
defparam \display_2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \display_2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_2[1]~output .bus_hold = "false";
defparam \display_2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \display_2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_2[2]~output .bus_hold = "false";
defparam \display_2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \display_2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_2[3]~output .bus_hold = "false";
defparam \display_2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \display_2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_2[4]~output .bus_hold = "false";
defparam \display_2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \display_2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_2[5]~output .bus_hold = "false";
defparam \display_2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \display_2[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_2[6]~output .bus_hold = "false";
defparam \display_2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \display_3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_3[0]~output .bus_hold = "false";
defparam \display_3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \display_3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_3[1]~output .bus_hold = "false";
defparam \display_3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \display_3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_3[2]~output .bus_hold = "false";
defparam \display_3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \display_3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_3[3]~output .bus_hold = "false";
defparam \display_3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \display_3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_3[4]~output .bus_hold = "false";
defparam \display_3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \display_3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_3[5]~output .bus_hold = "false";
defparam \display_3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \display_3[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_3[6]~output .bus_hold = "false";
defparam \display_3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \display_4[0]~output (
	.i(\seven_seg|_display3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_4[0]~output .bus_hold = "false";
defparam \display_4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \display_4[1]~output (
	.i(\seven_seg|_display3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_4[1]~output .bus_hold = "false";
defparam \display_4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \display_4[2]~output (
	.i(\seven_seg|_display3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_4[2]~output .bus_hold = "false";
defparam \display_4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \display_4[3]~output (
	.i(\seven_seg|_display3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_4[3]~output .bus_hold = "false";
defparam \display_4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \display_4[4]~output (
	.i(\seven_seg|_display3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_4[4]~output .bus_hold = "false";
defparam \display_4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \display_4[5]~output (
	.i(\seven_seg|_display3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_4[5]~output .bus_hold = "false";
defparam \display_4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \display_4[6]~output (
	.i(!\seven_seg|_display3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_4[6]~output .bus_hold = "false";
defparam \display_4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \display_5[0]~output (
	.i(\seven_seg|_display2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_5[0]~output .bus_hold = "false";
defparam \display_5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \display_5[1]~output (
	.i(\seven_seg|_display2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_5[1]~output .bus_hold = "false";
defparam \display_5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \display_5[2]~output (
	.i(\seven_seg|_display2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_5[2]~output .bus_hold = "false";
defparam \display_5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \display_5[3]~output (
	.i(\seven_seg|_display2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_5[3]~output .bus_hold = "false";
defparam \display_5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \display_5[4]~output (
	.i(\seven_seg|_display2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_5[4]~output .bus_hold = "false";
defparam \display_5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \display_5[5]~output (
	.i(\seven_seg|_display2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_5[5]~output .bus_hold = "false";
defparam \display_5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \display_5[6]~output (
	.i(!\seven_seg|_display2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_5[6]~output .bus_hold = "false";
defparam \display_5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \display_6[0]~output (
	.i(\seven_seg|_display1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_6[0]~output .bus_hold = "false";
defparam \display_6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \display_6[1]~output (
	.i(\seven_seg|_display1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_6[1]~output .bus_hold = "false";
defparam \display_6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \display_6[2]~output (
	.i(\seven_seg|_display1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_6[2]~output .bus_hold = "false";
defparam \display_6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \display_6[3]~output (
	.i(\seven_seg|_display1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_6[3]~output .bus_hold = "false";
defparam \display_6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \display_6[4]~output (
	.i(\seven_seg|_display1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_6[4]~output .bus_hold = "false";
defparam \display_6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \display_6[5]~output (
	.i(\seven_seg|_display1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_6[5]~output .bus_hold = "false";
defparam \display_6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \display_6[6]~output (
	.i(!\seven_seg|_display1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_6[6]~output .bus_hold = "false";
defparam \display_6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \display_7[0]~output (
	.i(\seven_seg|_display0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_7[0]~output .bus_hold = "false";
defparam \display_7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \display_7[1]~output (
	.i(\seven_seg|_display0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_7[1]~output .bus_hold = "false";
defparam \display_7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \display_7[2]~output (
	.i(\seven_seg|_display0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_7[2]~output .bus_hold = "false";
defparam \display_7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \display_7[3]~output (
	.i(\seven_seg|_display0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_7[3]~output .bus_hold = "false";
defparam \display_7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \display_7[4]~output (
	.i(\seven_seg|_display0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_7[4]~output .bus_hold = "false";
defparam \display_7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \display_7[5]~output (
	.i(\seven_seg|_display0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_7[5]~output .bus_hold = "false";
defparam \display_7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \display_7[6]~output (
	.i(!\seven_seg|_display0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_7[6]~output .bus_hold = "false";
defparam \display_7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \matrix_row[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\matrix_row[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \matrix_row[0]~output .bus_hold = "false";
defparam \matrix_row[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \matrix_row[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\matrix_row[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \matrix_row[1]~output .bus_hold = "false";
defparam \matrix_row[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \matrix_row[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\matrix_row[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \matrix_row[2]~output .bus_hold = "false";
defparam \matrix_row[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \matrix_row[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\matrix_row[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \matrix_row[3]~output .bus_hold = "false";
defparam \matrix_row[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \matrix_row[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\matrix_row[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \matrix_row[4]~output .bus_hold = "false";
defparam \matrix_row[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \matrix_row[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\matrix_row[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \matrix_row[5]~output .bus_hold = "false";
defparam \matrix_row[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \matrix_row[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\matrix_row[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \matrix_row[6]~output .bus_hold = "false";
defparam \matrix_row[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \matrix_row[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\matrix_row[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \matrix_row[7]~output .bus_hold = "false";
defparam \matrix_row[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \lcd_RS~output (
	.i(\lcd_display|LCD_RS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_RS~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_RS~output .bus_hold = "false";
defparam \lcd_RS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \lcd_RW~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_RW~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_RW~output .bus_hold = "false";
defparam \lcd_RW~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \lcd_E~output (
	.i(\lcd_display|LCD_E~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_E~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_E~output .bus_hold = "false";
defparam \lcd_E~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \lcd_DB[0]~output (
	.i(\lcd_display|LCD_DB [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_DB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_DB[0]~output .bus_hold = "false";
defparam \lcd_DB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \lcd_DB[1]~output (
	.i(\lcd_display|LCD_DB [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_DB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_DB[1]~output .bus_hold = "false";
defparam \lcd_DB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \lcd_DB[2]~output (
	.i(\lcd_display|LCD_DB [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_DB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_DB[2]~output .bus_hold = "false";
defparam \lcd_DB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \lcd_DB[3]~output (
	.i(\lcd_display|LCD_DB [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_DB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_DB[3]~output .bus_hold = "false";
defparam \lcd_DB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \lcd_DB[4]~output (
	.i(\lcd_display|LCD_DB [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_DB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_DB[4]~output .bus_hold = "false";
defparam \lcd_DB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \lcd_DB[5]~output (
	.i(\lcd_display|LCD_DB [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_DB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_DB[5]~output .bus_hold = "false";
defparam \lcd_DB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \lcd_DB[6]~output (
	.i(\lcd_display|LCD_DB [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_DB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_DB[6]~output .bus_hold = "false";
defparam \lcd_DB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \lcd_DB[7]~output (
	.i(\lcd_display|LCD_DB [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_DB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_DB[7]~output .bus_hold = "false";
defparam \lcd_DB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \lcd_ON~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lcd_ON~output_o ),
	.obar());
// synopsys translate_off
defparam \lcd_ON~output .bus_hold = "false";
defparam \lcd_ON~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clk[0]~input (
	.i(clk[0]),
	.ibar(gnd),
	.o(\clk[0]~input_o ));
// synopsys translate_off
defparam \clk[0]~input .bus_hold = "false";
defparam \clk[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clk[0]~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk[0]~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk[0]~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk[0]~inputclkctrl .clock_type = "global clock";
defparam \clk[0]~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \rst[0]~input (
	.i(rst[0]),
	.ibar(gnd),
	.o(\rst[0]~input_o ));
// synopsys translate_off
defparam \rst[0]~input .bus_hold = "false";
defparam \rst[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N14
cycloneive_lcell_comb \matrix|LEDMatrixController_1|Add0~0 (
// Equation(s):
// \matrix|LEDMatrixController_1|Add0~0_combout  = (\matrix|LEDMatrixController_1|stateCounter [1] & \matrix|LEDMatrixController_1|stateCounter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\matrix|LEDMatrixController_1|stateCounter [1]),
	.datad(\matrix|LEDMatrixController_1|stateCounter [0]),
	.cin(gnd),
	.combout(\matrix|LEDMatrixController_1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|Add0~0 .lut_mask = 16'hF000;
defparam \matrix|LEDMatrixController_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N18
cycloneive_lcell_comb \matrix|LEDMatrixController_1|stateCounter~7 (
// Equation(s):
// \matrix|LEDMatrixController_1|stateCounter~7_combout  = (\matrix|LEDMatrixController_1|stateCounter[0]~2_combout  & (\matrix|LEDMatrixController_1|stateCounter [3] $ (((\matrix|LEDMatrixController_1|stateCounter [2] & 
// \matrix|LEDMatrixController_1|Add0~0_combout )))))

	.dataa(\matrix|LEDMatrixController_1|stateCounter [2]),
	.datab(\matrix|LEDMatrixController_1|Add0~0_combout ),
	.datac(\matrix|LEDMatrixController_1|stateCounter [3]),
	.datad(\matrix|LEDMatrixController_1|stateCounter[0]~2_combout ),
	.cin(gnd),
	.combout(\matrix|LEDMatrixController_1|stateCounter~7_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|stateCounter~7 .lut_mask = 16'h7800;
defparam \matrix|LEDMatrixController_1|stateCounter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y39_N8
cycloneive_lcell_comb \matrix|millisecondTimer_1|LFSR~0 (
// Equation(s):
// \matrix|millisecondTimer_1|LFSR~0_combout  = (\matrix|millisecondTimer_1|LFSR [0] $ (\matrix|millisecondTimer_1|LFSR [3])) # (!\rst[0]~input_o )

	.dataa(\matrix|millisecondTimer_1|LFSR [0]),
	.datab(gnd),
	.datac(\rst[0]~input_o ),
	.datad(\matrix|millisecondTimer_1|LFSR [3]),
	.cin(gnd),
	.combout(\matrix|millisecondTimer_1|LFSR~0_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|millisecondTimer_1|LFSR~0 .lut_mask = 16'h5FAF;
defparam \matrix|millisecondTimer_1|LFSR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y39_N22
cycloneive_lcell_comb \matrix|hundredMicrosecondTimer_1|LFSR~6 (
// Equation(s):
// \matrix|hundredMicrosecondTimer_1|LFSR~6_combout  = (\matrix|hundredMicrosecondTimer_1|LFSR [4]) # (!\rst[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst[0]~input_o ),
	.datad(\matrix|hundredMicrosecondTimer_1|LFSR [4]),
	.cin(gnd),
	.combout(\matrix|hundredMicrosecondTimer_1|LFSR~6_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|hundredMicrosecondTimer_1|LFSR~6 .lut_mask = 16'hFF0F;
defparam \matrix|hundredMicrosecondTimer_1|LFSR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y39_N4
cycloneive_lcell_comb \matrix|microsecondTimer_1|LFSR~3 (
// Equation(s):
// \matrix|microsecondTimer_1|LFSR~3_combout  = (\matrix|microsecondTimer_1|LFSR [5]) # (!\rst[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst[0]~input_o ),
	.datad(\matrix|microsecondTimer_1|LFSR [5]),
	.cin(gnd),
	.combout(\matrix|microsecondTimer_1|LFSR~3_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|microsecondTimer_1|LFSR~3 .lut_mask = 16'hFF0F;
defparam \matrix|microsecondTimer_1|LFSR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y39_N5
dffeas \matrix|microsecondTimer_1|LFSR[0] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|microsecondTimer_1|LFSR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|microsecondTimer_1|LFSR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|microsecondTimer_1|LFSR[0] .is_wysiwyg = "true";
defparam \matrix|microsecondTimer_1|LFSR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y39_N24
cycloneive_lcell_comb \matrix|microsecondTimer_1|Equal0~0 (
// Equation(s):
// \matrix|microsecondTimer_1|Equal0~0_combout  = (\matrix|microsecondTimer_1|LFSR [1]) # (((!\matrix|microsecondTimer_1|LFSR [3]) # (!\matrix|microsecondTimer_1|LFSR [0])) # (!\matrix|microsecondTimer_1|LFSR [2]))

	.dataa(\matrix|microsecondTimer_1|LFSR [1]),
	.datab(\matrix|microsecondTimer_1|LFSR [2]),
	.datac(\matrix|microsecondTimer_1|LFSR [0]),
	.datad(\matrix|microsecondTimer_1|LFSR [3]),
	.cin(gnd),
	.combout(\matrix|microsecondTimer_1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|microsecondTimer_1|Equal0~0 .lut_mask = 16'hBFFF;
defparam \matrix|microsecondTimer_1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y39_N28
cycloneive_lcell_comb \matrix|microsecondTimer_1|LFSR~6 (
// Equation(s):
// \matrix|microsecondTimer_1|LFSR~6_combout  = (\matrix|microsecondTimer_1|LFSR [4]) # (((\matrix|microsecondTimer_1|LFSR [5] & !\matrix|microsecondTimer_1|Equal0~0_combout )) # (!\rst[0]~input_o ))

	.dataa(\matrix|microsecondTimer_1|LFSR [4]),
	.datab(\rst[0]~input_o ),
	.datac(\matrix|microsecondTimer_1|LFSR [5]),
	.datad(\matrix|microsecondTimer_1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\matrix|microsecondTimer_1|LFSR~6_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|microsecondTimer_1|LFSR~6 .lut_mask = 16'hBBFB;
defparam \matrix|microsecondTimer_1|LFSR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y39_N29
dffeas \matrix|microsecondTimer_1|LFSR[5] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|microsecondTimer_1|LFSR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|microsecondTimer_1|LFSR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|microsecondTimer_1|LFSR[5] .is_wysiwyg = "true";
defparam \matrix|microsecondTimer_1|LFSR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y39_N10
cycloneive_lcell_comb \matrix|microsecondTimer_1|LFSR~0 (
// Equation(s):
// \matrix|microsecondTimer_1|LFSR~0_combout  = (\rst[0]~input_o  & ((\matrix|microsecondTimer_1|LFSR [4]) # ((\matrix|microsecondTimer_1|Equal0~0_combout ) # (!\matrix|microsecondTimer_1|LFSR [5]))))

	.dataa(\matrix|microsecondTimer_1|LFSR [4]),
	.datab(\matrix|microsecondTimer_1|LFSR [5]),
	.datac(\rst[0]~input_o ),
	.datad(\matrix|microsecondTimer_1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\matrix|microsecondTimer_1|LFSR~0_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|microsecondTimer_1|LFSR~0 .lut_mask = 16'hF0B0;
defparam \matrix|microsecondTimer_1|LFSR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y39_N12
cycloneive_lcell_comb \matrix|microsecondTimer_1|LFSR~1 (
// Equation(s):
// \matrix|microsecondTimer_1|LFSR~1_combout  = (\matrix|microsecondTimer_1|LFSR [5] $ (\matrix|microsecondTimer_1|LFSR [0])) # (!\matrix|microsecondTimer_1|LFSR~0_combout )

	.dataa(gnd),
	.datab(\matrix|microsecondTimer_1|LFSR [5]),
	.datac(\matrix|microsecondTimer_1|LFSR [0]),
	.datad(\matrix|microsecondTimer_1|LFSR~0_combout ),
	.cin(gnd),
	.combout(\matrix|microsecondTimer_1|LFSR~1_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|microsecondTimer_1|LFSR~1 .lut_mask = 16'h3CFF;
defparam \matrix|microsecondTimer_1|LFSR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y39_N13
dffeas \matrix|microsecondTimer_1|LFSR[1] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|microsecondTimer_1|LFSR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|microsecondTimer_1|LFSR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|microsecondTimer_1|LFSR[1] .is_wysiwyg = "true";
defparam \matrix|microsecondTimer_1|LFSR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y39_N18
cycloneive_lcell_comb \matrix|microsecondTimer_1|LFSR~2 (
// Equation(s):
// \matrix|microsecondTimer_1|LFSR~2_combout  = (\matrix|microsecondTimer_1|LFSR [1]) # (!\matrix|microsecondTimer_1|LFSR~0_combout )

	.dataa(\matrix|microsecondTimer_1|LFSR [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\matrix|microsecondTimer_1|LFSR~0_combout ),
	.cin(gnd),
	.combout(\matrix|microsecondTimer_1|LFSR~2_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|microsecondTimer_1|LFSR~2 .lut_mask = 16'hAAFF;
defparam \matrix|microsecondTimer_1|LFSR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y39_N19
dffeas \matrix|microsecondTimer_1|LFSR[2] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|microsecondTimer_1|LFSR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|microsecondTimer_1|LFSR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|microsecondTimer_1|LFSR[2] .is_wysiwyg = "true";
defparam \matrix|microsecondTimer_1|LFSR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y39_N2
cycloneive_lcell_comb \matrix|microsecondTimer_1|LFSR~4 (
// Equation(s):
// \matrix|microsecondTimer_1|LFSR~4_combout  = (\matrix|microsecondTimer_1|LFSR [2]) # (!\rst[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst[0]~input_o ),
	.datad(\matrix|microsecondTimer_1|LFSR [2]),
	.cin(gnd),
	.combout(\matrix|microsecondTimer_1|LFSR~4_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|microsecondTimer_1|LFSR~4 .lut_mask = 16'hFF0F;
defparam \matrix|microsecondTimer_1|LFSR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y39_N3
dffeas \matrix|microsecondTimer_1|LFSR[3] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|microsecondTimer_1|LFSR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|microsecondTimer_1|LFSR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|microsecondTimer_1|LFSR[3] .is_wysiwyg = "true";
defparam \matrix|microsecondTimer_1|LFSR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y39_N6
cycloneive_lcell_comb \matrix|microsecondTimer_1|LFSR~5 (
// Equation(s):
// \matrix|microsecondTimer_1|LFSR~5_combout  = (\matrix|microsecondTimer_1|LFSR [3]) # (!\rst[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst[0]~input_o ),
	.datad(\matrix|microsecondTimer_1|LFSR [3]),
	.cin(gnd),
	.combout(\matrix|microsecondTimer_1|LFSR~5_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|microsecondTimer_1|LFSR~5 .lut_mask = 16'hFF0F;
defparam \matrix|microsecondTimer_1|LFSR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y39_N7
dffeas \matrix|microsecondTimer_1|LFSR[4] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|microsecondTimer_1|LFSR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|microsecondTimer_1|LFSR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|microsecondTimer_1|LFSR[4] .is_wysiwyg = "true";
defparam \matrix|microsecondTimer_1|LFSR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y39_N0
cycloneive_lcell_comb \matrix|microsecondTimer_1|pulse~0 (
// Equation(s):
// \matrix|microsecondTimer_1|pulse~0_combout  = (!\matrix|microsecondTimer_1|LFSR [4] & (\matrix|microsecondTimer_1|LFSR [5] & (\rst[0]~input_o  & !\matrix|microsecondTimer_1|Equal0~0_combout )))

	.dataa(\matrix|microsecondTimer_1|LFSR [4]),
	.datab(\matrix|microsecondTimer_1|LFSR [5]),
	.datac(\rst[0]~input_o ),
	.datad(\matrix|microsecondTimer_1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\matrix|microsecondTimer_1|pulse~0_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|microsecondTimer_1|pulse~0 .lut_mask = 16'h0040;
defparam \matrix|microsecondTimer_1|pulse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y39_N1
dffeas \matrix|microsecondTimer_1|pulse (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|microsecondTimer_1|pulse~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|microsecondTimer_1|pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|microsecondTimer_1|pulse .is_wysiwyg = "true";
defparam \matrix|microsecondTimer_1|pulse .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y39_N30
cycloneive_lcell_comb \matrix|hundredMicrosecondTimer_1|LFSR[6]~1 (
// Equation(s):
// \matrix|hundredMicrosecondTimer_1|LFSR[6]~1_combout  = (\matrix|microsecondTimer_1|pulse~q ) # (!\rst[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst[0]~input_o ),
	.datad(\matrix|microsecondTimer_1|pulse~q ),
	.cin(gnd),
	.combout(\matrix|hundredMicrosecondTimer_1|LFSR[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|hundredMicrosecondTimer_1|LFSR[6]~1 .lut_mask = 16'hFF0F;
defparam \matrix|hundredMicrosecondTimer_1|LFSR[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y39_N23
dffeas \matrix|hundredMicrosecondTimer_1|LFSR[5] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|hundredMicrosecondTimer_1|LFSR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\matrix|hundredMicrosecondTimer_1|LFSR[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|hundredMicrosecondTimer_1|LFSR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|hundredMicrosecondTimer_1|LFSR[5] .is_wysiwyg = "true";
defparam \matrix|hundredMicrosecondTimer_1|LFSR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y39_N12
cycloneive_lcell_comb \matrix|hundredMicrosecondTimer_1|LFSR~0 (
// Equation(s):
// \matrix|hundredMicrosecondTimer_1|LFSR~0_combout  = (\matrix|hundredMicrosecondTimer_1|LFSR [7]) # (((!\matrix|hundredMicrosecondTimer_1|Equal0~1_combout  & !\matrix|hundredMicrosecondTimer_1|Equal0~0_combout )) # (!\rst[0]~input_o ))

	.dataa(\matrix|hundredMicrosecondTimer_1|LFSR [7]),
	.datab(\matrix|hundredMicrosecondTimer_1|Equal0~1_combout ),
	.datac(\rst[0]~input_o ),
	.datad(\matrix|hundredMicrosecondTimer_1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\matrix|hundredMicrosecondTimer_1|LFSR~0_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|hundredMicrosecondTimer_1|LFSR~0 .lut_mask = 16'hAFBF;
defparam \matrix|hundredMicrosecondTimer_1|LFSR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y39_N13
dffeas \matrix|hundredMicrosecondTimer_1|LFSR[0] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|hundredMicrosecondTimer_1|LFSR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\matrix|hundredMicrosecondTimer_1|LFSR[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|hundredMicrosecondTimer_1|LFSR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|hundredMicrosecondTimer_1|LFSR[0] .is_wysiwyg = "true";
defparam \matrix|hundredMicrosecondTimer_1|LFSR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y39_N8
cycloneive_lcell_comb \matrix|hundredMicrosecondTimer_1|LFSR~4 (
// Equation(s):
// \matrix|hundredMicrosecondTimer_1|LFSR~4_combout  = (\matrix|hundredMicrosecondTimer_1|LFSR [0]) # (((!\matrix|hundredMicrosecondTimer_1|Equal0~1_combout  & !\matrix|hundredMicrosecondTimer_1|Equal0~0_combout )) # (!\rst[0]~input_o ))

	.dataa(\matrix|hundredMicrosecondTimer_1|LFSR [0]),
	.datab(\matrix|hundredMicrosecondTimer_1|Equal0~1_combout ),
	.datac(\rst[0]~input_o ),
	.datad(\matrix|hundredMicrosecondTimer_1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\matrix|hundredMicrosecondTimer_1|LFSR~4_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|hundredMicrosecondTimer_1|LFSR~4 .lut_mask = 16'hAFBF;
defparam \matrix|hundredMicrosecondTimer_1|LFSR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y39_N9
dffeas \matrix|hundredMicrosecondTimer_1|LFSR[1] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|hundredMicrosecondTimer_1|LFSR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\matrix|hundredMicrosecondTimer_1|LFSR[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|hundredMicrosecondTimer_1|LFSR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|hundredMicrosecondTimer_1|LFSR[1] .is_wysiwyg = "true";
defparam \matrix|hundredMicrosecondTimer_1|LFSR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y39_N28
cycloneive_lcell_comb \matrix|hundredMicrosecondTimer_1|LFSR[6]~2 (
// Equation(s):
// \matrix|hundredMicrosecondTimer_1|LFSR[6]~2_combout  = (\rst[0]~input_o  & ((\matrix|hundredMicrosecondTimer_1|Equal0~1_combout ) # (\matrix|hundredMicrosecondTimer_1|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\matrix|hundredMicrosecondTimer_1|Equal0~1_combout ),
	.datac(\rst[0]~input_o ),
	.datad(\matrix|hundredMicrosecondTimer_1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\matrix|hundredMicrosecondTimer_1|LFSR[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|hundredMicrosecondTimer_1|LFSR[6]~2 .lut_mask = 16'hF0C0;
defparam \matrix|hundredMicrosecondTimer_1|LFSR[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y39_N14
cycloneive_lcell_comb \matrix|hundredMicrosecondTimer_1|LFSR~3 (
// Equation(s):
// \matrix|hundredMicrosecondTimer_1|LFSR~3_combout  = (\matrix|hundredMicrosecondTimer_1|LFSR [7] $ (\matrix|hundredMicrosecondTimer_1|LFSR [1])) # (!\matrix|hundredMicrosecondTimer_1|LFSR[6]~2_combout )

	.dataa(gnd),
	.datab(\matrix|hundredMicrosecondTimer_1|LFSR [7]),
	.datac(\matrix|hundredMicrosecondTimer_1|LFSR [1]),
	.datad(\matrix|hundredMicrosecondTimer_1|LFSR[6]~2_combout ),
	.cin(gnd),
	.combout(\matrix|hundredMicrosecondTimer_1|LFSR~3_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|hundredMicrosecondTimer_1|LFSR~3 .lut_mask = 16'h3CFF;
defparam \matrix|hundredMicrosecondTimer_1|LFSR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y39_N15
dffeas \matrix|hundredMicrosecondTimer_1|LFSR[2] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|hundredMicrosecondTimer_1|LFSR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\matrix|hundredMicrosecondTimer_1|LFSR[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|hundredMicrosecondTimer_1|LFSR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|hundredMicrosecondTimer_1|LFSR[2] .is_wysiwyg = "true";
defparam \matrix|hundredMicrosecondTimer_1|LFSR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y39_N26
cycloneive_lcell_comb \matrix|hundredMicrosecondTimer_1|LFSR~5 (
// Equation(s):
// \matrix|hundredMicrosecondTimer_1|LFSR~5_combout  = (\matrix|hundredMicrosecondTimer_1|LFSR [7] $ (\matrix|hundredMicrosecondTimer_1|LFSR [2])) # (!\matrix|hundredMicrosecondTimer_1|LFSR[6]~2_combout )

	.dataa(gnd),
	.datab(\matrix|hundredMicrosecondTimer_1|LFSR [7]),
	.datac(\matrix|hundredMicrosecondTimer_1|LFSR [2]),
	.datad(\matrix|hundredMicrosecondTimer_1|LFSR[6]~2_combout ),
	.cin(gnd),
	.combout(\matrix|hundredMicrosecondTimer_1|LFSR~5_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|hundredMicrosecondTimer_1|LFSR~5 .lut_mask = 16'h3CFF;
defparam \matrix|hundredMicrosecondTimer_1|LFSR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y39_N27
dffeas \matrix|hundredMicrosecondTimer_1|LFSR[3] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|hundredMicrosecondTimer_1|LFSR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\matrix|hundredMicrosecondTimer_1|LFSR[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|hundredMicrosecondTimer_1|LFSR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|hundredMicrosecondTimer_1|LFSR[3] .is_wysiwyg = "true";
defparam \matrix|hundredMicrosecondTimer_1|LFSR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y39_N24
cycloneive_lcell_comb \matrix|hundredMicrosecondTimer_1|Equal0~0 (
// Equation(s):
// \matrix|hundredMicrosecondTimer_1|Equal0~0_combout  = (((\matrix|hundredMicrosecondTimer_1|LFSR [2]) # (\matrix|hundredMicrosecondTimer_1|LFSR [0])) # (!\matrix|hundredMicrosecondTimer_1|LFSR [1])) # (!\matrix|hundredMicrosecondTimer_1|LFSR [3])

	.dataa(\matrix|hundredMicrosecondTimer_1|LFSR [3]),
	.datab(\matrix|hundredMicrosecondTimer_1|LFSR [1]),
	.datac(\matrix|hundredMicrosecondTimer_1|LFSR [2]),
	.datad(\matrix|hundredMicrosecondTimer_1|LFSR [0]),
	.cin(gnd),
	.combout(\matrix|hundredMicrosecondTimer_1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|hundredMicrosecondTimer_1|Equal0~0 .lut_mask = 16'hFFF7;
defparam \matrix|hundredMicrosecondTimer_1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y39_N20
cycloneive_lcell_comb \matrix|hundredMicrosecondTimer_1|LFSR~9 (
// Equation(s):
// \matrix|hundredMicrosecondTimer_1|LFSR~9_combout  = (\matrix|hundredMicrosecondTimer_1|LFSR [5]) # (((!\matrix|hundredMicrosecondTimer_1|Equal0~1_combout  & !\matrix|hundredMicrosecondTimer_1|Equal0~0_combout )) # (!\rst[0]~input_o ))

	.dataa(\matrix|hundredMicrosecondTimer_1|LFSR [5]),
	.datab(\matrix|hundredMicrosecondTimer_1|Equal0~1_combout ),
	.datac(\rst[0]~input_o ),
	.datad(\matrix|hundredMicrosecondTimer_1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\matrix|hundredMicrosecondTimer_1|LFSR~9_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|hundredMicrosecondTimer_1|LFSR~9 .lut_mask = 16'hAFBF;
defparam \matrix|hundredMicrosecondTimer_1|LFSR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y39_N21
dffeas \matrix|hundredMicrosecondTimer_1|LFSR[6] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|hundredMicrosecondTimer_1|LFSR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\matrix|hundredMicrosecondTimer_1|LFSR[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|hundredMicrosecondTimer_1|LFSR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|hundredMicrosecondTimer_1|LFSR[6] .is_wysiwyg = "true";
defparam \matrix|hundredMicrosecondTimer_1|LFSR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y39_N16
cycloneive_lcell_comb \matrix|hundredMicrosecondTimer_1|LFSR~7 (
// Equation(s):
// \matrix|hundredMicrosecondTimer_1|LFSR~7_combout  = (\matrix|hundredMicrosecondTimer_1|LFSR [6]) # (!\rst[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst[0]~input_o ),
	.datad(\matrix|hundredMicrosecondTimer_1|LFSR [6]),
	.cin(gnd),
	.combout(\matrix|hundredMicrosecondTimer_1|LFSR~7_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|hundredMicrosecondTimer_1|LFSR~7 .lut_mask = 16'hFF0F;
defparam \matrix|hundredMicrosecondTimer_1|LFSR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y39_N17
dffeas \matrix|hundredMicrosecondTimer_1|LFSR[7] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|hundredMicrosecondTimer_1|LFSR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\matrix|hundredMicrosecondTimer_1|LFSR[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|hundredMicrosecondTimer_1|LFSR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|hundredMicrosecondTimer_1|LFSR[7] .is_wysiwyg = "true";
defparam \matrix|hundredMicrosecondTimer_1|LFSR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y39_N10
cycloneive_lcell_comb \matrix|hundredMicrosecondTimer_1|LFSR~8 (
// Equation(s):
// \matrix|hundredMicrosecondTimer_1|LFSR~8_combout  = (\matrix|hundredMicrosecondTimer_1|LFSR [7] $ (\matrix|hundredMicrosecondTimer_1|LFSR [3])) # (!\matrix|hundredMicrosecondTimer_1|LFSR[6]~2_combout )

	.dataa(gnd),
	.datab(\matrix|hundredMicrosecondTimer_1|LFSR [7]),
	.datac(\matrix|hundredMicrosecondTimer_1|LFSR [3]),
	.datad(\matrix|hundredMicrosecondTimer_1|LFSR[6]~2_combout ),
	.cin(gnd),
	.combout(\matrix|hundredMicrosecondTimer_1|LFSR~8_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|hundredMicrosecondTimer_1|LFSR~8 .lut_mask = 16'h3CFF;
defparam \matrix|hundredMicrosecondTimer_1|LFSR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y39_N11
dffeas \matrix|hundredMicrosecondTimer_1|LFSR[4] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|hundredMicrosecondTimer_1|LFSR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\matrix|hundredMicrosecondTimer_1|LFSR[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|hundredMicrosecondTimer_1|LFSR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|hundredMicrosecondTimer_1|LFSR[4] .is_wysiwyg = "true";
defparam \matrix|hundredMicrosecondTimer_1|LFSR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y39_N18
cycloneive_lcell_comb \matrix|hundredMicrosecondTimer_1|Equal0~1 (
// Equation(s):
// \matrix|hundredMicrosecondTimer_1|Equal0~1_combout  = (((\matrix|hundredMicrosecondTimer_1|LFSR [5]) # (\matrix|hundredMicrosecondTimer_1|LFSR [7])) # (!\matrix|hundredMicrosecondTimer_1|LFSR [6])) # (!\matrix|hundredMicrosecondTimer_1|LFSR [4])

	.dataa(\matrix|hundredMicrosecondTimer_1|LFSR [4]),
	.datab(\matrix|hundredMicrosecondTimer_1|LFSR [6]),
	.datac(\matrix|hundredMicrosecondTimer_1|LFSR [5]),
	.datad(\matrix|hundredMicrosecondTimer_1|LFSR [7]),
	.cin(gnd),
	.combout(\matrix|hundredMicrosecondTimer_1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|hundredMicrosecondTimer_1|Equal0~1 .lut_mask = 16'hFFF7;
defparam \matrix|hundredMicrosecondTimer_1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y39_N6
cycloneive_lcell_comb \matrix|hundredMicrosecondTimer_1|pulse~0 (
// Equation(s):
// \matrix|hundredMicrosecondTimer_1|pulse~0_combout  = (!\matrix|hundredMicrosecondTimer_1|Equal0~1_combout  & (\matrix|microsecondTimer_1|pulse~q  & !\matrix|hundredMicrosecondTimer_1|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\matrix|hundredMicrosecondTimer_1|Equal0~1_combout ),
	.datac(\matrix|microsecondTimer_1|pulse~q ),
	.datad(\matrix|hundredMicrosecondTimer_1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\matrix|hundredMicrosecondTimer_1|pulse~0_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|hundredMicrosecondTimer_1|pulse~0 .lut_mask = 16'h0030;
defparam \matrix|hundredMicrosecondTimer_1|pulse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y39_N7
dffeas \matrix|hundredMicrosecondTimer_1|pulse (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|hundredMicrosecondTimer_1|pulse~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|hundredMicrosecondTimer_1|pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|hundredMicrosecondTimer_1|pulse .is_wysiwyg = "true";
defparam \matrix|hundredMicrosecondTimer_1|pulse .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y39_N2
cycloneive_lcell_comb \matrix|millisecondTimer_1|LFSR[0]~1 (
// Equation(s):
// \matrix|millisecondTimer_1|LFSR[0]~1_combout  = (\matrix|hundredMicrosecondTimer_1|pulse~q ) # (!\rst[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst[0]~input_o ),
	.datad(\matrix|hundredMicrosecondTimer_1|pulse~q ),
	.cin(gnd),
	.combout(\matrix|millisecondTimer_1|LFSR[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|millisecondTimer_1|LFSR[0]~1 .lut_mask = 16'hFF0F;
defparam \matrix|millisecondTimer_1|LFSR[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y39_N9
dffeas \matrix|millisecondTimer_1|LFSR[1] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|millisecondTimer_1|LFSR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\matrix|millisecondTimer_1|LFSR[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|millisecondTimer_1|LFSR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|millisecondTimer_1|LFSR[1] .is_wysiwyg = "true";
defparam \matrix|millisecondTimer_1|LFSR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y39_N18
cycloneive_lcell_comb \matrix|millisecondTimer_1|LFSR~2 (
// Equation(s):
// \matrix|millisecondTimer_1|LFSR~2_combout  = (\matrix|millisecondTimer_1|LFSR [1]) # ((\matrix|millisecondTimer_1|pulse~0_combout ) # (!\rst[0]~input_o ))

	.dataa(gnd),
	.datab(\matrix|millisecondTimer_1|LFSR [1]),
	.datac(\rst[0]~input_o ),
	.datad(\matrix|millisecondTimer_1|pulse~0_combout ),
	.cin(gnd),
	.combout(\matrix|millisecondTimer_1|LFSR~2_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|millisecondTimer_1|LFSR~2 .lut_mask = 16'hFFCF;
defparam \matrix|millisecondTimer_1|LFSR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y39_N19
dffeas \matrix|millisecondTimer_1|LFSR[2] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|millisecondTimer_1|LFSR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\matrix|millisecondTimer_1|LFSR[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|millisecondTimer_1|LFSR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|millisecondTimer_1|LFSR[2] .is_wysiwyg = "true";
defparam \matrix|millisecondTimer_1|LFSR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y39_N20
cycloneive_lcell_comb \matrix|millisecondTimer_1|LFSR~3 (
// Equation(s):
// \matrix|millisecondTimer_1|LFSR~3_combout  = (\matrix|millisecondTimer_1|LFSR [2]) # (!\rst[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst[0]~input_o ),
	.datad(\matrix|millisecondTimer_1|LFSR [2]),
	.cin(gnd),
	.combout(\matrix|millisecondTimer_1|LFSR~3_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|millisecondTimer_1|LFSR~3 .lut_mask = 16'hFF0F;
defparam \matrix|millisecondTimer_1|LFSR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y39_N21
dffeas \matrix|millisecondTimer_1|LFSR[3] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|millisecondTimer_1|LFSR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\matrix|millisecondTimer_1|LFSR[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|millisecondTimer_1|LFSR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|millisecondTimer_1|LFSR[3] .is_wysiwyg = "true";
defparam \matrix|millisecondTimer_1|LFSR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y39_N10
cycloneive_lcell_comb \matrix|millisecondTimer_1|LFSR~4 (
// Equation(s):
// \matrix|millisecondTimer_1|LFSR~4_combout  = (\matrix|millisecondTimer_1|LFSR [3]) # (!\rst[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst[0]~input_o ),
	.datad(\matrix|millisecondTimer_1|LFSR [3]),
	.cin(gnd),
	.combout(\matrix|millisecondTimer_1|LFSR~4_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|millisecondTimer_1|LFSR~4 .lut_mask = 16'hFF0F;
defparam \matrix|millisecondTimer_1|LFSR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y39_N11
dffeas \matrix|millisecondTimer_1|LFSR[0] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|millisecondTimer_1|LFSR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\matrix|millisecondTimer_1|LFSR[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|millisecondTimer_1|LFSR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|millisecondTimer_1|LFSR[0] .is_wysiwyg = "true";
defparam \matrix|millisecondTimer_1|LFSR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y39_N12
cycloneive_lcell_comb \matrix|millisecondTimer_1|pulse~0 (
// Equation(s):
// \matrix|millisecondTimer_1|pulse~0_combout  = (!\matrix|millisecondTimer_1|LFSR [0] & (\matrix|millisecondTimer_1|LFSR [3] & \matrix|millisecondTimer_1|LFSR [2]))

	.dataa(\matrix|millisecondTimer_1|LFSR [0]),
	.datab(\matrix|millisecondTimer_1|LFSR [3]),
	.datac(gnd),
	.datad(\matrix|millisecondTimer_1|LFSR [2]),
	.cin(gnd),
	.combout(\matrix|millisecondTimer_1|pulse~0_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|millisecondTimer_1|pulse~0 .lut_mask = 16'h4400;
defparam \matrix|millisecondTimer_1|pulse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y39_N0
cycloneive_lcell_comb \matrix|millisecondTimer_1|pulse~1 (
// Equation(s):
// \matrix|millisecondTimer_1|pulse~1_combout  = (\matrix|millisecondTimer_1|pulse~0_combout  & (!\matrix|millisecondTimer_1|LFSR [1] & \matrix|hundredMicrosecondTimer_1|pulse~q ))

	.dataa(\matrix|millisecondTimer_1|pulse~0_combout ),
	.datab(gnd),
	.datac(\matrix|millisecondTimer_1|LFSR [1]),
	.datad(\matrix|hundredMicrosecondTimer_1|pulse~q ),
	.cin(gnd),
	.combout(\matrix|millisecondTimer_1|pulse~1_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|millisecondTimer_1|pulse~1 .lut_mask = 16'h0A00;
defparam \matrix|millisecondTimer_1|pulse~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y39_N1
dffeas \matrix|millisecondTimer_1|pulse (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|millisecondTimer_1|pulse~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|millisecondTimer_1|pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|millisecondTimer_1|pulse .is_wysiwyg = "true";
defparam \matrix|millisecondTimer_1|pulse .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N24
cycloneive_lcell_comb \matrix|LEDMatrixController_1|State[1]~0 (
// Equation(s):
// \matrix|LEDMatrixController_1|State[1]~0_combout  = (\matrix|LEDMatrixController_1|State [1] & (\matrix|LEDMatrixController_1|State [3] & \matrix|millisecondTimer_1|pulse~q )) # (!\matrix|LEDMatrixController_1|State [1] & 
// (!\matrix|LEDMatrixController_1|State [3]))

	.dataa(\matrix|LEDMatrixController_1|State [1]),
	.datab(gnd),
	.datac(\matrix|LEDMatrixController_1|State [3]),
	.datad(\matrix|millisecondTimer_1|pulse~q ),
	.cin(gnd),
	.combout(\matrix|LEDMatrixController_1|State[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|State[1]~0 .lut_mask = 16'hA505;
defparam \matrix|LEDMatrixController_1|State[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N22
cycloneive_lcell_comb \matrix|LEDMatrixController_1|State~2 (
// Equation(s):
// \matrix|LEDMatrixController_1|State~2_combout  = (\matrix|LEDMatrixController_1|State~1_combout  & (\matrix|LEDMatrixController_1|stateCounter [0] & (\rst[0]~input_o  & \matrix|LEDMatrixController_1|State[1]~0_combout )))

	.dataa(\matrix|LEDMatrixController_1|State~1_combout ),
	.datab(\matrix|LEDMatrixController_1|stateCounter [0]),
	.datac(\rst[0]~input_o ),
	.datad(\matrix|LEDMatrixController_1|State[1]~0_combout ),
	.cin(gnd),
	.combout(\matrix|LEDMatrixController_1|State~2_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|State~2 .lut_mask = 16'h8000;
defparam \matrix|LEDMatrixController_1|State~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y39_N6
cycloneive_lcell_comb \matrix|LEDMatrixController_1|State[1]~3 (
// Equation(s):
// \matrix|LEDMatrixController_1|State[1]~3_combout  = (!\matrix|LEDMatrixController_1|ready~q ) # (!\rst[0]~input_o )

	.dataa(gnd),
	.datab(\rst[0]~input_o ),
	.datac(gnd),
	.datad(\matrix|LEDMatrixController_1|ready~q ),
	.cin(gnd),
	.combout(\matrix|LEDMatrixController_1|State[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|State[1]~3 .lut_mask = 16'h33FF;
defparam \matrix|LEDMatrixController_1|State[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y39_N23
dffeas \matrix|LEDMatrixController_1|State[0] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|LEDMatrixController_1|State~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\matrix|LEDMatrixController_1|State[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|LEDMatrixController_1|State [0]),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|State[0] .is_wysiwyg = "true";
defparam \matrix|LEDMatrixController_1|State[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N16
cycloneive_lcell_comb \matrix|LEDMatrixController_1|ready~0 (
// Equation(s):
// \matrix|LEDMatrixController_1|ready~0_combout  = (!\matrix|LEDMatrixController_1|State [1] & !\matrix|LEDMatrixController_1|State [2])

	.dataa(\matrix|LEDMatrixController_1|State [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\matrix|LEDMatrixController_1|State [2]),
	.cin(gnd),
	.combout(\matrix|LEDMatrixController_1|ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|ready~0 .lut_mask = 16'h0055;
defparam \matrix|LEDMatrixController_1|ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y39_N16
cycloneive_lcell_comb \matrix|LEDMatrixController_1|ready~1 (
// Equation(s):
// \matrix|LEDMatrixController_1|ready~1_combout  = (\matrix|LEDMatrixController_1|State [3] & (\matrix|LEDMatrixController_1|State [0] & (!\matrix|LEDMatrixController_1|ready~q  & \matrix|LEDMatrixController_1|ready~0_combout )))

	.dataa(\matrix|LEDMatrixController_1|State [3]),
	.datab(\matrix|LEDMatrixController_1|State [0]),
	.datac(\matrix|LEDMatrixController_1|ready~q ),
	.datad(\matrix|LEDMatrixController_1|ready~0_combout ),
	.cin(gnd),
	.combout(\matrix|LEDMatrixController_1|ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|ready~1 .lut_mask = 16'h0800;
defparam \matrix|LEDMatrixController_1|ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y39_N17
dffeas \matrix|LEDMatrixController_1|ready (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|LEDMatrixController_1|ready~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rst[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|LEDMatrixController_1|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|ready .is_wysiwyg = "true";
defparam \matrix|LEDMatrixController_1|ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N10
cycloneive_lcell_comb \matrix|LEDMatrixController_1|stateCounter[0]~4 (
// Equation(s):
// \matrix|LEDMatrixController_1|stateCounter[0]~4_combout  = (\matrix|LEDMatrixController_1|State [3] & ((\matrix|LEDMatrixController_1|State [0]) # ((\matrix|LEDMatrixController_1|State [2]) # (\matrix|LEDMatrixController_1|State [1]))))

	.dataa(\matrix|LEDMatrixController_1|State [0]),
	.datab(\matrix|LEDMatrixController_1|State [3]),
	.datac(\matrix|LEDMatrixController_1|State [2]),
	.datad(\matrix|LEDMatrixController_1|State [1]),
	.cin(gnd),
	.combout(\matrix|LEDMatrixController_1|stateCounter[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|stateCounter[0]~4 .lut_mask = 16'hCCC8;
defparam \matrix|LEDMatrixController_1|stateCounter[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N16
cycloneive_lcell_comb \matrix|LEDMatrixController_1|stateCounter[0]~5 (
// Equation(s):
// \matrix|LEDMatrixController_1|stateCounter[0]~5_combout  = ((!\matrix|LEDMatrixController_1|ready~q  & !\matrix|LEDMatrixController_1|stateCounter[0]~4_combout )) # (!\rst[0]~input_o )

	.dataa(gnd),
	.datab(\matrix|LEDMatrixController_1|ready~q ),
	.datac(\rst[0]~input_o ),
	.datad(\matrix|LEDMatrixController_1|stateCounter[0]~4_combout ),
	.cin(gnd),
	.combout(\matrix|LEDMatrixController_1|stateCounter[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|stateCounter[0]~5 .lut_mask = 16'h0F3F;
defparam \matrix|LEDMatrixController_1|stateCounter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y39_N19
dffeas \matrix|LEDMatrixController_1|stateCounter[3] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|LEDMatrixController_1|stateCounter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\matrix|LEDMatrixController_1|stateCounter[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|LEDMatrixController_1|stateCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|stateCounter[3] .is_wysiwyg = "true";
defparam \matrix|LEDMatrixController_1|stateCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N8
cycloneive_lcell_comb \matrix|LEDMatrixController_1|State~6 (
// Equation(s):
// \matrix|LEDMatrixController_1|State~6_combout  = (\matrix|LEDMatrixController_1|State~1_combout  & ((\matrix|LEDMatrixController_1|stateCounter [3]) # ((!\matrix|LEDMatrixController_1|State[1]~0_combout )))) # 
// (!\matrix|LEDMatrixController_1|State~1_combout  & (((!\matrix|LEDMatrixController_1|State [3]))))

	.dataa(\matrix|LEDMatrixController_1|State~1_combout ),
	.datab(\matrix|LEDMatrixController_1|stateCounter [3]),
	.datac(\matrix|LEDMatrixController_1|State [3]),
	.datad(\matrix|LEDMatrixController_1|State[1]~0_combout ),
	.cin(gnd),
	.combout(\matrix|LEDMatrixController_1|State~6_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|State~6 .lut_mask = 16'h8DAF;
defparam \matrix|LEDMatrixController_1|State~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y39_N9
dffeas \matrix|LEDMatrixController_1|State[3] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|LEDMatrixController_1|State~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\matrix|LEDMatrixController_1|State[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|LEDMatrixController_1|State [3]),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|State[3] .is_wysiwyg = "true";
defparam \matrix|LEDMatrixController_1|State[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N24
cycloneive_lcell_comb \matrix|LEDMatrixController_1|stateCounter[0]~2 (
// Equation(s):
// \matrix|LEDMatrixController_1|stateCounter[0]~2_combout  = (\rst[0]~input_o  & ((\matrix|LEDMatrixController_1|State [1]) # ((\matrix|LEDMatrixController_1|State [3]) # (!\matrix|LEDMatrixController_1|State~1_combout ))))

	.dataa(\matrix|LEDMatrixController_1|State [1]),
	.datab(\matrix|LEDMatrixController_1|State [3]),
	.datac(\rst[0]~input_o ),
	.datad(\matrix|LEDMatrixController_1|State~1_combout ),
	.cin(gnd),
	.combout(\matrix|LEDMatrixController_1|stateCounter[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|stateCounter[0]~2 .lut_mask = 16'hE0F0;
defparam \matrix|LEDMatrixController_1|stateCounter[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N28
cycloneive_lcell_comb \matrix|LEDMatrixController_1|stateCounter~3 (
// Equation(s):
// \matrix|LEDMatrixController_1|stateCounter~3_combout  = (\matrix|LEDMatrixController_1|stateCounter[0]~2_combout  & ((!\matrix|LEDMatrixController_1|stateCounter [0]))) # (!\matrix|LEDMatrixController_1|stateCounter[0]~2_combout  & (\rst[0]~input_o ))

	.dataa(\rst[0]~input_o ),
	.datab(gnd),
	.datac(\matrix|LEDMatrixController_1|stateCounter [0]),
	.datad(\matrix|LEDMatrixController_1|stateCounter[0]~2_combout ),
	.cin(gnd),
	.combout(\matrix|LEDMatrixController_1|stateCounter~3_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|stateCounter~3 .lut_mask = 16'h0FAA;
defparam \matrix|LEDMatrixController_1|stateCounter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y39_N29
dffeas \matrix|LEDMatrixController_1|stateCounter[0] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|LEDMatrixController_1|stateCounter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\matrix|LEDMatrixController_1|stateCounter[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|LEDMatrixController_1|stateCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|stateCounter[0] .is_wysiwyg = "true";
defparam \matrix|LEDMatrixController_1|stateCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N26
cycloneive_lcell_comb \matrix|LEDMatrixController_1|stateCounter~6 (
// Equation(s):
// \matrix|LEDMatrixController_1|stateCounter~6_combout  = (\matrix|LEDMatrixController_1|stateCounter[0]~2_combout  & (\matrix|LEDMatrixController_1|stateCounter [0] $ (\matrix|LEDMatrixController_1|stateCounter [1])))

	.dataa(gnd),
	.datab(\matrix|LEDMatrixController_1|stateCounter [0]),
	.datac(\matrix|LEDMatrixController_1|stateCounter [1]),
	.datad(\matrix|LEDMatrixController_1|stateCounter[0]~2_combout ),
	.cin(gnd),
	.combout(\matrix|LEDMatrixController_1|stateCounter~6_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|stateCounter~6 .lut_mask = 16'h3C00;
defparam \matrix|LEDMatrixController_1|stateCounter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y39_N27
dffeas \matrix|LEDMatrixController_1|stateCounter[1] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|LEDMatrixController_1|stateCounter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\matrix|LEDMatrixController_1|stateCounter[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|LEDMatrixController_1|stateCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|stateCounter[1] .is_wysiwyg = "true";
defparam \matrix|LEDMatrixController_1|stateCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N12
cycloneive_lcell_comb \matrix|LEDMatrixController_1|stateCounter~8 (
// Equation(s):
// \matrix|LEDMatrixController_1|stateCounter~8_combout  = (\matrix|LEDMatrixController_1|stateCounter[0]~2_combout  & (\matrix|LEDMatrixController_1|stateCounter [2] $ (((\matrix|LEDMatrixController_1|stateCounter [1] & 
// \matrix|LEDMatrixController_1|stateCounter [0])))))

	.dataa(\matrix|LEDMatrixController_1|stateCounter [1]),
	.datab(\matrix|LEDMatrixController_1|stateCounter [0]),
	.datac(\matrix|LEDMatrixController_1|stateCounter [2]),
	.datad(\matrix|LEDMatrixController_1|stateCounter[0]~2_combout ),
	.cin(gnd),
	.combout(\matrix|LEDMatrixController_1|stateCounter~8_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|stateCounter~8 .lut_mask = 16'h7800;
defparam \matrix|LEDMatrixController_1|stateCounter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y39_N13
dffeas \matrix|LEDMatrixController_1|stateCounter[2] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|LEDMatrixController_1|stateCounter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\matrix|LEDMatrixController_1|stateCounter[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|LEDMatrixController_1|stateCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|stateCounter[2] .is_wysiwyg = "true";
defparam \matrix|LEDMatrixController_1|stateCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N6
cycloneive_lcell_comb \matrix|LEDMatrixController_1|State~5 (
// Equation(s):
// \matrix|LEDMatrixController_1|State~5_combout  = (\matrix|LEDMatrixController_1|State~1_combout  & (\rst[0]~input_o  & (\matrix|LEDMatrixController_1|stateCounter [2] & \matrix|LEDMatrixController_1|State[1]~0_combout )))

	.dataa(\matrix|LEDMatrixController_1|State~1_combout ),
	.datab(\rst[0]~input_o ),
	.datac(\matrix|LEDMatrixController_1|stateCounter [2]),
	.datad(\matrix|LEDMatrixController_1|State[1]~0_combout ),
	.cin(gnd),
	.combout(\matrix|LEDMatrixController_1|State~5_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|State~5 .lut_mask = 16'h8000;
defparam \matrix|LEDMatrixController_1|State~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y39_N7
dffeas \matrix|LEDMatrixController_1|State[2] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|LEDMatrixController_1|State~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\matrix|LEDMatrixController_1|State[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|LEDMatrixController_1|State [2]),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|State[2] .is_wysiwyg = "true";
defparam \matrix|LEDMatrixController_1|State[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N10
cycloneive_lcell_comb \matrix|LEDMatrixController_1|State~1 (
// Equation(s):
// \matrix|LEDMatrixController_1|State~1_combout  = (!\matrix|LEDMatrixController_1|State [2] & !\matrix|LEDMatrixController_1|State [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\matrix|LEDMatrixController_1|State [2]),
	.datad(\matrix|LEDMatrixController_1|State [0]),
	.cin(gnd),
	.combout(\matrix|LEDMatrixController_1|State~1_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|State~1 .lut_mask = 16'h000F;
defparam \matrix|LEDMatrixController_1|State~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N12
cycloneive_lcell_comb \matrix|LEDMatrixController_1|State~4 (
// Equation(s):
// \matrix|LEDMatrixController_1|State~4_combout  = (\matrix|LEDMatrixController_1|State~1_combout  & ((\matrix|LEDMatrixController_1|stateCounter [1]) # ((!\matrix|LEDMatrixController_1|State[1]~0_combout )))) # 
// (!\matrix|LEDMatrixController_1|State~1_combout  & (((!\matrix|LEDMatrixController_1|State [3]))))

	.dataa(\matrix|LEDMatrixController_1|State~1_combout ),
	.datab(\matrix|LEDMatrixController_1|stateCounter [1]),
	.datac(\matrix|LEDMatrixController_1|State [3]),
	.datad(\matrix|LEDMatrixController_1|State[1]~0_combout ),
	.cin(gnd),
	.combout(\matrix|LEDMatrixController_1|State~4_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|State~4 .lut_mask = 16'h8DAF;
defparam \matrix|LEDMatrixController_1|State~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y39_N13
dffeas \matrix|LEDMatrixController_1|State[1] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|LEDMatrixController_1|State~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\matrix|LEDMatrixController_1|State[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|LEDMatrixController_1|State [1]),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|State[1] .is_wysiwyg = "true";
defparam \matrix|LEDMatrixController_1|State[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N20
cycloneive_lcell_comb \matrix|LEDMatrixController_1|Mux17~0 (
// Equation(s):
// \matrix|LEDMatrixController_1|Mux17~0_combout  = (\matrix|LEDMatrixController_1|State [3] & ((\matrix|LEDMatrixController_1|State [1]) # ((\matrix|LEDMatrixController_1|State [2]) # (!\matrix|LEDMatrixController_1|State [0]))))

	.dataa(\matrix|LEDMatrixController_1|State [1]),
	.datab(\matrix|LEDMatrixController_1|State [0]),
	.datac(\matrix|LEDMatrixController_1|State [3]),
	.datad(\matrix|LEDMatrixController_1|State [2]),
	.cin(gnd),
	.combout(\matrix|LEDMatrixController_1|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|Mux17~0 .lut_mask = 16'hF0B0;
defparam \matrix|LEDMatrixController_1|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N22
cycloneive_lcell_comb \matrix|LEDMatrixController_1|colOut[7]~8 (
// Equation(s):
// \matrix|LEDMatrixController_1|colOut[7]~8_combout  = ((!\matrix|LEDMatrixController_1|ready~q  & ((\matrix|LEDMatrixController_1|ready~0_combout ) # (!\matrix|LEDMatrixController_1|State [3])))) # (!\rst[0]~input_o )

	.dataa(\matrix|LEDMatrixController_1|ready~q ),
	.datab(\rst[0]~input_o ),
	.datac(\matrix|LEDMatrixController_1|State [3]),
	.datad(\matrix|LEDMatrixController_1|ready~0_combout ),
	.cin(gnd),
	.combout(\matrix|LEDMatrixController_1|colOut[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|colOut[7]~8 .lut_mask = 16'h7737;
defparam \matrix|LEDMatrixController_1|colOut[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y39_N21
dffeas \matrix|LEDMatrixController_1|colOut[0]~en (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|LEDMatrixController_1|Mux17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\matrix|LEDMatrixController_1|colOut[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|LEDMatrixController_1|colOut[0]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|colOut[0]~en .is_wysiwyg = "true";
defparam \matrix|LEDMatrixController_1|colOut[0]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N18
cycloneive_lcell_comb \matrix|LEDMatrixController_1|Mux19~0 (
// Equation(s):
// \matrix|LEDMatrixController_1|Mux19~0_combout  = (\matrix|LEDMatrixController_1|State [1] & ((\matrix|LEDMatrixController_1|State [3]) # ((\matrix|LEDMatrixController_1|State [0] & \matrix|LEDMatrixController_1|State [2])))) # 
// (!\matrix|LEDMatrixController_1|State [1] & (((\matrix|LEDMatrixController_1|State [3] & \matrix|LEDMatrixController_1|State [2]))))

	.dataa(\matrix|LEDMatrixController_1|State [1]),
	.datab(\matrix|LEDMatrixController_1|State [0]),
	.datac(\matrix|LEDMatrixController_1|State [3]),
	.datad(\matrix|LEDMatrixController_1|State [2]),
	.cin(gnd),
	.combout(\matrix|LEDMatrixController_1|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|Mux19~0 .lut_mask = 16'hF8A0;
defparam \matrix|LEDMatrixController_1|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y39_N19
dffeas \matrix|LEDMatrixController_1|colOut[1]~en (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|LEDMatrixController_1|Mux19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\matrix|LEDMatrixController_1|colOut[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|LEDMatrixController_1|colOut[1]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|colOut[1]~en .is_wysiwyg = "true";
defparam \matrix|LEDMatrixController_1|colOut[1]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N28
cycloneive_lcell_comb \matrix|LEDMatrixController_1|Mux21~0 (
// Equation(s):
// \matrix|LEDMatrixController_1|Mux21~0_combout  = (\matrix|LEDMatrixController_1|State [1] & ((\matrix|LEDMatrixController_1|State [3]) # ((!\matrix|LEDMatrixController_1|State [0] & \matrix|LEDMatrixController_1|State [2])))) # 
// (!\matrix|LEDMatrixController_1|State [1] & (((\matrix|LEDMatrixController_1|State [3] & \matrix|LEDMatrixController_1|State [2]))))

	.dataa(\matrix|LEDMatrixController_1|State [1]),
	.datab(\matrix|LEDMatrixController_1|State [0]),
	.datac(\matrix|LEDMatrixController_1|State [3]),
	.datad(\matrix|LEDMatrixController_1|State [2]),
	.cin(gnd),
	.combout(\matrix|LEDMatrixController_1|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|Mux21~0 .lut_mask = 16'hF2A0;
defparam \matrix|LEDMatrixController_1|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y39_N29
dffeas \matrix|LEDMatrixController_1|colOut[2]~en (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|LEDMatrixController_1|Mux21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\matrix|LEDMatrixController_1|colOut[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|LEDMatrixController_1|colOut[2]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|colOut[2]~en .is_wysiwyg = "true";
defparam \matrix|LEDMatrixController_1|colOut[2]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N14
cycloneive_lcell_comb \matrix|LEDMatrixController_1|Mux23~0 (
// Equation(s):
// \matrix|LEDMatrixController_1|Mux23~0_combout  = (\matrix|LEDMatrixController_1|State [1] & (((\matrix|LEDMatrixController_1|State [3])))) # (!\matrix|LEDMatrixController_1|State [1] & (\matrix|LEDMatrixController_1|State [2] & 
// ((\matrix|LEDMatrixController_1|State [0]) # (\matrix|LEDMatrixController_1|State [3]))))

	.dataa(\matrix|LEDMatrixController_1|State [1]),
	.datab(\matrix|LEDMatrixController_1|State [0]),
	.datac(\matrix|LEDMatrixController_1|State [3]),
	.datad(\matrix|LEDMatrixController_1|State [2]),
	.cin(gnd),
	.combout(\matrix|LEDMatrixController_1|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|Mux23~0 .lut_mask = 16'hF4A0;
defparam \matrix|LEDMatrixController_1|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y39_N15
dffeas \matrix|LEDMatrixController_1|colOut[3]~en (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|LEDMatrixController_1|Mux23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\matrix|LEDMatrixController_1|colOut[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|LEDMatrixController_1|colOut[3]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|colOut[3]~en .is_wysiwyg = "true";
defparam \matrix|LEDMatrixController_1|colOut[3]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N4
cycloneive_lcell_comb \matrix|LEDMatrixController_1|Mux25~0 (
// Equation(s):
// \matrix|LEDMatrixController_1|Mux25~0_combout  = (\matrix|LEDMatrixController_1|State [1] & (((\matrix|LEDMatrixController_1|State [3])))) # (!\matrix|LEDMatrixController_1|State [1] & (\matrix|LEDMatrixController_1|State [2] & 
// ((\matrix|LEDMatrixController_1|State [3]) # (!\matrix|LEDMatrixController_1|State [0]))))

	.dataa(\matrix|LEDMatrixController_1|State [1]),
	.datab(\matrix|LEDMatrixController_1|State [0]),
	.datac(\matrix|LEDMatrixController_1|State [3]),
	.datad(\matrix|LEDMatrixController_1|State [2]),
	.cin(gnd),
	.combout(\matrix|LEDMatrixController_1|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|Mux25~0 .lut_mask = 16'hF1A0;
defparam \matrix|LEDMatrixController_1|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y39_N5
dffeas \matrix|LEDMatrixController_1|colOut[4]~en (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|LEDMatrixController_1|Mux25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\matrix|LEDMatrixController_1|colOut[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|LEDMatrixController_1|colOut[4]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|colOut[4]~en .is_wysiwyg = "true";
defparam \matrix|LEDMatrixController_1|colOut[4]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N26
cycloneive_lcell_comb \matrix|LEDMatrixController_1|Mux27~0 (
// Equation(s):
// \matrix|LEDMatrixController_1|Mux27~0_combout  = (\matrix|LEDMatrixController_1|State [2] & (((\matrix|LEDMatrixController_1|State [3])))) # (!\matrix|LEDMatrixController_1|State [2] & (\matrix|LEDMatrixController_1|State [1] & 
// ((\matrix|LEDMatrixController_1|State [0]) # (\matrix|LEDMatrixController_1|State [3]))))

	.dataa(\matrix|LEDMatrixController_1|State [1]),
	.datab(\matrix|LEDMatrixController_1|State [0]),
	.datac(\matrix|LEDMatrixController_1|State [3]),
	.datad(\matrix|LEDMatrixController_1|State [2]),
	.cin(gnd),
	.combout(\matrix|LEDMatrixController_1|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|Mux27~0 .lut_mask = 16'hF0A8;
defparam \matrix|LEDMatrixController_1|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y39_N27
dffeas \matrix|LEDMatrixController_1|colOut[5]~en (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|LEDMatrixController_1|Mux27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\matrix|LEDMatrixController_1|colOut[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|LEDMatrixController_1|colOut[5]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|colOut[5]~en .is_wysiwyg = "true";
defparam \matrix|LEDMatrixController_1|colOut[5]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N8
cycloneive_lcell_comb \matrix|LEDMatrixController_1|Mux29~0 (
// Equation(s):
// \matrix|LEDMatrixController_1|Mux29~0_combout  = (\matrix|LEDMatrixController_1|State [2] & (((\matrix|LEDMatrixController_1|State [3])))) # (!\matrix|LEDMatrixController_1|State [2] & (\matrix|LEDMatrixController_1|State [1] & 
// ((\matrix|LEDMatrixController_1|State [3]) # (!\matrix|LEDMatrixController_1|State [0]))))

	.dataa(\matrix|LEDMatrixController_1|State [1]),
	.datab(\matrix|LEDMatrixController_1|State [0]),
	.datac(\matrix|LEDMatrixController_1|State [3]),
	.datad(\matrix|LEDMatrixController_1|State [2]),
	.cin(gnd),
	.combout(\matrix|LEDMatrixController_1|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|Mux29~0 .lut_mask = 16'hF0A2;
defparam \matrix|LEDMatrixController_1|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y39_N9
dffeas \matrix|LEDMatrixController_1|colOut[6]~en (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|LEDMatrixController_1|Mux29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\matrix|LEDMatrixController_1|colOut[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|LEDMatrixController_1|colOut[6]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|colOut[6]~en .is_wysiwyg = "true";
defparam \matrix|LEDMatrixController_1|colOut[6]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N30
cycloneive_lcell_comb \matrix|LEDMatrixController_1|Mux32~0 (
// Equation(s):
// \matrix|LEDMatrixController_1|Mux32~0_combout  = (\matrix|LEDMatrixController_1|State [1] & (((\matrix|LEDMatrixController_1|State [3])))) # (!\matrix|LEDMatrixController_1|State [1] & ((\matrix|LEDMatrixController_1|State [3] & 
// ((\matrix|LEDMatrixController_1|State [2]))) # (!\matrix|LEDMatrixController_1|State [3] & (\matrix|LEDMatrixController_1|State [0] & !\matrix|LEDMatrixController_1|State [2]))))

	.dataa(\matrix|LEDMatrixController_1|State [1]),
	.datab(\matrix|LEDMatrixController_1|State [0]),
	.datac(\matrix|LEDMatrixController_1|State [3]),
	.datad(\matrix|LEDMatrixController_1|State [2]),
	.cin(gnd),
	.combout(\matrix|LEDMatrixController_1|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|Mux32~0 .lut_mask = 16'hF0A4;
defparam \matrix|LEDMatrixController_1|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y39_N31
dffeas \matrix|LEDMatrixController_1|colOut[7]~en (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\matrix|LEDMatrixController_1|Mux32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\matrix|LEDMatrixController_1|colOut[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\matrix|LEDMatrixController_1|colOut[7]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \matrix|LEDMatrixController_1|colOut[7]~en .is_wysiwyg = "true";
defparam \matrix|LEDMatrixController_1|colOut[7]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \PushButtons[1]~input (
	.i(PushButtons[1]),
	.ibar(gnd),
	.o(\PushButtons[1]~input_o ));
// synopsys translate_off
defparam \PushButtons[1]~input .bus_hold = "false";
defparam \PushButtons[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N30
cycloneive_lcell_comb \b2|Selector0~0 (
// Equation(s):
// \b2|Selector0~0_combout  = (\b2|State.ON_STATE~q ) # (!\PushButtons[1]~input_o )

	.dataa(gnd),
	.datab(\b2|State.ON_STATE~q ),
	.datac(\PushButtons[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \b2|Selector0~0 .lut_mask = 16'hCFCF;
defparam \b2|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N31
dffeas \b2|State.OFF_STATE (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\b2|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2|State.OFF_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2|State.OFF_STATE .is_wysiwyg = "true";
defparam \b2|State.OFF_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N14
cycloneive_lcell_comb \b2|StateNext.ON_STATE~0 (
// Equation(s):
// \b2|StateNext.ON_STATE~0_combout  = (!\b2|State.OFF_STATE~q  & !\PushButtons[1]~input_o )

	.dataa(\b2|State.OFF_STATE~q ),
	.datab(gnd),
	.datac(\PushButtons[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2|StateNext.ON_STATE~0_combout ),
	.cout());
// synopsys translate_off
defparam \b2|StateNext.ON_STATE~0 .lut_mask = 16'h0505;
defparam \b2|StateNext.ON_STATE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N15
dffeas \b2|State.ON_STATE (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\b2|StateNext.ON_STATE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2|State.ON_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b2|State.ON_STATE .is_wysiwyg = "true";
defparam \b2|State.ON_STATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \PushButtons[2]~input (
	.i(PushButtons[2]),
	.ibar(gnd),
	.o(\PushButtons[2]~input_o ));
// synopsys translate_off
defparam \PushButtons[2]~input .bus_hold = "false";
defparam \PushButtons[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N10
cycloneive_lcell_comb \b3|Selector0~0 (
// Equation(s):
// \b3|Selector0~0_combout  = (\b3|State.ON_STATE~q ) # (!\PushButtons[2]~input_o )

	.dataa(gnd),
	.datab(\b3|State.ON_STATE~q ),
	.datac(\PushButtons[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b3|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \b3|Selector0~0 .lut_mask = 16'hCFCF;
defparam \b3|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N11
dffeas \b3|State.OFF_STATE (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\b3|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b3|State.OFF_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b3|State.OFF_STATE .is_wysiwyg = "true";
defparam \b3|State.OFF_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N14
cycloneive_lcell_comb \b3|StateNext.ON_STATE~0 (
// Equation(s):
// \b3|StateNext.ON_STATE~0_combout  = (!\PushButtons[2]~input_o  & !\b3|State.OFF_STATE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PushButtons[2]~input_o ),
	.datad(\b3|State.OFF_STATE~q ),
	.cin(gnd),
	.combout(\b3|StateNext.ON_STATE~0_combout ),
	.cout());
// synopsys translate_off
defparam \b3|StateNext.ON_STATE~0 .lut_mask = 16'h000F;
defparam \b3|StateNext.ON_STATE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N15
dffeas \b3|State.ON_STATE (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\b3|StateNext.ON_STATE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b3|State.ON_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b3|State.ON_STATE .is_wysiwyg = "true";
defparam \b3|State.ON_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N30
cycloneive_lcell_comb \process_control|Selector0~0 (
// Equation(s):
// \process_control|Selector0~0_combout  = (\b2|State.ON_STATE~q  & (!\process_control|buttons_select [1] & (!\b3|State.ON_STATE~q  & \process_control|buttons_select [0])))

	.dataa(\b2|State.ON_STATE~q ),
	.datab(\process_control|buttons_select [1]),
	.datac(\b3|State.ON_STATE~q ),
	.datad(\process_control|buttons_select [0]),
	.cin(gnd),
	.combout(\process_control|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \process_control|Selector0~0 .lut_mask = 16'h0200;
defparam \process_control|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N20
cycloneive_lcell_comb \process_control|Selector12~0 (
// Equation(s):
// \process_control|Selector12~0_combout  = (!\b3|State.ON_STATE~q  & !\b2|State.ON_STATE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b3|State.ON_STATE~q ),
	.datad(\b2|State.ON_STATE~q ),
	.cin(gnd),
	.combout(\process_control|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \process_control|Selector12~0 .lut_mask = 16'h000F;
defparam \process_control|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \PushButtons[0]~input (
	.i(PushButtons[0]),
	.ibar(gnd),
	.o(\PushButtons[0]~input_o ));
// synopsys translate_off
defparam \PushButtons[0]~input .bus_hold = "false";
defparam \PushButtons[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N18
cycloneive_lcell_comb \b1|Selector0~0 (
// Equation(s):
// \b1|Selector0~0_combout  = (\b1|State.ON_STATE~q ) # (!\PushButtons[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b1|State.ON_STATE~q ),
	.datad(\PushButtons[0]~input_o ),
	.cin(gnd),
	.combout(\b1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \b1|Selector0~0 .lut_mask = 16'hF0FF;
defparam \b1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N19
dffeas \b1|State.OFF_STATE (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\b1|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|State.OFF_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b1|State.OFF_STATE .is_wysiwyg = "true";
defparam \b1|State.OFF_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N4
cycloneive_lcell_comb \b1|StateNext.ON_STATE~0 (
// Equation(s):
// \b1|StateNext.ON_STATE~0_combout  = (!\b1|State.OFF_STATE~q  & !\PushButtons[0]~input_o )

	.dataa(gnd),
	.datab(\b1|State.OFF_STATE~q ),
	.datac(gnd),
	.datad(\PushButtons[0]~input_o ),
	.cin(gnd),
	.combout(\b1|StateNext.ON_STATE~0_combout ),
	.cout());
// synopsys translate_off
defparam \b1|StateNext.ON_STATE~0 .lut_mask = 16'h0033;
defparam \b1|StateNext.ON_STATE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N5
dffeas \b1|State.ON_STATE (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\b1|StateNext.ON_STATE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|State.ON_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b1|State.ON_STATE .is_wysiwyg = "true";
defparam \b1|State.ON_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N26
cycloneive_lcell_comb \process_control|Selector14~0 (
// Equation(s):
// \process_control|Selector14~0_combout  = (\process_control|STATE.TRANSITION~q  & (((\process_control|Selector12~0_combout  & !\b1|State.ON_STATE~q )) # (!\button_decoder|Decoder0~0_combout )))

	.dataa(\process_control|Selector12~0_combout ),
	.datab(\process_control|STATE.TRANSITION~q ),
	.datac(\button_decoder|Decoder0~0_combout ),
	.datad(\b1|State.ON_STATE~q ),
	.cin(gnd),
	.combout(\process_control|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \process_control|Selector14~0 .lut_mask = 16'h0C8C;
defparam \process_control|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N28
cycloneive_lcell_comb \button_decoder|ButtonVector4[0]~0 (
// Equation(s):
// \button_decoder|ButtonVector4[0]~0_combout  = (!\process_control|buttons_select [1] & (!\process_control|buttons_select [0] & (\process_control|buttons_select [2] & \b1|State.ON_STATE~q )))

	.dataa(\process_control|buttons_select [1]),
	.datab(\process_control|buttons_select [0]),
	.datac(\process_control|buttons_select [2]),
	.datad(\b1|State.ON_STATE~q ),
	.cin(gnd),
	.combout(\button_decoder|ButtonVector4[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \button_decoder|ButtonVector4[0]~0 .lut_mask = 16'h1000;
defparam \button_decoder|ButtonVector4[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N30
cycloneive_lcell_comb \score_board|scoreboard_display|Selector2~0 (
// Equation(s):
// \score_board|scoreboard_display|Selector2~0_combout  = (\score_board|scoreboard_display|State.DISPLAY~q  & (\score_board|scoreboard_display|count [0] $ (\button_decoder|ButtonVector4[0]~0_combout )))

	.dataa(gnd),
	.datab(\score_board|scoreboard_display|State.DISPLAY~q ),
	.datac(\score_board|scoreboard_display|count [0]),
	.datad(\button_decoder|ButtonVector4[0]~0_combout ),
	.cin(gnd),
	.combout(\score_board|scoreboard_display|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \score_board|scoreboard_display|Selector2~0 .lut_mask = 16'h0CC0;
defparam \score_board|scoreboard_display|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N31
dffeas \score_board|scoreboard_display|count[0] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\score_board|scoreboard_display|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\score_board|scoreboard_display|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \score_board|scoreboard_display|count[0] .is_wysiwyg = "true";
defparam \score_board|scoreboard_display|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N20
cycloneive_lcell_comb \score_board|scoreboard_display|Selector1~0 (
// Equation(s):
// \score_board|scoreboard_display|Selector1~0_combout  = (\score_board|scoreboard_display|State.DISPLAY~q  & (\score_board|scoreboard_display|count [1] $ (((\score_board|scoreboard_display|count [0] & \button_decoder|ButtonVector4[0]~0_combout )))))

	.dataa(\score_board|scoreboard_display|count [0]),
	.datab(\score_board|scoreboard_display|State.DISPLAY~q ),
	.datac(\score_board|scoreboard_display|count [1]),
	.datad(\button_decoder|ButtonVector4[0]~0_combout ),
	.cin(gnd),
	.combout(\score_board|scoreboard_display|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \score_board|scoreboard_display|Selector1~0 .lut_mask = 16'h48C0;
defparam \score_board|scoreboard_display|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N21
dffeas \score_board|scoreboard_display|count[1] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\score_board|scoreboard_display|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\score_board|scoreboard_display|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \score_board|scoreboard_display|count[1] .is_wysiwyg = "true";
defparam \score_board|scoreboard_display|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N10
cycloneive_lcell_comb \score_board|scoreboard_display|Add0~0 (
// Equation(s):
// \score_board|scoreboard_display|Add0~0_combout  = \score_board|scoreboard_display|count [2] $ (((\score_board|scoreboard_display|count [1] & \score_board|scoreboard_display|count [0])))

	.dataa(gnd),
	.datab(\score_board|scoreboard_display|count [1]),
	.datac(\score_board|scoreboard_display|count [0]),
	.datad(\score_board|scoreboard_display|count [2]),
	.cin(gnd),
	.combout(\score_board|scoreboard_display|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \score_board|scoreboard_display|Add0~0 .lut_mask = 16'h3FC0;
defparam \score_board|scoreboard_display|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N16
cycloneive_lcell_comb \score_board|scoreboard_display|Selector0~0 (
// Equation(s):
// \score_board|scoreboard_display|Selector0~0_combout  = (\score_board|scoreboard_display|State.DISPLAY~q  & ((\button_decoder|ButtonVector4[0]~0_combout  & (\score_board|scoreboard_display|Add0~0_combout )) # (!\button_decoder|ButtonVector4[0]~0_combout  & 
// ((\score_board|scoreboard_display|count [2])))))

	.dataa(\score_board|scoreboard_display|Add0~0_combout ),
	.datab(\score_board|scoreboard_display|State.DISPLAY~q ),
	.datac(\score_board|scoreboard_display|count [2]),
	.datad(\button_decoder|ButtonVector4[0]~0_combout ),
	.cin(gnd),
	.combout(\score_board|scoreboard_display|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \score_board|scoreboard_display|Selector0~0 .lut_mask = 16'h88C0;
defparam \score_board|scoreboard_display|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N17
dffeas \score_board|scoreboard_display|count[2] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\score_board|scoreboard_display|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\score_board|scoreboard_display|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \score_board|scoreboard_display|count[2] .is_wysiwyg = "true";
defparam \score_board|scoreboard_display|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N24
cycloneive_lcell_comb \score_board|scoreboard_display|Equal0~0 (
// Equation(s):
// \score_board|scoreboard_display|Equal0~0_combout  = (\score_board|scoreboard_display|count [1] & (\score_board|scoreboard_display|count [0] & !\score_board|scoreboard_display|count [2]))

	.dataa(gnd),
	.datab(\score_board|scoreboard_display|count [1]),
	.datac(\score_board|scoreboard_display|count [0]),
	.datad(\score_board|scoreboard_display|count [2]),
	.cin(gnd),
	.combout(\score_board|scoreboard_display|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \score_board|scoreboard_display|Equal0~0 .lut_mask = 16'h00C0;
defparam \score_board|scoreboard_display|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N12
cycloneive_lcell_comb \score_board|scoreboard_display|State~9 (
// Equation(s):
// \score_board|scoreboard_display|State~9_combout  = (\rst[0]~input_o  & (((\button_decoder|ButtonVector4[0]~0_combout ) # (!\score_board|scoreboard_display|Equal0~0_combout )) # (!\score_board|scoreboard_display|State.DISPLAY~q )))

	.dataa(\score_board|scoreboard_display|State.DISPLAY~q ),
	.datab(\score_board|scoreboard_display|Equal0~0_combout ),
	.datac(\rst[0]~input_o ),
	.datad(\button_decoder|ButtonVector4[0]~0_combout ),
	.cin(gnd),
	.combout(\score_board|scoreboard_display|State~9_combout ),
	.cout());
// synopsys translate_off
defparam \score_board|scoreboard_display|State~9 .lut_mask = 16'hF070;
defparam \score_board|scoreboard_display|State~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N13
dffeas \score_board|scoreboard_display|State.INIT (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\score_board|scoreboard_display|State~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\score_board|scoreboard_display|State.INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \score_board|scoreboard_display|State.INIT .is_wysiwyg = "true";
defparam \score_board|scoreboard_display|State.INIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N28
cycloneive_lcell_comb \score_board|scoreboard_display|Selector5~0 (
// Equation(s):
// \score_board|scoreboard_display|Selector5~0_combout  = ((\score_board|scoreboard_display|State.DISPLAY~q  & ((\button_decoder|ButtonVector4[0]~0_combout ) # (!\score_board|scoreboard_display|Equal0~0_combout )))) # 
// (!\score_board|scoreboard_display|State.INIT~q )

	.dataa(\score_board|scoreboard_display|State.INIT~q ),
	.datab(\score_board|scoreboard_display|Equal0~0_combout ),
	.datac(\score_board|scoreboard_display|State.DISPLAY~q ),
	.datad(\button_decoder|ButtonVector4[0]~0_combout ),
	.cin(gnd),
	.combout(\score_board|scoreboard_display|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \score_board|scoreboard_display|Selector5~0 .lut_mask = 16'hF575;
defparam \score_board|scoreboard_display|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N29
dffeas \score_board|scoreboard_display|State.DISPLAY (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\score_board|scoreboard_display|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\score_board|scoreboard_display|State.DISPLAY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \score_board|scoreboard_display|State.DISPLAY .is_wysiwyg = "true";
defparam \score_board|scoreboard_display|State.DISPLAY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N6
cycloneive_lcell_comb \score_board|scoreboard_display|Selector3~0 (
// Equation(s):
// \score_board|scoreboard_display|Selector3~0_combout  = (\score_board|scoreboard_display|State.DISPLAY~q  & ((\button_decoder|ButtonVector4[0]~0_combout  & ((\score_board|scoreboard_display|scoreboard_eof [0]))) # 
// (!\button_decoder|ButtonVector4[0]~0_combout  & (\score_board|scoreboard_display|Equal0~0_combout ))))

	.dataa(\score_board|scoreboard_display|State.DISPLAY~q ),
	.datab(\score_board|scoreboard_display|Equal0~0_combout ),
	.datac(\score_board|scoreboard_display|scoreboard_eof [0]),
	.datad(\button_decoder|ButtonVector4[0]~0_combout ),
	.cin(gnd),
	.combout(\score_board|scoreboard_display|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \score_board|scoreboard_display|Selector3~0 .lut_mask = 16'hA088;
defparam \score_board|scoreboard_display|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N7
dffeas \score_board|scoreboard_display|scoreboard_eof[0] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\score_board|scoreboard_display|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\score_board|scoreboard_display|scoreboard_eof [0]),
	.prn(vcc));
// synopsys translate_off
defparam \score_board|scoreboard_display|scoreboard_eof[0] .is_wysiwyg = "true";
defparam \score_board|scoreboard_display|scoreboard_eof[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N26
cycloneive_lcell_comb \process_control|Selector16~3 (
// Equation(s):
// \process_control|Selector16~3_combout  = (\process_control|Selector16~2_combout ) # ((!\score_board|scoreboard_display|scoreboard_eof [0] & \process_control|STATE.SCOREBOARD~q ))

	.dataa(gnd),
	.datab(\score_board|scoreboard_display|scoreboard_eof [0]),
	.datac(\process_control|STATE.SCOREBOARD~q ),
	.datad(\process_control|Selector16~2_combout ),
	.cin(gnd),
	.combout(\process_control|Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \process_control|Selector16~3 .lut_mask = 16'hFF30;
defparam \process_control|Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N27
dffeas \process_control|STATE.SCOREBOARD (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\process_control|Selector16~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process_control|STATE.SCOREBOARD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process_control|STATE.SCOREBOARD .is_wysiwyg = "true";
defparam \process_control|STATE.SCOREBOARD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N16
cycloneive_lcell_comb \process_control|Selector14~1 (
// Equation(s):
// \process_control|Selector14~1_combout  = (\access_control|FSM|Access_Grant [0] & \process_control|STATE.ACCESSCONTROL~q )

	.dataa(\access_control|FSM|Access_Grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\process_control|STATE.ACCESSCONTROL~q ),
	.cin(gnd),
	.combout(\process_control|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \process_control|Selector14~1 .lut_mask = 16'hAA00;
defparam \process_control|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N24
cycloneive_lcell_comb \process_control|Selector14~2 (
// Equation(s):
// \process_control|Selector14~2_combout  = (\process_control|Selector14~0_combout ) # ((\process_control|Selector14~1_combout ) # ((\score_board|scoreboard_display|scoreboard_eof [0] & \process_control|STATE.SCOREBOARD~q )))

	.dataa(\process_control|Selector14~0_combout ),
	.datab(\score_board|scoreboard_display|scoreboard_eof [0]),
	.datac(\process_control|STATE.SCOREBOARD~q ),
	.datad(\process_control|Selector14~1_combout ),
	.cin(gnd),
	.combout(\process_control|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \process_control|Selector14~2 .lut_mask = 16'hFFEA;
defparam \process_control|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N25
dffeas \process_control|STATE.TRANSITION (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\process_control|Selector14~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process_control|STATE.TRANSITION~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process_control|STATE.TRANSITION .is_wysiwyg = "true";
defparam \process_control|STATE.TRANSITION .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N0
cycloneive_lcell_comb \process_control|Selector15~1 (
// Equation(s):
// \process_control|Selector15~1_combout  = (\process_control|STATE.GAME~q ) # ((\button_decoder|Decoder0~0_combout  & (\b3|State.ON_STATE~q  & \process_control|STATE.TRANSITION~q )))

	.dataa(\button_decoder|Decoder0~0_combout ),
	.datab(\b3|State.ON_STATE~q ),
	.datac(\process_control|STATE.GAME~q ),
	.datad(\process_control|STATE.TRANSITION~q ),
	.cin(gnd),
	.combout(\process_control|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \process_control|Selector15~1 .lut_mask = 16'hF8F0;
defparam \process_control|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N1
dffeas \process_control|STATE.GAME (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\process_control|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process_control|STATE.GAME~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process_control|STATE.GAME .is_wysiwyg = "true";
defparam \process_control|STATE.GAME .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N28
cycloneive_lcell_comb \process_control|Selector7~1 (
// Equation(s):
// \process_control|Selector7~1_combout  = (\process_control|STATE.GAME~q ) # ((\process_control|STATE.SCOREBOARD~q ) # (\process_control|STATE.TRANSITION~q ))

	.dataa(gnd),
	.datab(\process_control|STATE.GAME~q ),
	.datac(\process_control|STATE.SCOREBOARD~q ),
	.datad(\process_control|STATE.TRANSITION~q ),
	.cin(gnd),
	.combout(\process_control|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \process_control|Selector7~1 .lut_mask = 16'hFFFC;
defparam \process_control|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N22
cycloneive_lcell_comb \process_control|Selector0~1 (
// Equation(s):
// \process_control|Selector0~1_combout  = (\process_control|Selector0~0_combout  & ((\process_control|STATE.TRANSITION~q ) # ((\process_control|Selector7~1_combout  & \process_control|buttons_select [2])))) # (!\process_control|Selector0~0_combout  & 
// (\process_control|Selector7~1_combout  & (\process_control|buttons_select [2])))

	.dataa(\process_control|Selector0~0_combout ),
	.datab(\process_control|Selector7~1_combout ),
	.datac(\process_control|buttons_select [2]),
	.datad(\process_control|STATE.TRANSITION~q ),
	.cin(gnd),
	.combout(\process_control|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \process_control|Selector0~1 .lut_mask = 16'hEAC0;
defparam \process_control|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N23
dffeas \process_control|buttons_select[2] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\process_control|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process_control|buttons_select [2]),
	.prn(vcc));
// synopsys translate_off
defparam \process_control|buttons_select[2] .is_wysiwyg = "true";
defparam \process_control|buttons_select[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N4
cycloneive_lcell_comb \button_decoder|Decoder0~0 (
// Equation(s):
// \button_decoder|Decoder0~0_combout  = (!\process_control|buttons_select [1] & (!\process_control|buttons_select [2] & \process_control|buttons_select [0]))

	.dataa(\process_control|buttons_select [1]),
	.datab(gnd),
	.datac(\process_control|buttons_select [2]),
	.datad(\process_control|buttons_select [0]),
	.cin(gnd),
	.combout(\button_decoder|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \button_decoder|Decoder0~0 .lut_mask = 16'h0500;
defparam \button_decoder|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N2
cycloneive_lcell_comb \process_control|Selector16~2 (
// Equation(s):
// \process_control|Selector16~2_combout  = (\b2|State.ON_STATE~q  & (\button_decoder|Decoder0~0_combout  & (!\b3|State.ON_STATE~q  & \process_control|STATE.TRANSITION~q )))

	.dataa(\b2|State.ON_STATE~q ),
	.datab(\button_decoder|Decoder0~0_combout ),
	.datac(\b3|State.ON_STATE~q ),
	.datad(\process_control|STATE.TRANSITION~q ),
	.cin(gnd),
	.combout(\process_control|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \process_control|Selector16~2 .lut_mask = 16'h0800;
defparam \process_control|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N22
cycloneive_lcell_comb \process_control|buttons_select[0]~4 (
// Equation(s):
// \process_control|buttons_select[0]~4_combout  = (\process_control|STATE.ACCESSCONTROL~q  & (\access_control|FSM|Access_Grant [0])) # (!\process_control|STATE.ACCESSCONTROL~q  & ((!\process_control|Selector16~2_combout )))

	.dataa(\access_control|FSM|Access_Grant [0]),
	.datab(\process_control|Selector16~2_combout ),
	.datac(gnd),
	.datad(\process_control|STATE.ACCESSCONTROL~q ),
	.cin(gnd),
	.combout(\process_control|buttons_select[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \process_control|buttons_select[0]~4 .lut_mask = 16'hAA33;
defparam \process_control|buttons_select[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N8
cycloneive_lcell_comb \process_control|buttons_select[1]~5 (
// Equation(s):
// \process_control|buttons_select[1]~5_combout  = (!\process_control|Selector14~0_combout  & (!\process_control|STATE.GAME~q  & (!\process_control|STATE.SCOREBOARD~q  & \rst[0]~input_o )))

	.dataa(\process_control|Selector14~0_combout ),
	.datab(\process_control|STATE.GAME~q ),
	.datac(\process_control|STATE.SCOREBOARD~q ),
	.datad(\rst[0]~input_o ),
	.cin(gnd),
	.combout(\process_control|buttons_select[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \process_control|buttons_select[1]~5 .lut_mask = 16'h0100;
defparam \process_control|buttons_select[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N18
cycloneive_lcell_comb \process_control|buttons_select[0]~6 (
// Equation(s):
// \process_control|buttons_select[0]~6_combout  = (\process_control|buttons_select[1]~5_combout  & (\process_control|buttons_select[0]~4_combout )) # (!\process_control|buttons_select[1]~5_combout  & ((\process_control|buttons_select [0])))

	.dataa(\process_control|buttons_select[0]~4_combout ),
	.datab(\process_control|buttons_select[1]~5_combout ),
	.datac(\process_control|buttons_select [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\process_control|buttons_select[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \process_control|buttons_select[0]~6 .lut_mask = 16'hB8B8;
defparam \process_control|buttons_select[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N19
dffeas \process_control|buttons_select[0] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\process_control|buttons_select[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process_control|buttons_select [0]),
	.prn(vcc));
// synopsys translate_off
defparam \process_control|buttons_select[0] .is_wysiwyg = "true";
defparam \process_control|buttons_select[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N10
cycloneive_lcell_comb \button_decoder|ButtonVector2[0]~0 (
// Equation(s):
// \button_decoder|ButtonVector2[0]~0_combout  = (\process_control|buttons_select [1] & (!\process_control|buttons_select [0] & (!\process_control|buttons_select [2] & \b1|State.ON_STATE~q )))

	.dataa(\process_control|buttons_select [1]),
	.datab(\process_control|buttons_select [0]),
	.datac(\process_control|buttons_select [2]),
	.datad(\b1|State.ON_STATE~q ),
	.cin(gnd),
	.combout(\button_decoder|ButtonVector2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \button_decoder|ButtonVector2[0]~0 .lut_mask = 16'h0200;
defparam \button_decoder|ButtonVector2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N24
cycloneive_lcell_comb \access_control|FSM|State.INIT~0 (
// Equation(s):
// \access_control|FSM|State.INIT~0_combout  = (\button_decoder|ButtonVector2[0]~0_combout ) # (\access_control|FSM|State.INIT~q )

	.dataa(gnd),
	.datab(\button_decoder|ButtonVector2[0]~0_combout ),
	.datac(\access_control|FSM|State.INIT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\access_control|FSM|State.INIT~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|State.INIT~0 .lut_mask = 16'hFCFC;
defparam \access_control|FSM|State.INIT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y18_N25
dffeas \access_control|FSM|State.INIT (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|State.INIT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|State.INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|State.INIT .is_wysiwyg = "true";
defparam \access_control|FSM|State.INIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N14
cycloneive_lcell_comb \access_control|FSM|Selector35~1 (
// Equation(s):
// \access_control|FSM|Selector35~1_combout  = (\access_control|FSM|State.ACCESS~q  & ((\access_control|FSM|Fail_Count [1]) # ((\access_control|FSM|Invalid_Input_Flag.1~q  & \access_control|FSM|Fail_Count [0]))))

	.dataa(\access_control|FSM|Invalid_Input_Flag.1~q ),
	.datab(\access_control|FSM|Fail_Count [0]),
	.datac(\access_control|FSM|Fail_Count [1]),
	.datad(\access_control|FSM|State.ACCESS~q ),
	.cin(gnd),
	.combout(\access_control|FSM|Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Selector35~1 .lut_mask = 16'hF800;
defparam \access_control|FSM|Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N16
cycloneive_lcell_comb \access_control|FSM|Selector35~0 (
// Equation(s):
// \access_control|FSM|Selector35~0_combout  = (\access_control|FSM|State.ACCESS~q ) # (!\access_control|FSM|State.INIT~q )

	.dataa(gnd),
	.datab(\access_control|FSM|State.INIT~q ),
	.datac(gnd),
	.datad(\access_control|FSM|State.ACCESS~q ),
	.cin(gnd),
	.combout(\access_control|FSM|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Selector35~0 .lut_mask = 16'hFF33;
defparam \access_control|FSM|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N15
dffeas \access_control|FSM|Fail_Count[1] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Selector35~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\access_control|FSM|Selector35~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Fail_Count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Fail_Count[1] .is_wysiwyg = "true";
defparam \access_control|FSM|Fail_Count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N2
cycloneive_lcell_comb \access_control|FSM|Selector36~0 (
// Equation(s):
// \access_control|FSM|Selector36~0_combout  = (\access_control|FSM|State.ACCESS~q  & (((\access_control|FSM|Fail_Count [1])) # (!\access_control|FSM|Invalid_Input_Flag.1~q ))) # (!\access_control|FSM|State.ACCESS~q  & (((\access_control|FSM|State.INIT~q 
// ))))

	.dataa(\access_control|FSM|Invalid_Input_Flag.1~q ),
	.datab(\access_control|FSM|State.INIT~q ),
	.datac(\access_control|FSM|Fail_Count [1]),
	.datad(\access_control|FSM|State.ACCESS~q ),
	.cin(gnd),
	.combout(\access_control|FSM|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Selector36~0 .lut_mask = 16'hF5CC;
defparam \access_control|FSM|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N24
cycloneive_lcell_comb \access_control|FSM|Selector36~1 (
// Equation(s):
// \access_control|FSM|Selector36~1_combout  = (\access_control|FSM|Fail_Count [0] & (((\access_control|FSM|Selector36~0_combout )))) # (!\access_control|FSM|Fail_Count [0] & (\access_control|FSM|Invalid_Input_Flag.1~q  & ((\access_control|FSM|State.ACCESS~q 
// ))))

	.dataa(\access_control|FSM|Invalid_Input_Flag.1~q ),
	.datab(\access_control|FSM|Selector36~0_combout ),
	.datac(\access_control|FSM|Fail_Count [0]),
	.datad(\access_control|FSM|State.ACCESS~q ),
	.cin(gnd),
	.combout(\access_control|FSM|Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Selector36~1 .lut_mask = 16'hCAC0;
defparam \access_control|FSM|Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N25
dffeas \access_control|FSM|Fail_Count[0] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Selector36~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Fail_Count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Fail_Count[0] .is_wysiwyg = "true";
defparam \access_control|FSM|Fail_Count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N20
cycloneive_lcell_comb \access_control|FSM|always0~1 (
// Equation(s):
// \access_control|FSM|always0~1_combout  = (\access_control|FSM|Invalid_Input_Flag.1~q  & ((!\access_control|FSM|Fail_Count [1]) # (!\access_control|FSM|Fail_Count [0])))

	.dataa(\access_control|FSM|Invalid_Input_Flag.1~q ),
	.datab(\access_control|FSM|Fail_Count [0]),
	.datac(\access_control|FSM|Fail_Count [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\access_control|FSM|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|always0~1 .lut_mask = 16'h2A2A;
defparam \access_control|FSM|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N22
cycloneive_lcell_comb \access_control|FSM|Selector41~0 (
// Equation(s):
// \access_control|FSM|Selector41~0_combout  = (\access_control|FSM|State.CHECK~q ) # ((\access_control|FSM|State.ACCESS~q  & !\access_control|FSM|always0~1_combout ))

	.dataa(\access_control|FSM|State.CHECK~q ),
	.datab(gnd),
	.datac(\access_control|FSM|State.ACCESS~q ),
	.datad(\access_control|FSM|always0~1_combout ),
	.cin(gnd),
	.combout(\access_control|FSM|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Selector41~0 .lut_mask = 16'hAAFA;
defparam \access_control|FSM|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N23
dffeas \access_control|FSM|State.ACCESS (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|State.ACCESS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|State.ACCESS .is_wysiwyg = "true";
defparam \access_control|FSM|State.ACCESS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N18
cycloneive_lcell_comb \access_control|FSM|Selector39~0 (
// Equation(s):
// \access_control|FSM|Selector39~0_combout  = (\access_control|FSM|State.ACCESS~q  & ((\access_control|FSM|always0~1_combout ) # ((!\access_control|FSM|State.INIT~q  & \button_decoder|ButtonVector2[0]~0_combout )))) # (!\access_control|FSM|State.ACCESS~q  & 
// (!\access_control|FSM|State.INIT~q  & (\button_decoder|ButtonVector2[0]~0_combout )))

	.dataa(\access_control|FSM|State.ACCESS~q ),
	.datab(\access_control|FSM|State.INIT~q ),
	.datac(\button_decoder|ButtonVector2[0]~0_combout ),
	.datad(\access_control|FSM|always0~1_combout ),
	.cin(gnd),
	.combout(\access_control|FSM|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Selector39~0 .lut_mask = 16'hBA30;
defparam \access_control|FSM|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N19
dffeas \access_control|FSM|State.GETPASSWORD (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|State.GETPASSWORD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|State.GETPASSWORD .is_wysiwyg = "true";
defparam \access_control|FSM|State.GETPASSWORD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N28
cycloneive_lcell_comb \access_control|FSM|Selector40~0 (
// Equation(s):
// \access_control|FSM|Selector40~0_combout  = (\access_control|FSM|State.GETPASSWORD~q ) # ((!\button_decoder|ButtonVector2[0]~0_combout  & \access_control|FSM|State.DELAY0~q ))

	.dataa(gnd),
	.datab(\button_decoder|ButtonVector2[0]~0_combout ),
	.datac(\access_control|FSM|State.DELAY0~q ),
	.datad(\access_control|FSM|State.GETPASSWORD~q ),
	.cin(gnd),
	.combout(\access_control|FSM|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Selector40~0 .lut_mask = 16'hFF30;
defparam \access_control|FSM|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N29
dffeas \access_control|FSM|State.DELAY0 (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|State.DELAY0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|State.DELAY0 .is_wysiwyg = "true";
defparam \access_control|FSM|State.DELAY0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N4
cycloneive_lcell_comb \access_control|FSM|State~12 (
// Equation(s):
// \access_control|FSM|State~12_combout  = (\button_decoder|ButtonVector2[0]~0_combout  & \access_control|FSM|State.DELAY0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\button_decoder|ButtonVector2[0]~0_combout ),
	.datad(\access_control|FSM|State.DELAY0~q ),
	.cin(gnd),
	.combout(\access_control|FSM|State~12_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|State~12 .lut_mask = 16'hF000;
defparam \access_control|FSM|State~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N5
dffeas \access_control|FSM|State.LOADPASSWORD (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|State~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|State.LOADPASSWORD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|State.LOADPASSWORD .is_wysiwyg = "true";
defparam \access_control|FSM|State.LOADPASSWORD .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y21_N11
dffeas \access_control|FSM|State.CHECK (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\access_control|FSM|State.LOADPASSWORD~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|State.CHECK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|State.CHECK .is_wysiwyg = "true";
defparam \access_control|FSM|State.CHECK .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \ToggleSwitch[14]~input (
	.i(ToggleSwitch[14]),
	.ibar(gnd),
	.o(\ToggleSwitch[14]~input_o ));
// synopsys translate_off
defparam \ToggleSwitch[14]~input .bus_hold = "false";
defparam \ToggleSwitch[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N0
cycloneive_lcell_comb \access_control|FSM|Address~14 (
// Equation(s):
// \access_control|FSM|Address~14_combout  = (\process_control|led_control [0] & (\button_decoder|ButtonVector2[0]~0_combout  & \ToggleSwitch[14]~input_o ))

	.dataa(\process_control|led_control [0]),
	.datab(gnd),
	.datac(\button_decoder|ButtonVector2[0]~0_combout ),
	.datad(\ToggleSwitch[14]~input_o ),
	.cin(gnd),
	.combout(\access_control|FSM|Address~14_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Address~14 .lut_mask = 16'hA000;
defparam \access_control|FSM|Address~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y18_N15
dffeas \access_control|FSM|Address[14] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\access_control|FSM|Address~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\access_control|FSM|State.INIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Address[14] .is_wysiwyg = "true";
defparam \access_control|FSM|Address[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \ToggleSwitch[15]~input (
	.i(ToggleSwitch[15]),
	.ibar(gnd),
	.o(\ToggleSwitch[15]~input_o ));
// synopsys translate_off
defparam \ToggleSwitch[15]~input .bus_hold = "false";
defparam \ToggleSwitch[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N6
cycloneive_lcell_comb \access_control|FSM|Address~15 (
// Equation(s):
// \access_control|FSM|Address~15_combout  = (\process_control|led_control [0] & (\button_decoder|ButtonVector2[0]~0_combout  & \ToggleSwitch[15]~input_o ))

	.dataa(\process_control|led_control [0]),
	.datab(\button_decoder|ButtonVector2[0]~0_combout ),
	.datac(gnd),
	.datad(\ToggleSwitch[15]~input_o ),
	.cin(gnd),
	.combout(\access_control|FSM|Address~15_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Address~15 .lut_mask = 16'h8800;
defparam \access_control|FSM|Address~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y18_N25
dffeas \access_control|FSM|Address[15] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\access_control|FSM|Address~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\access_control|FSM|State.INIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Address [15]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Address[15] .is_wysiwyg = "true";
defparam \access_control|FSM|Address[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \ToggleSwitch[13]~input (
	.i(ToggleSwitch[13]),
	.ibar(gnd),
	.o(\ToggleSwitch[13]~input_o ));
// synopsys translate_off
defparam \ToggleSwitch[13]~input .bus_hold = "false";
defparam \ToggleSwitch[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N30
cycloneive_lcell_comb \access_control|FSM|Address~13 (
// Equation(s):
// \access_control|FSM|Address~13_combout  = (\ToggleSwitch[13]~input_o  & (\process_control|led_control [0] & \button_decoder|ButtonVector2[0]~0_combout ))

	.dataa(gnd),
	.datab(\ToggleSwitch[13]~input_o ),
	.datac(\process_control|led_control [0]),
	.datad(\button_decoder|ButtonVector2[0]~0_combout ),
	.cin(gnd),
	.combout(\access_control|FSM|Address~13_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Address~13 .lut_mask = 16'hC000;
defparam \access_control|FSM|Address~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y18_N5
dffeas \access_control|FSM|Address[13] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\access_control|FSM|Address~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\access_control|FSM|State.INIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Address[13] .is_wysiwyg = "true";
defparam \access_control|FSM|Address[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout  = (\access_control|FSM|Address [14] & (\access_control|FSM|Address [15] & !\access_control|FSM|Address [13]))

	.dataa(\access_control|FSM|Address [14]),
	.datab(gnd),
	.datac(\access_control|FSM|Address [15]),
	.datad(\access_control|FSM|Address [13]),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0 .lut_mask = 16'h00A0;
defparam \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \ToggleSwitch[0]~input (
	.i(ToggleSwitch[0]),
	.ibar(gnd),
	.o(\ToggleSwitch[0]~input_o ));
// synopsys translate_off
defparam \ToggleSwitch[0]~input .bus_hold = "false";
defparam \ToggleSwitch[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N16
cycloneive_lcell_comb \access_control|FSM|Address~0 (
// Equation(s):
// \access_control|FSM|Address~0_combout  = (\process_control|led_control [0] & (\button_decoder|ButtonVector2[0]~0_combout  & \ToggleSwitch[0]~input_o ))

	.dataa(gnd),
	.datab(\process_control|led_control [0]),
	.datac(\button_decoder|ButtonVector2[0]~0_combout ),
	.datad(\ToggleSwitch[0]~input_o ),
	.cin(gnd),
	.combout(\access_control|FSM|Address~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Address~0 .lut_mask = 16'hC000;
defparam \access_control|FSM|Address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y18_N3
dffeas \access_control|FSM|Address[0] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\access_control|FSM|Address~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\access_control|FSM|State.INIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Address[0] .is_wysiwyg = "true";
defparam \access_control|FSM|Address[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \ToggleSwitch[1]~input (
	.i(ToggleSwitch[1]),
	.ibar(gnd),
	.o(\ToggleSwitch[1]~input_o ));
// synopsys translate_off
defparam \ToggleSwitch[1]~input .bus_hold = "false";
defparam \ToggleSwitch[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N26
cycloneive_lcell_comb \access_control|FSM|Address~1 (
// Equation(s):
// \access_control|FSM|Address~1_combout  = (\process_control|led_control [0] & (\button_decoder|ButtonVector2[0]~0_combout  & \ToggleSwitch[1]~input_o ))

	.dataa(gnd),
	.datab(\process_control|led_control [0]),
	.datac(\button_decoder|ButtonVector2[0]~0_combout ),
	.datad(\ToggleSwitch[1]~input_o ),
	.cin(gnd),
	.combout(\access_control|FSM|Address~1_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Address~1 .lut_mask = 16'hC000;
defparam \access_control|FSM|Address~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y18_N25
dffeas \access_control|FSM|Address[1] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\access_control|FSM|Address~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\access_control|FSM|State.INIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Address[1] .is_wysiwyg = "true";
defparam \access_control|FSM|Address[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \ToggleSwitch[2]~input (
	.i(ToggleSwitch[2]),
	.ibar(gnd),
	.o(\ToggleSwitch[2]~input_o ));
// synopsys translate_off
defparam \ToggleSwitch[2]~input .bus_hold = "false";
defparam \ToggleSwitch[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N4
cycloneive_lcell_comb \access_control|FSM|Address~2 (
// Equation(s):
// \access_control|FSM|Address~2_combout  = (\process_control|led_control [0] & (\button_decoder|ButtonVector2[0]~0_combout  & \ToggleSwitch[2]~input_o ))

	.dataa(gnd),
	.datab(\process_control|led_control [0]),
	.datac(\button_decoder|ButtonVector2[0]~0_combout ),
	.datad(\ToggleSwitch[2]~input_o ),
	.cin(gnd),
	.combout(\access_control|FSM|Address~2_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Address~2 .lut_mask = 16'hC000;
defparam \access_control|FSM|Address~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N18
cycloneive_lcell_comb \access_control|FSM|Address[2]~feeder (
// Equation(s):
// \access_control|FSM|Address[2]~feeder_combout  = \access_control|FSM|Address~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\access_control|FSM|Address~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\access_control|FSM|Address[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Address[2]~feeder .lut_mask = 16'hF0F0;
defparam \access_control|FSM|Address[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y18_N19
dffeas \access_control|FSM|Address[2] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Address[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\access_control|FSM|State.INIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Address[2] .is_wysiwyg = "true";
defparam \access_control|FSM|Address[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \ToggleSwitch[3]~input (
	.i(ToggleSwitch[3]),
	.ibar(gnd),
	.o(\ToggleSwitch[3]~input_o ));
// synopsys translate_off
defparam \ToggleSwitch[3]~input .bus_hold = "false";
defparam \ToggleSwitch[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N6
cycloneive_lcell_comb \access_control|FSM|Address~3 (
// Equation(s):
// \access_control|FSM|Address~3_combout  = (\process_control|led_control [0] & (\button_decoder|ButtonVector2[0]~0_combout  & \ToggleSwitch[3]~input_o ))

	.dataa(gnd),
	.datab(\process_control|led_control [0]),
	.datac(\button_decoder|ButtonVector2[0]~0_combout ),
	.datad(\ToggleSwitch[3]~input_o ),
	.cin(gnd),
	.combout(\access_control|FSM|Address~3_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Address~3 .lut_mask = 16'hC000;
defparam \access_control|FSM|Address~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y18_N31
dffeas \access_control|FSM|Address[3] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\access_control|FSM|Address~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\access_control|FSM|State.INIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Address[3] .is_wysiwyg = "true";
defparam \access_control|FSM|Address[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \ToggleSwitch[4]~input (
	.i(ToggleSwitch[4]),
	.ibar(gnd),
	.o(\ToggleSwitch[4]~input_o ));
// synopsys translate_off
defparam \ToggleSwitch[4]~input .bus_hold = "false";
defparam \ToggleSwitch[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N28
cycloneive_lcell_comb \access_control|FSM|Address~4 (
// Equation(s):
// \access_control|FSM|Address~4_combout  = (\process_control|led_control [0] & (\button_decoder|ButtonVector2[0]~0_combout  & \ToggleSwitch[4]~input_o ))

	.dataa(gnd),
	.datab(\process_control|led_control [0]),
	.datac(\button_decoder|ButtonVector2[0]~0_combout ),
	.datad(\ToggleSwitch[4]~input_o ),
	.cin(gnd),
	.combout(\access_control|FSM|Address~4_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Address~4 .lut_mask = 16'hC000;
defparam \access_control|FSM|Address~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y18_N31
dffeas \access_control|FSM|Address[4] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\access_control|FSM|Address~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\access_control|FSM|State.INIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Address[4] .is_wysiwyg = "true";
defparam \access_control|FSM|Address[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \ToggleSwitch[5]~input (
	.i(ToggleSwitch[5]),
	.ibar(gnd),
	.o(\ToggleSwitch[5]~input_o ));
// synopsys translate_off
defparam \ToggleSwitch[5]~input .bus_hold = "false";
defparam \ToggleSwitch[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N24
cycloneive_lcell_comb \access_control|FSM|Address~5 (
// Equation(s):
// \access_control|FSM|Address~5_combout  = (\ToggleSwitch[5]~input_o  & (\process_control|led_control [0] & \button_decoder|ButtonVector2[0]~0_combout ))

	.dataa(\ToggleSwitch[5]~input_o ),
	.datab(gnd),
	.datac(\process_control|led_control [0]),
	.datad(\button_decoder|ButtonVector2[0]~0_combout ),
	.cin(gnd),
	.combout(\access_control|FSM|Address~5_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Address~5 .lut_mask = 16'hA000;
defparam \access_control|FSM|Address~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N0
cycloneive_lcell_comb \access_control|FSM|Address[5]~feeder (
// Equation(s):
// \access_control|FSM|Address[5]~feeder_combout  = \access_control|FSM|Address~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\access_control|FSM|Address~5_combout ),
	.cin(gnd),
	.combout(\access_control|FSM|Address[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Address[5]~feeder .lut_mask = 16'hFF00;
defparam \access_control|FSM|Address[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y18_N1
dffeas \access_control|FSM|Address[5] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Address[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\access_control|FSM|State.INIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Address[5] .is_wysiwyg = "true";
defparam \access_control|FSM|Address[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \ToggleSwitch[6]~input (
	.i(ToggleSwitch[6]),
	.ibar(gnd),
	.o(\ToggleSwitch[6]~input_o ));
// synopsys translate_off
defparam \ToggleSwitch[6]~input .bus_hold = "false";
defparam \ToggleSwitch[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N6
cycloneive_lcell_comb \access_control|FSM|Address~6 (
// Equation(s):
// \access_control|FSM|Address~6_combout  = (\ToggleSwitch[6]~input_o  & (\process_control|led_control [0] & \button_decoder|ButtonVector2[0]~0_combout ))

	.dataa(gnd),
	.datab(\ToggleSwitch[6]~input_o ),
	.datac(\process_control|led_control [0]),
	.datad(\button_decoder|ButtonVector2[0]~0_combout ),
	.cin(gnd),
	.combout(\access_control|FSM|Address~6_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Address~6 .lut_mask = 16'hC000;
defparam \access_control|FSM|Address~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y18_N9
dffeas \access_control|FSM|Address[6] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\access_control|FSM|Address~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\access_control|FSM|State.INIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Address[6] .is_wysiwyg = "true";
defparam \access_control|FSM|Address[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \ToggleSwitch[7]~input (
	.i(ToggleSwitch[7]),
	.ibar(gnd),
	.o(\ToggleSwitch[7]~input_o ));
// synopsys translate_off
defparam \ToggleSwitch[7]~input .bus_hold = "false";
defparam \ToggleSwitch[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N4
cycloneive_lcell_comb \access_control|FSM|Address~7 (
// Equation(s):
// \access_control|FSM|Address~7_combout  = (\ToggleSwitch[7]~input_o  & (\process_control|led_control [0] & \button_decoder|ButtonVector2[0]~0_combout ))

	.dataa(\ToggleSwitch[7]~input_o ),
	.datab(gnd),
	.datac(\process_control|led_control [0]),
	.datad(\button_decoder|ButtonVector2[0]~0_combout ),
	.cin(gnd),
	.combout(\access_control|FSM|Address~7_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Address~7 .lut_mask = 16'hA000;
defparam \access_control|FSM|Address~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y18_N19
dffeas \access_control|FSM|Address[7] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\access_control|FSM|Address~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\access_control|FSM|State.INIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Address[7] .is_wysiwyg = "true";
defparam \access_control|FSM|Address[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \ToggleSwitch[8]~input (
	.i(ToggleSwitch[8]),
	.ibar(gnd),
	.o(\ToggleSwitch[8]~input_o ));
// synopsys translate_off
defparam \ToggleSwitch[8]~input .bus_hold = "false";
defparam \ToggleSwitch[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N30
cycloneive_lcell_comb \access_control|FSM|Address~8 (
// Equation(s):
// \access_control|FSM|Address~8_combout  = (\process_control|led_control [0] & (\button_decoder|ButtonVector2[0]~0_combout  & \ToggleSwitch[8]~input_o ))

	.dataa(\process_control|led_control [0]),
	.datab(gnd),
	.datac(\button_decoder|ButtonVector2[0]~0_combout ),
	.datad(\ToggleSwitch[8]~input_o ),
	.cin(gnd),
	.combout(\access_control|FSM|Address~8_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Address~8 .lut_mask = 16'hA000;
defparam \access_control|FSM|Address~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N11
dffeas \access_control|FSM|Address[8] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\access_control|FSM|Address~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\access_control|FSM|State.INIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Address[8] .is_wysiwyg = "true";
defparam \access_control|FSM|Address[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \ToggleSwitch[9]~input (
	.i(ToggleSwitch[9]),
	.ibar(gnd),
	.o(\ToggleSwitch[9]~input_o ));
// synopsys translate_off
defparam \ToggleSwitch[9]~input .bus_hold = "false";
defparam \ToggleSwitch[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N28
cycloneive_lcell_comb \access_control|FSM|Address~9 (
// Equation(s):
// \access_control|FSM|Address~9_combout  = (\process_control|led_control [0] & (\button_decoder|ButtonVector2[0]~0_combout  & \ToggleSwitch[9]~input_o ))

	.dataa(\process_control|led_control [0]),
	.datab(\button_decoder|ButtonVector2[0]~0_combout ),
	.datac(\ToggleSwitch[9]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\access_control|FSM|Address~9_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Address~9 .lut_mask = 16'h8080;
defparam \access_control|FSM|Address~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N0
cycloneive_lcell_comb \access_control|FSM|Address[9]~feeder (
// Equation(s):
// \access_control|FSM|Address[9]~feeder_combout  = \access_control|FSM|Address~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\access_control|FSM|Address~9_combout ),
	.cin(gnd),
	.combout(\access_control|FSM|Address[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Address[9]~feeder .lut_mask = 16'hFF00;
defparam \access_control|FSM|Address[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N1
dffeas \access_control|FSM|Address[9] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Address[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\access_control|FSM|State.INIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Address[9] .is_wysiwyg = "true";
defparam \access_control|FSM|Address[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \ToggleSwitch[10]~input (
	.i(ToggleSwitch[10]),
	.ibar(gnd),
	.o(\ToggleSwitch[10]~input_o ));
// synopsys translate_off
defparam \ToggleSwitch[10]~input .bus_hold = "false";
defparam \ToggleSwitch[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N14
cycloneive_lcell_comb \access_control|FSM|Address~10 (
// Equation(s):
// \access_control|FSM|Address~10_combout  = (\process_control|led_control [0] & (\button_decoder|ButtonVector2[0]~0_combout  & \ToggleSwitch[10]~input_o ))

	.dataa(\process_control|led_control [0]),
	.datab(\button_decoder|ButtonVector2[0]~0_combout ),
	.datac(\ToggleSwitch[10]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\access_control|FSM|Address~10_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Address~10 .lut_mask = 16'h8080;
defparam \access_control|FSM|Address~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N5
dffeas \access_control|FSM|Address[10] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\access_control|FSM|Address~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\access_control|FSM|State.INIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Address[10] .is_wysiwyg = "true";
defparam \access_control|FSM|Address[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \ToggleSwitch[11]~input (
	.i(ToggleSwitch[11]),
	.ibar(gnd),
	.o(\ToggleSwitch[11]~input_o ));
// synopsys translate_off
defparam \ToggleSwitch[11]~input .bus_hold = "false";
defparam \ToggleSwitch[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N22
cycloneive_lcell_comb \access_control|FSM|Address~11 (
// Equation(s):
// \access_control|FSM|Address~11_combout  = (\ToggleSwitch[11]~input_o  & (\process_control|led_control [0] & \button_decoder|ButtonVector2[0]~0_combout ))

	.dataa(gnd),
	.datab(\ToggleSwitch[11]~input_o ),
	.datac(\process_control|led_control [0]),
	.datad(\button_decoder|ButtonVector2[0]~0_combout ),
	.cin(gnd),
	.combout(\access_control|FSM|Address~11_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Address~11 .lut_mask = 16'hC000;
defparam \access_control|FSM|Address~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N13
dffeas \access_control|FSM|Address[11] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\access_control|FSM|Address~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\access_control|FSM|State.INIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Address[11] .is_wysiwyg = "true";
defparam \access_control|FSM|Address[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \ToggleSwitch[12]~input (
	.i(ToggleSwitch[12]),
	.ibar(gnd),
	.o(\ToggleSwitch[12]~input_o ));
// synopsys translate_off
defparam \ToggleSwitch[12]~input .bus_hold = "false";
defparam \ToggleSwitch[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N8
cycloneive_lcell_comb \access_control|FSM|Address~12 (
// Equation(s):
// \access_control|FSM|Address~12_combout  = (\ToggleSwitch[12]~input_o  & (\process_control|led_control [0] & \button_decoder|ButtonVector2[0]~0_combout ))

	.dataa(gnd),
	.datab(\ToggleSwitch[12]~input_o ),
	.datac(\process_control|led_control [0]),
	.datad(\button_decoder|ButtonVector2[0]~0_combout ),
	.cin(gnd),
	.combout(\access_control|FSM|Address~12_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Address~12 .lut_mask = 16'hC000;
defparam \access_control|FSM|Address~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y18_N31
dffeas \access_control|FSM|Address[12] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\access_control|FSM|Address~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\access_control|FSM|State.INIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Address[12] .is_wysiwyg = "true";
defparam \access_control|FSM|Address[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y12_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout  = (\access_control|FSM|Address [14] & (\access_control|FSM|Address [15] & \access_control|FSM|Address [13]))

	.dataa(\access_control|FSM|Address [14]),
	.datab(gnd),
	.datac(\access_control|FSM|Address [15]),
	.datad(\access_control|FSM|Address [13]),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0 .lut_mask = 16'hA000;
defparam \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y64_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout  = \access_control|FSM|Address [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\access_control|FSM|Address [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|address_reg_a[1]~feeder .lut_mask = 16'hF0F0;
defparam \access_control|RAM|altsyncram_component|auto_generated|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N19
dffeas \access_control|RAM|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|RAM|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \access_control|RAM|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout  = \access_control|RAM|altsyncram_component|auto_generated|address_reg_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N19
dffeas \access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N14
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = \access_control|FSM|Address [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\access_control|FSM|Address [13]),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \access_control|RAM|altsyncram_component|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N15
dffeas \access_control|RAM|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|RAM|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \access_control|RAM|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = \access_control|RAM|altsyncram_component|auto_generated|address_reg_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 16'hF0F0;
defparam \access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N17
dffeas \access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout  = (!\access_control|FSM|Address [14] & (\access_control|FSM|Address [15] & \access_control|FSM|Address [13]))

	.dataa(\access_control|FSM|Address [14]),
	.datab(gnd),
	.datac(\access_control|FSM|Address [15]),
	.datad(\access_control|FSM|Address [13]),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0 .lut_mask = 16'h5000;
defparam \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N0
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout  = (!\access_control|FSM|Address [14] & (\access_control|FSM|Address [15] & !\access_control|FSM|Address [13]))

	.dataa(\access_control|FSM|Address [14]),
	.datab(gnd),
	.datac(\access_control|FSM|Address [15]),
	.datad(\access_control|FSM|Address [13]),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .lut_mask = 16'h0050;
defparam \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N0
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~62 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~62_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a95~portadataout ) # 
// ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \access_control|ROM|altsyncram_component|auto_generated|ram_block1a79~portadataout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~62 .lut_mask = 16'hADA8;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N10
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~63 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~63_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~62_combout  & 
// ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a127~portadataout ))) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~62_combout  & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a111~portadataout 
// )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~62_combout ))))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datab(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~62_combout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~63 .lut_mask = 16'hCFA0;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N12
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|address_reg_a[2]~feeder (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout  = \access_control|FSM|Address [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\access_control|FSM|Address [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|address_reg_a[2]~feeder .lut_mask = 16'hF0F0;
defparam \access_control|RAM|altsyncram_component|auto_generated|address_reg_a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N13
dffeas \access_control|RAM|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|RAM|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|RAM|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \access_control|RAM|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout  = \access_control|RAM|altsyncram_component|auto_generated|address_reg_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .lut_mask = 16'hFF00;
defparam \access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N29
dffeas \access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout  = (\access_control|FSM|Address [14] & (!\access_control|FSM|Address [15] & \access_control|FSM|Address [13]))

	.dataa(\access_control|FSM|Address [14]),
	.datab(gnd),
	.datac(\access_control|FSM|Address [15]),
	.datad(\access_control|FSM|Address [13]),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0 .lut_mask = 16'h0A00;
defparam \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y11_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N24
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w[3] (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3] = (!\access_control|FSM|Address [14] & (!\access_control|FSM|Address [15] & !\access_control|FSM|Address [13]))

	.dataa(\access_control|FSM|Address [14]),
	.datab(gnd),
	.datac(\access_control|FSM|Address [15]),
	.datad(\access_control|FSM|Address [13]),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w[3] .lut_mask = 16'h0005;
defparam \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout  = (\access_control|FSM|Address [14] & (!\access_control|FSM|Address [15] & !\access_control|FSM|Address [13]))

	.dataa(\access_control|FSM|Address [14]),
	.datab(gnd),
	.datac(\access_control|FSM|Address [15]),
	.datad(\access_control|FSM|Address [13]),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0 .lut_mask = 16'h000A;
defparam \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N8
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~60 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~60_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a47~portadataout )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a15~portadataout  & (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~60 .lut_mask = 16'hAEA4;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout  = (!\access_control|FSM|Address [14] & (!\access_control|FSM|Address [15] & \access_control|FSM|Address [13]))

	.dataa(\access_control|FSM|Address [14]),
	.datab(gnd),
	.datac(\access_control|FSM|Address [15]),
	.datad(\access_control|FSM|Address [13]),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0 .lut_mask = 16'h0500;
defparam \access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y4_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N26
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~61 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~61_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~60_combout  & 
// (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a63~portadataout )) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~60_combout  & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a31~portadataout 
// ))))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~60_combout ))))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~60_combout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~61 .lut_mask = 16'hBCB0;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N6
cycloneive_lcell_comb \access_control|FSM|Password_Memory_Reg[15]~15 (
// Equation(s):
// \access_control|FSM|Password_Memory_Reg[15]~15_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|ROM|altsyncram_component|auto_generated|mux2|_~63_combout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~61_combout )))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~63_combout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(gnd),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~61_combout ),
	.cin(gnd),
	.combout(\access_control|FSM|Password_Memory_Reg[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[15]~15 .lut_mask = 16'hBB88;
defparam \access_control|FSM|Password_Memory_Reg[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N0
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y13_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a111 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y14_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a127 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a95 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a79 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N20
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~74 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~74_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a95~portadataout )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a79~portadataout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~74_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~74 .lut_mask = 16'hB9A8;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N14
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~75 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~75_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~74_combout  & 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a127~portadataout ))) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~74_combout  & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a111~portadataout 
// )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~74_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~74_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~75_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~75 .lut_mask = 16'hF388;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a63 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y64_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a31 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a15 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a47 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N20
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~76 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~76_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a47~portadataout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a15~portadataout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~76_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~76 .lut_mask = 16'hF2C2;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N30
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~77 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~77_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~76_combout  & 
// (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a63~portadataout )) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~76_combout  & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a31~portadataout 
// ))))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~76_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~76_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~77_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~77 .lut_mask = 16'hBBC0;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N8
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~78 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~78_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~75_combout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~77_combout )))

	.dataa(gnd),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~75_combout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~77_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~78_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~78 .lut_mask = 16'hF3C0;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a78 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a94 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N30
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~69 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~69_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a94~portadataout )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a78~portadataout )))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~69_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~69 .lut_mask = 16'hBA98;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y60_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a126 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a110 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N4
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~70 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~70_combout  = (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~69_combout  & (((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a126~portadataout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~69_combout  & (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a110~portadataout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~69_combout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~70_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~70 .lut_mask = 16'hE6A2;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y66_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a62 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y4_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a30 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a46 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a14 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N18
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~71 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~71_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a46~portadataout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a14~portadataout )))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~71_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~71 .lut_mask = 16'hD9C8;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N16
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~72 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~72_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~71_combout  & 
// (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a62~portadataout )) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~71_combout  & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a30~portadataout 
// ))))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~71_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~71_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~72_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~72 .lut_mask = 16'hDDA0;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N26
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~73 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~73_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~70_combout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~72_combout )))

	.dataa(gnd),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~70_combout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~72_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~73_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~73 .lut_mask = 16'hF3C0;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y67_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y62_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N12
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~56 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~56_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a46~portadataout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a14~portadataout )))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~56 .lut_mask = 16'hD9C8;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N22
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~57 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~57_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~56_combout  & 
// (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a62~portadataout )) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~56_combout  & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a30~portadataout 
// ))))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~56_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~56_combout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~57 .lut_mask = 16'hDDA0;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y58_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y16_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N4
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~58 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~58_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a94~portadataout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a78~portadataout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~58 .lut_mask = 16'hDC98;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N28
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~59 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~59_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~58_combout  & 
// ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a126~portadataout ))) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~58_combout  & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a110~portadataout 
// )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~58_combout ))))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~58_combout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~59 .lut_mask = 16'hF388;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N24
cycloneive_lcell_comb \access_control|FSM|Password_Memory_Reg[14]~14 (
// Equation(s):
// \access_control|FSM|Password_Memory_Reg[14]~14_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~59_combout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|ROM|altsyncram_component|auto_generated|mux2|_~57_combout ))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~57_combout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(gnd),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~59_combout ),
	.cin(gnd),
	.combout(\access_control|FSM|Password_Memory_Reg[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[14]~14 .lut_mask = 16'hEE22;
defparam \access_control|FSM|Password_Memory_Reg[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N2
cycloneive_lcell_comb \access_control|WideOr0~8 (
// Equation(s):
// \access_control|WideOr0~8_combout  = (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~73_combout  & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~78_combout  $ (\access_control|FSM|Password_Memory_Reg[15]~15_combout )) # 
// (!\access_control|FSM|Password_Memory_Reg[14]~14_combout ))) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~73_combout  & ((\access_control|FSM|Password_Memory_Reg[14]~14_combout ) # 
// (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~78_combout  $ (\access_control|FSM|Password_Memory_Reg[15]~15_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~73_combout ),
	.datab(\access_control|FSM|Password_Memory_Reg[14]~14_combout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~78_combout ),
	.datad(\access_control|FSM|Password_Memory_Reg[15]~15_combout ),
	.cin(gnd),
	.combout(\access_control|WideOr0~8_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|WideOr0~8 .lut_mask = 16'h6FF6;
defparam \access_control|WideOr0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y56_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a28 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y57_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a60 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a12 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a44 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N30
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~61 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~61_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a12~portadataout )))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~61 .lut_mask = 16'hBA98;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N0
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~62 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~62_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~61_combout  & 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~61_combout  & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a28~portadataout 
// )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~61_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~61_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~62 .lut_mask = 16'hF588;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y45_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a124 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a108 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y37_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a76 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a92 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N12
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~59 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~59_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a92~portadataout )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a76~portadataout )))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~59 .lut_mask = 16'hBA98;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N2
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~60 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~60_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~59_combout  & 
// (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a124~portadataout )) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~59_combout  & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a108~portadataout 
// ))))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~59_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~59_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~60 .lut_mask = 16'hDDA0;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N26
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~63 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~63_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~60_combout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~62_combout ))

	.dataa(gnd),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~62_combout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~60_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~63 .lut_mask = 16'hFC0C;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y8_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N8
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~52 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~52_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a45~portadataout ) # 
// (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a13~portadataout  & 
// ((!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~52 .lut_mask = 16'hCCE2;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N28
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~53 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~53_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~52_combout  & 
// (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a61~portadataout )) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~52_combout  & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a29~portadataout 
// ))))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~52_combout ))))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~52_combout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~53 .lut_mask = 16'hBCB0;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N8
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~54 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~54_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a93~portadataout ) # 
// ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a77~portadataout  
// & !\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~54 .lut_mask = 16'hCCB8;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N14
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~55 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~55_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~54_combout  & 
// (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a125~portadataout )) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~54_combout  & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a109~portadataout 
// ))))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~54_combout ))))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~54_combout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~55 .lut_mask = 16'hBCB0;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N8
cycloneive_lcell_comb \access_control|FSM|Password_Memory_Reg[13]~13 (
// Equation(s):
// \access_control|FSM|Password_Memory_Reg[13]~13_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~55_combout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|ROM|altsyncram_component|auto_generated|mux2|_~53_combout ))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~53_combout ),
	.datac(gnd),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~55_combout ),
	.cin(gnd),
	.combout(\access_control|FSM|Password_Memory_Reg[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[13]~13 .lut_mask = 16'hEE44;
defparam \access_control|FSM|Password_Memory_Reg[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a77 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a93 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N20
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~64 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~64_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a93~portadataout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a77~portadataout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~64_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~64 .lut_mask = 16'hDC98;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a109 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y43_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a125 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N10
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~65 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~65_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~64_combout  & 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a125~portadataout ))) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~64_combout  & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a109~portadataout 
// )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~64_combout ))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~64_combout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~65_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~65 .lut_mask = 16'hEC64;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a45 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a13 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N6
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~66 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~66_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a45~portadataout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a13~portadataout )))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~66_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~66 .lut_mask = 16'hE3E0;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a61 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y9_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a29 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~67 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~67_combout  = (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~66_combout  & (((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a61~portadataout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~66_combout  & (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a29~portadataout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~66_combout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~67_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~67 .lut_mask = 16'hE6A2;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N22
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~68 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~68_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~65_combout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~67_combout )))

	.dataa(gnd),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~65_combout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~67_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~68_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~68 .lut_mask = 16'hF3C0;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y33_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N24
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~50 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~50_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a92~portadataout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a76~portadataout )))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~50 .lut_mask = 16'hD9C8;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y44_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y62_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N30
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~51 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~51_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~50_combout  & 
// ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a124~portadataout ))) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~50_combout  & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a108~portadataout 
// )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|ROM|altsyncram_component|auto_generated|mux2|_~50_combout ))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~50_combout ),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~51 .lut_mask = 16'hEC64;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y64_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N14
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~48 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~48_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a44~portadataout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a12~portadataout )))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~48 .lut_mask = 16'hD9C8;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N18
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~49 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~49_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~48_combout  & 
// (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a60~portadataout )) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~48_combout  & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a28~portadataout 
// ))))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~48_combout ))))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~48_combout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~49 .lut_mask = 16'hBBC0;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N6
cycloneive_lcell_comb \access_control|FSM|Password_Memory_Reg[12]~12 (
// Equation(s):
// \access_control|FSM|Password_Memory_Reg[12]~12_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|ROM|altsyncram_component|auto_generated|mux2|_~51_combout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~49_combout )))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~51_combout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(gnd),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~49_combout ),
	.cin(gnd),
	.combout(\access_control|FSM|Password_Memory_Reg[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[12]~12 .lut_mask = 16'hBB88;
defparam \access_control|FSM|Password_Memory_Reg[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N4
cycloneive_lcell_comb \access_control|WideOr0~7 (
// Equation(s):
// \access_control|WideOr0~7_combout  = (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~63_combout  & ((\access_control|FSM|Password_Memory_Reg[13]~13_combout  $ (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~68_combout )) # 
// (!\access_control|FSM|Password_Memory_Reg[12]~12_combout ))) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~63_combout  & ((\access_control|FSM|Password_Memory_Reg[12]~12_combout ) # 
// (\access_control|FSM|Password_Memory_Reg[13]~13_combout  $ (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~68_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~63_combout ),
	.datab(\access_control|FSM|Password_Memory_Reg[13]~13_combout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~68_combout ),
	.datad(\access_control|FSM|Password_Memory_Reg[12]~12_combout ),
	.cin(gnd),
	.combout(\access_control|WideOr0~7_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|WideOr0~7 .lut_mask = 16'h7DBE;
defparam \access_control|WideOr0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a80 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N28
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~0 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~0_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a80~portadataout ) # 
// ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \access_control|RAM|altsyncram_component|auto_generated|ram_block1a64~portadataout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~0 .lut_mask = 16'hCBC8;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y15_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a112 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y7_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a96 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N22
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~1 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~1_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~0_combout  & 
// (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a112~portadataout )) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~0_combout  & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a96~portadataout 
// ))))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~0_combout ))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~1 .lut_mask = 16'hE6C4;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y8_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a48 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y3_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a16 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a32 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N16
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~2 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~2_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a32~portadataout )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a0~portadataout )))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~2 .lut_mask = 16'hBA98;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N18
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~3 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~3_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~2_combout  & 
// (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~2_combout  & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a16~portadataout 
// ))))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~2_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~3 .lut_mask = 16'hDDA0;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N8
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~4 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~4_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~1_combout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~3_combout )))

	.dataa(gnd),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~4 .lut_mask = 16'hF3C0;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~2 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~2_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a80~portadataout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a64~portadataout )))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~2 .lut_mask = 16'hD9C8;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N22
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~3 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~3_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~2_combout  & 
// ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a112~portadataout ))) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~2_combout  & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a96~portadataout 
// )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~2_combout ))))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datab(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~3 .lut_mask = 16'hCFA0;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y9_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y12_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N24
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~0 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~0_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a32~portadataout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~0 .lut_mask = 16'hE5E0;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N30
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~1 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~1_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~0_combout  & 
// ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a48~portadataout ))) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~0_combout  & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a16~portadataout 
// )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~0_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~1 .lut_mask = 16'hF588;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N24
cycloneive_lcell_comb \access_control|FSM|Password_Memory_Reg[0]~0 (
// Equation(s):
// \access_control|FSM|Password_Memory_Reg[0]~0_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|ROM|altsyncram_component|auto_generated|mux2|_~3_combout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~1_combout )))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(gnd),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cin(gnd),
	.combout(\access_control|FSM|Password_Memory_Reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[0]~0 .lut_mask = 16'hBB88;
defparam \access_control|FSM|Password_Memory_Reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y61_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a97 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y54_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a113 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y54_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a65 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a81 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N24
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~5 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~5_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a81~portadataout )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a65~portadataout )))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~5 .lut_mask = 16'hBA98;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N30
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~6 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~6_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~5_combout  & 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a113~portadataout ))) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~5_combout  & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a97~portadataout 
// )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~5_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~6 .lut_mask = 16'hF388;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y59_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a17 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y57_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a49 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a1 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a33 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N0
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~7 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~7_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~7 .lut_mask = 16'hFC0A;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N2
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~8 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~8_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~7_combout  & 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~7_combout  & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a17~portadataout 
// )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~7_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~8 .lut_mask = 16'hF588;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N20
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~9 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~9_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~6_combout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~8_combout )))

	.dataa(gnd),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~9 .lut_mask = 16'hF3C0;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N12
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~6 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~6_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a65~portadataout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~6 .lut_mask = 16'hDC98;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y62_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y60_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N10
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~7 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~7_combout  = (\access_control|ROM|altsyncram_component|auto_generated|mux2|_~6_combout  & (((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a113~portadataout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~6_combout  & (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a97~portadataout ))))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~7 .lut_mask = 16'hE6A2;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y14_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~4 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~4_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~4 .lut_mask = 16'hDC98;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y5_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y61_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N10
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~5 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~5_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~4_combout  & 
// ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~4_combout  & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a17~portadataout 
// )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\access_control|ROM|altsyncram_component|auto_generated|mux2|_~4_combout ))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~5 .lut_mask = 16'hEC64;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N18
cycloneive_lcell_comb \access_control|FSM|Password_Memory_Reg[1]~1 (
// Equation(s):
// \access_control|FSM|Password_Memory_Reg[1]~1_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|ROM|altsyncram_component|auto_generated|mux2|_~7_combout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~5_combout )))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.datab(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.datac(gnd),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\access_control|FSM|Password_Memory_Reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[1]~1 .lut_mask = 16'hAACC;
defparam \access_control|FSM|Password_Memory_Reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N6
cycloneive_lcell_comb \access_control|WideOr0~0 (
// Equation(s):
// \access_control|WideOr0~0_combout  = (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~4_combout  & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~9_combout  $ (\access_control|FSM|Password_Memory_Reg[1]~1_combout )) # 
// (!\access_control|FSM|Password_Memory_Reg[0]~0_combout ))) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~4_combout  & ((\access_control|FSM|Password_Memory_Reg[0]~0_combout ) # 
// (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~9_combout  $ (\access_control|FSM|Password_Memory_Reg[1]~1_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.datab(\access_control|FSM|Password_Memory_Reg[0]~0_combout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datad(\access_control|FSM|Password_Memory_Reg[1]~1_combout ),
	.cin(gnd),
	.combout(\access_control|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|WideOr0~0 .lut_mask = 16'h6FF6;
defparam \access_control|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y61_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N0
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~14 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~14_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a83~portadataout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a67~portadataout ))))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~14 .lut_mask = 16'hFC22;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N2
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~15 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~15_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~14_combout  & 
// ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a115~portadataout ))) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~14_combout  & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a99~portadataout 
// )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~14_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~15 .lut_mask = 16'hF588;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y63_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N4
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~12 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~12_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a35~portadataout )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~12 .lut_mask = 16'hB9A8;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N22
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~13 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~13_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~12_combout  & 
// (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a51~portadataout )) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~12_combout  & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a19~portadataout 
// ))))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~12_combout ))))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~13 .lut_mask = 16'hBCB0;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N30
cycloneive_lcell_comb \access_control|FSM|Password_Memory_Reg[3]~3 (
// Equation(s):
// \access_control|FSM|Password_Memory_Reg[3]~3_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|ROM|altsyncram_component|auto_generated|mux2|_~15_combout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~13_combout )))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(gnd),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cin(gnd),
	.combout(\access_control|FSM|Password_Memory_Reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[3]~3 .lut_mask = 16'hBB88;
defparam \access_control|FSM|Password_Memory_Reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y11_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a114 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a82 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a66 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N4
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~10 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~10_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a82~portadataout ) # 
// ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a66~portadataout  
// & !\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~10 .lut_mask = 16'hF0AC;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y19_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a98 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N14
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~11 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~11_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~10_combout  & 
// (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a114~portadataout )) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~10_combout  & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a98~portadataout 
// ))))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~10_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~11 .lut_mask = 16'hBCB0;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a18 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y10_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a50 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a34 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a2 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N0
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~12 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~12_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a34~portadataout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~12 .lut_mask = 16'hEE30;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N2
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~13 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~13_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~12_combout  & 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~12_combout  & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a18~portadataout 
// )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~12_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~13 .lut_mask = 16'hF588;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N12
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~14 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~14_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~11_combout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~13_combout )))

	.dataa(gnd),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~14 .lut_mask = 16'hF3C0;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y5_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a19 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a51 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a35 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a3 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N6
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~17 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~17_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~17 .lut_mask = 16'hE3E0;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N4
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~18 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~18_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~17_combout  & 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a51~portadataout ))) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~17_combout  & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a19~portadataout 
// )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~17_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~18 .lut_mask = 16'hF388;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y17_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a115 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y5_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a99 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a83 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y17_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a67 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N10
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~15 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~15_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a83~portadataout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a67~portadataout )))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~15 .lut_mask = 16'hE3E0;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N20
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~16 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~16_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~15_combout  & 
// (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a115~portadataout )) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~15_combout  & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a99~portadataout 
// ))))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~15_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~16 .lut_mask = 16'hBBC0;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N26
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~19 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~19_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~16_combout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~18_combout ))

	.dataa(gnd),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~19 .lut_mask = 16'hFC30;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y59_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N24
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~8 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~8_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~8 .lut_mask = 16'hFC22;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N6
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~9 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~9_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~8_combout  & 
// ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~8_combout  & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a18~portadataout 
// )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~8_combout ))))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~9 .lut_mask = 16'hF388;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N20
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~10 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~10_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a82~portadataout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a66~portadataout )))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~10 .lut_mask = 16'hD9C8;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N14
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~11 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~11_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~10_combout  & 
// (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a114~portadataout )) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~10_combout  & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a98~portadataout 
// ))))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~10_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~11 .lut_mask = 16'hDDA0;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N0
cycloneive_lcell_comb \access_control|FSM|Password_Memory_Reg[2]~2 (
// Equation(s):
// \access_control|FSM|Password_Memory_Reg[2]~2_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~11_combout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|ROM|altsyncram_component|auto_generated|mux2|_~9_combout ))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datab(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datac(gnd),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\access_control|FSM|Password_Memory_Reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[2]~2 .lut_mask = 16'hCCAA;
defparam \access_control|FSM|Password_Memory_Reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N8
cycloneive_lcell_comb \access_control|WideOr0~1 (
// Equation(s):
// \access_control|WideOr0~1_combout  = (\access_control|FSM|Password_Memory_Reg[3]~3_combout  & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~14_combout  $ (\access_control|FSM|Password_Memory_Reg[2]~2_combout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~19_combout ))) # (!\access_control|FSM|Password_Memory_Reg[3]~3_combout  & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~19_combout ) # 
// (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~14_combout  $ (\access_control|FSM|Password_Memory_Reg[2]~2_combout ))))

	.dataa(\access_control|FSM|Password_Memory_Reg[3]~3_combout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.datad(\access_control|FSM|Password_Memory_Reg[2]~2_combout ),
	.cin(gnd),
	.combout(\access_control|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|WideOr0~1 .lut_mask = 16'h7BDE;
defparam \access_control|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N28
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~18 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~18_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a84~portadataout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a68~portadataout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~18 .lut_mask = 16'hFA44;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N26
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~19 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~19_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~18_combout  & 
// (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a116~portadataout )) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~18_combout  & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a100~portadataout 
// ))))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~18_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~19 .lut_mask = 16'hDDA0;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y63_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N8
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~16 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~16_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~16 .lut_mask = 16'hFC22;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y62_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N26
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~17 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~17_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~16_combout  & 
// (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a52~portadataout )) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~16_combout  & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a20~portadataout 
// ))))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~16_combout ))))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~17 .lut_mask = 16'hBCB0;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N12
cycloneive_lcell_comb \access_control|FSM|Password_Memory_Reg[4]~4 (
// Equation(s):
// \access_control|FSM|Password_Memory_Reg[4]~4_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|ROM|altsyncram_component|auto_generated|mux2|_~19_combout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~17_combout )))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(gnd),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cin(gnd),
	.combout(\access_control|FSM|Password_Memory_Reg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[4]~4 .lut_mask = 16'hBB88;
defparam \access_control|FSM|Password_Memory_Reg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y55_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a21 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y66_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a53 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a5 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a37 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N28
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~27 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~27_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a37~portadataout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~27 .lut_mask = 16'hFA44;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N26
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~28 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~28_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~27_combout  & 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~27_combout  & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a21~portadataout 
// )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~27_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~28 .lut_mask = 16'hF588;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a101 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a69 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a85 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N8
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~25 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~25_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a85~portadataout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a69~portadataout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~25 .lut_mask = 16'hF2C2;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y64_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a117 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N6
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~26 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~26_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~25_combout  & 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a117~portadataout ))) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~25_combout  & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a101~portadataout 
// )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~25_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~26 .lut_mask = 16'hF838;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N16
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~29 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~29_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~26_combout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~28_combout ))

	.dataa(gnd),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~29 .lut_mask = 16'hFC30;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y60_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a100 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a84 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a68 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N14
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~20 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~20_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a84~portadataout ) # 
// ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a68~portadataout  
// & !\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~20 .lut_mask = 16'hF0AC;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y56_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a116 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N4
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~21 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~21_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~20_combout  & 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a116~portadataout ))) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~20_combout  & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a100~portadataout 
// )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~20_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~21 .lut_mask = 16'hF838;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y67_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a52 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a4 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a36 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N22
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~22 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~22_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~22 .lut_mask = 16'hFC0A;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y65_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a20 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N12
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~23 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~23_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~22_combout  & 
// (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a52~portadataout )) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~22_combout  & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a20~portadataout 
// ))))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~22_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~23 .lut_mask = 16'hBCB0;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N10
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~24 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~24_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~21_combout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~23_combout )))

	.dataa(gnd),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~24 .lut_mask = 16'hF3C0;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N8
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~20 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~20_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a37~portadataout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a5~portadataout )))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~20 .lut_mask = 16'hEE50;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y55_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y65_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N2
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~21 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~21_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~20_combout  & 
// ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~20_combout  & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a21~portadataout 
// )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\access_control|ROM|altsyncram_component|auto_generated|mux2|_~20_combout ))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~21 .lut_mask = 16'hEC64;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y41_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y39_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N16
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~22 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~22_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a85~portadataout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a69~portadataout ))))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~22 .lut_mask = 16'hF2C2;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N6
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~23 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~23_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~22_combout  & 
// (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a117~portadataout )) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~22_combout  & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a101~portadataout 
// ))))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~22_combout ))))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~23 .lut_mask = 16'hBBC0;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N2
cycloneive_lcell_comb \access_control|FSM|Password_Memory_Reg[5]~5 (
// Equation(s):
// \access_control|FSM|Password_Memory_Reg[5]~5_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~23_combout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|ROM|altsyncram_component|auto_generated|mux2|_~21_combout ))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(gnd),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cin(gnd),
	.combout(\access_control|FSM|Password_Memory_Reg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[5]~5 .lut_mask = 16'hEE22;
defparam \access_control|FSM|Password_Memory_Reg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N14
cycloneive_lcell_comb \access_control|WideOr0~2 (
// Equation(s):
// \access_control|WideOr0~2_combout  = (\access_control|FSM|Password_Memory_Reg[4]~4_combout  & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~29_combout  $ (\access_control|FSM|Password_Memory_Reg[5]~5_combout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~24_combout ))) # (!\access_control|FSM|Password_Memory_Reg[4]~4_combout  & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~24_combout ) # 
// (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~29_combout  $ (\access_control|FSM|Password_Memory_Reg[5]~5_combout ))))

	.dataa(\access_control|FSM|Password_Memory_Reg[4]~4_combout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.datad(\access_control|FSM|Password_Memory_Reg[5]~5_combout ),
	.cin(gnd),
	.combout(\access_control|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|WideOr0~2 .lut_mask = 16'h7BDE;
defparam \access_control|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a71 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a87 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N22
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~35 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~35_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a87~portadataout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a71~portadataout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~35 .lut_mask = 16'hDC98;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y12_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a103 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a119 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N12
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~36 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~36_combout  = (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~35_combout  & (((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a119~portadataout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~35_combout  & (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a103~portadataout )))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~36 .lut_mask = 16'hEA62;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a55 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a23 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a39 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a7 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N2
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~37 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~37_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a39~portadataout )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~37 .lut_mask = 16'hB9A8;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~38 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~38_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~37_combout  & 
// (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a55~portadataout )) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~37_combout  & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a23~portadataout 
// ))))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~37_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~38 .lut_mask = 16'hBBC0;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N26
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~39 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~39_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~36_combout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~38_combout )))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(gnd),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~39 .lut_mask = 16'hBB88;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N24
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~24 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~24_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a38~portadataout )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a6~portadataout )))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~24 .lut_mask = 16'hBA98;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N2
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~25 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~25_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~24_combout  & 
// (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a54~portadataout )) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~24_combout  & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a22~portadataout 
// ))))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~24_combout ))))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~25 .lut_mask = 16'hBBC0;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N4
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~26 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~26_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a86~portadataout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a70~portadataout )))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~26 .lut_mask = 16'hD9C8;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N18
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~27 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~27_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~26_combout  & 
// (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a118~portadataout )) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~26_combout  & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a102~portadataout 
// ))))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|ROM|altsyncram_component|auto_generated|mux2|_~26_combout ))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~27 .lut_mask = 16'hE6C4;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N28
cycloneive_lcell_comb \access_control|FSM|Password_Memory_Reg[6]~6 (
// Equation(s):
// \access_control|FSM|Password_Memory_Reg[6]~6_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~27_combout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|ROM|altsyncram_component|auto_generated|mux2|_~25_combout ))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(gnd),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.cin(gnd),
	.combout(\access_control|FSM|Password_Memory_Reg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[6]~6 .lut_mask = 16'hEE22;
defparam \access_control|FSM|Password_Memory_Reg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~28 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~28_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a39~portadataout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~28 .lut_mask = 16'hDC98;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y65_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y60_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N30
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~29 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~29_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~28_combout  & 
// ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~28_combout  & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a23~portadataout 
// )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\access_control|ROM|altsyncram_component|auto_generated|mux2|_~28_combout ))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~29 .lut_mask = 16'hEC64;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N12
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~30 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~30_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a87~portadataout ) # 
// ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a71~portadataout  
// & !\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~30 .lut_mask = 16'hCCB8;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N10
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~31 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~31_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~30_combout  & 
// (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a119~portadataout )) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~30_combout  & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a103~portadataout 
// ))))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~30_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~31 .lut_mask = 16'hDDA0;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
cycloneive_lcell_comb \access_control|FSM|Password_Memory_Reg[7]~7 (
// Equation(s):
// \access_control|FSM|Password_Memory_Reg[7]~7_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~31_combout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|ROM|altsyncram_component|auto_generated|mux2|_~29_combout ))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(gnd),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.cin(gnd),
	.combout(\access_control|FSM|Password_Memory_Reg[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[7]~7 .lut_mask = 16'hEE22;
defparam \access_control|FSM|Password_Memory_Reg[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y8_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a102 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y13_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a118 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a70 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a86 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N24
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~30 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~30_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a86~portadataout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a70~portadataout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~30 .lut_mask = 16'hF2C2;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N14
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~31 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~31_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~30_combout  & 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a118~portadataout ))) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~30_combout  & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a102~portadataout 
// )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~30_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~31 .lut_mask = 16'hCFA0;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y6_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a22 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y13_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a54 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a38 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y16_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a6 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N0
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~32 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~32_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a38~portadataout )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~32 .lut_mask = 16'hB9A8;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N2
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~33 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~33_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~32_combout  & 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~32_combout  & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a22~portadataout 
// )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~32_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~33 .lut_mask = 16'hCFA0;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N12
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~34 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~34_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~31_combout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~33_combout )))

	.dataa(gnd),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~34 .lut_mask = 16'hF3C0;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
cycloneive_lcell_comb \access_control|WideOr0~3 (
// Equation(s):
// \access_control|WideOr0~3_combout  = (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~39_combout  & ((\access_control|FSM|Password_Memory_Reg[6]~6_combout  $ (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~34_combout )) # 
// (!\access_control|FSM|Password_Memory_Reg[7]~7_combout ))) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~39_combout  & ((\access_control|FSM|Password_Memory_Reg[7]~7_combout ) # (\access_control|FSM|Password_Memory_Reg[6]~6_combout  $ 
// (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~34_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.datab(\access_control|FSM|Password_Memory_Reg[6]~6_combout ),
	.datac(\access_control|FSM|Password_Memory_Reg[7]~7_combout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.cin(gnd),
	.combout(\access_control|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|WideOr0~3 .lut_mask = 16'h7BDE;
defparam \access_control|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N22
cycloneive_lcell_comb \access_control|WideOr0~4 (
// Equation(s):
// \access_control|WideOr0~4_combout  = (\access_control|WideOr0~0_combout ) # ((\access_control|WideOr0~1_combout ) # ((\access_control|WideOr0~2_combout ) # (\access_control|WideOr0~3_combout )))

	.dataa(\access_control|WideOr0~0_combout ),
	.datab(\access_control|WideOr0~1_combout ),
	.datac(\access_control|WideOr0~2_combout ),
	.datad(\access_control|WideOr0~3_combout ),
	.cin(gnd),
	.combout(\access_control|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|WideOr0~4 .lut_mask = 16'hFFFE;
defparam \access_control|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y10_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a27 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a59 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a11 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a43 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N2
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~50 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~50_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a11~portadataout )))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~50 .lut_mask = 16'hBA98;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N12
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~51 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~51_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~50_combout  & 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~50_combout  & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a27~portadataout 
// )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~50_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~50_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~51 .lut_mask = 16'hF588;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y36_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a123 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y38_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a107 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a75 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a91 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N28
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~52 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~52_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a91~portadataout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a75~portadataout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~52 .lut_mask = 16'hF2C2;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N18
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~53 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~53_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~52_combout  & 
// (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a123~portadataout )) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~52_combout  & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a107~portadataout 
// ))))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~52_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~52_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~53 .lut_mask = 16'hBBC0;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N24
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~42 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~42_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a91~portadataout )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a75~portadataout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~42 .lut_mask = 16'hB9A8;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y31_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y59_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N10
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~43 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~43_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~42_combout  & 
// (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a123~portadataout )) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~42_combout  & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a107~portadataout 
// ))))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|ROM|altsyncram_component|auto_generated|mux2|_~42_combout ))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~42_combout ),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~43 .lut_mask = 16'hE6C4;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N28
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~40 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~40_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a43~portadataout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a11~portadataout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~40 .lut_mask = 16'hF4A4;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y58_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y32_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N10
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~41 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~41_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~40_combout  & 
// (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a59~portadataout )) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~40_combout  & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a27~portadataout 
// ))))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\access_control|ROM|altsyncram_component|auto_generated|mux2|_~40_combout ))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~41 .lut_mask = 16'hE6C4;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N20
cycloneive_lcell_comb \access_control|FSM|Password_Memory_Reg[11]~11 (
// Equation(s):
// \access_control|FSM|Password_Memory_Reg[11]~11_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|ROM|altsyncram_component|auto_generated|mux2|_~43_combout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~41_combout )))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~43_combout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(gnd),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.cin(gnd),
	.combout(\access_control|FSM|Password_Memory_Reg[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[11]~11 .lut_mask = 16'hBB88;
defparam \access_control|FSM|Password_Memory_Reg[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N16
cycloneive_lcell_comb \access_control|Memory_data_wire~0 (
// Equation(s):
// \access_control|Memory_data_wire~0_combout  = \access_control|FSM|Password_Memory_Reg[11]~11_combout  $ (((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~53_combout ))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~51_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~51_combout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~53_combout ),
	.datad(\access_control|FSM|Password_Memory_Reg[11]~11_combout ),
	.cin(gnd),
	.combout(\access_control|Memory_data_wire~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|Memory_data_wire~0 .lut_mask = 16'h1DE2;
defparam \access_control|Memory_data_wire~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N4
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~44 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~44_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~44 .lut_mask = 16'hFC22;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y35_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N2
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~45 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~45_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~44_combout  & 
// (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a58~portadataout )) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~44_combout  & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a26~portadataout 
// ))))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~44_combout ))))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~44_combout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~45 .lut_mask = 16'hBCB0;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y40_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y34_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N20
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~46 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~46_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a90~portadataout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a74~portadataout )))))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~46 .lut_mask = 16'hE3E0;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N22
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~47 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~47_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~46_combout  & 
// ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a122~portadataout ))) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~46_combout  & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a106~portadataout 
// )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~46_combout ))))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~46_combout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~47 .lut_mask = 16'hF388;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N4
cycloneive_lcell_comb \access_control|FSM|Password_Memory_Reg[10]~10 (
// Equation(s):
// \access_control|FSM|Password_Memory_Reg[10]~10_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~47_combout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|ROM|altsyncram_component|auto_generated|mux2|_~45_combout ))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~45_combout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(gnd),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~47_combout ),
	.cin(gnd),
	.combout(\access_control|FSM|Password_Memory_Reg[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[10]~10 .lut_mask = 16'hEE22;
defparam \access_control|FSM|Password_Memory_Reg[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y6_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a106 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y11_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a122 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a74 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y18_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a90 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N2
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~54 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~54_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a74~portadataout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~54 .lut_mask = 16'hF4A4;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N4
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~55 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~55_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~54_combout  & 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a122~portadataout ))) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~54_combout  & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a106~portadataout 
// )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~54_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~54_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~55 .lut_mask = 16'hF588;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y10_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a58 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y3_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a26 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a42 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y13_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a10 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N18
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~56 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~56_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a42~portadataout )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~56 .lut_mask = 16'hB9A8;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N28
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~57 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~57_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~56_combout  & 
// (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a58~portadataout )) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~56_combout  & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a26~portadataout 
// ))))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~56_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~56_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~57 .lut_mask = 16'hBBC0;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N14
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~58 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~58_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~55_combout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~57_combout )))

	.dataa(gnd),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~55_combout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~57_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~58 .lut_mask = 16'hF3C0;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N16
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~32 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~32_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~32 .lut_mask = 16'hDC98;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~33 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~33_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~32_combout  & 
// ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~32_combout  & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a24~portadataout 
// )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~32_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~33 .lut_mask = 16'hF588;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N8
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~34 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~34_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a72~portadataout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~34 .lut_mask = 16'hDC98;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y7_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~35 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~35_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~34_combout  & 
// (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a120~portadataout )) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~34_combout  & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a104~portadataout 
// ))))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~34_combout ))))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~35 .lut_mask = 16'hBCB0;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N12
cycloneive_lcell_comb \access_control|FSM|Password_Memory_Reg[8]~8 (
// Equation(s):
// \access_control|FSM|Password_Memory_Reg[8]~8_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~35_combout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|ROM|altsyncram_component|auto_generated|mux2|_~33_combout ))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(gnd),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.cin(gnd),
	.combout(\access_control|FSM|Password_Memory_Reg[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[8]~8 .lut_mask = 16'hEE22;
defparam \access_control|FSM|Password_Memory_Reg[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y42_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~36 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~36_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a41~portadataout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a9~portadataout )))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~36 .lut_mask = 16'hD9C8;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y59_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N4
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~37 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~37_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~36_combout  & 
// ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~36_combout  & (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a25~portadataout 
// )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~36_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~37 .lut_mask = 16'hF858;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y15_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y61_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73 .init_file = "Password.mif";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "AccessControl:access_control|ROMPassword:ROM|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ALTSYNCRAM";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|ROM|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N6
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~38 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~38_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a89~portadataout )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a73~portadataout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~38 .lut_mask = 16'hB9A8;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N24
cycloneive_lcell_comb \access_control|ROM|altsyncram_component|auto_generated|mux2|_~39 (
// Equation(s):
// \access_control|ROM|altsyncram_component|auto_generated|mux2|_~39_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~38_combout  & 
// (\access_control|ROM|altsyncram_component|auto_generated|ram_block1a121~portadataout )) # (!\access_control|ROM|altsyncram_component|auto_generated|mux2|_~38_combout  & ((\access_control|ROM|altsyncram_component|auto_generated|ram_block1a105~portadataout 
// ))))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~38_combout ))))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|ROM|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.cin(gnd),
	.combout(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~39 .lut_mask = 16'hBBC0;
defparam \access_control|ROM|altsyncram_component|auto_generated|mux2|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
cycloneive_lcell_comb \access_control|FSM|Password_Memory_Reg[9]~9 (
// Equation(s):
// \access_control|FSM|Password_Memory_Reg[9]~9_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|ROM|altsyncram_component|auto_generated|mux2|_~39_combout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|ROM|altsyncram_component|auto_generated|mux2|_~37_combout ))

	.dataa(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(gnd),
	.datad(\access_control|ROM|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.cin(gnd),
	.combout(\access_control|FSM|Password_Memory_Reg[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[9]~9 .lut_mask = 16'hEE22;
defparam \access_control|FSM|Password_Memory_Reg[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a25 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a9 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a41 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N8
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~47 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~47_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a41~portadataout ) # 
// (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a9~portadataout  & 
// ((!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~47 .lut_mask = 16'hF0CA;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a57 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N30
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~48 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~48_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~47_combout  & 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~47_combout  & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a25~portadataout 
// )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~47_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~47_combout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~48 .lut_mask = 16'hF858;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a105 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a121 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a73 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a89 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N20
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~45 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~45_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a89~portadataout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a73~portadataout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~45 .lut_mask = 16'hFC0A;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N6
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~46 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~46_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~45_combout  & 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a121~portadataout ))) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~45_combout  & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a105~portadataout 
// )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~45_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~45_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~46 .lut_mask = 16'hF588;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N24
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~49 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~49_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~46_combout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~48_combout ))

	.dataa(gnd),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~48_combout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~46_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~49 .lut_mask = 16'hFC30;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y9_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a56 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y7_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a24 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a8 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a40 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N10
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~42 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~42_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~42 .lut_mask = 16'hFC22;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N8
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~43 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~43_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~42_combout  & 
// (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a56~portadataout )) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~42_combout  & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a24~portadataout 
// ))))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~42_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~42_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~43 .lut_mask = 16'hDDA0;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a104 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y12_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a120 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a88 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \access_control|RAM|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk[0]~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\access_control|ROM|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\access_control|FSM|Address [12],\access_control|FSM|Address [11],\access_control|FSM|Address [10],\access_control|FSM|Address [9],\access_control|FSM|Address [8],\access_control|FSM|Address [7],\access_control|FSM|Address [6],\access_control|FSM|Address [5],\access_control|FSM|Address [4],
\access_control|FSM|Address [3],\access_control|FSM|Address [2],\access_control|FSM|Address [1],\access_control|FSM|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a72 .init_file = "Password.mif";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "AccessControl:access_control|RAMPassword:RAM|altsyncram:altsyncram_component|altsyncram_erg1:auto_generated|ALTSYNCRAM";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \access_control|RAM|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N18
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~40 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~40_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a88~portadataout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a72~portadataout )))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~40 .lut_mask = 16'hE3E0;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N20
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~41 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~41_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~40_combout  & 
// ((\access_control|RAM|altsyncram_component|auto_generated|ram_block1a120~portadataout ))) # (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~40_combout  & (\access_control|RAM|altsyncram_component|auto_generated|ram_block1a104~portadataout 
// )))) # (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~40_combout ))))

	.dataa(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~41 .lut_mask = 16'hF388;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N6
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~44 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~44_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~41_combout ))) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~43_combout ))

	.dataa(gnd),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~43_combout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~44 .lut_mask = 16'hFC30;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N18
cycloneive_lcell_comb \access_control|WideOr0~5 (
// Equation(s):
// \access_control|WideOr0~5_combout  = (\access_control|FSM|Password_Memory_Reg[8]~8_combout  & ((\access_control|FSM|Password_Memory_Reg[9]~9_combout  $ (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~49_combout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|mux2|_~44_combout ))) # (!\access_control|FSM|Password_Memory_Reg[8]~8_combout  & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~44_combout ) # 
// (\access_control|FSM|Password_Memory_Reg[9]~9_combout  $ (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~49_combout ))))

	.dataa(\access_control|FSM|Password_Memory_Reg[8]~8_combout ),
	.datab(\access_control|FSM|Password_Memory_Reg[9]~9_combout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~49_combout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~44_combout ),
	.cin(gnd),
	.combout(\access_control|WideOr0~5_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|WideOr0~5 .lut_mask = 16'h7DBE;
defparam \access_control|WideOr0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N20
cycloneive_lcell_comb \access_control|WideOr0~6 (
// Equation(s):
// \access_control|WideOr0~6_combout  = (\access_control|Memory_data_wire~0_combout ) # ((\access_control|WideOr0~5_combout ) # (\access_control|FSM|Password_Memory_Reg[10]~10_combout  $ 
// (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~58_combout )))

	.dataa(\access_control|Memory_data_wire~0_combout ),
	.datab(\access_control|FSM|Password_Memory_Reg[10]~10_combout ),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~58_combout ),
	.datad(\access_control|WideOr0~5_combout ),
	.cin(gnd),
	.combout(\access_control|WideOr0~6_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|WideOr0~6 .lut_mask = 16'hFFBE;
defparam \access_control|WideOr0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
cycloneive_lcell_comb \access_control|WideOr0~9 (
// Equation(s):
// \access_control|WideOr0~9_combout  = (\access_control|WideOr0~8_combout ) # ((\access_control|WideOr0~7_combout ) # ((\access_control|WideOr0~4_combout ) # (\access_control|WideOr0~6_combout )))

	.dataa(\access_control|WideOr0~8_combout ),
	.datab(\access_control|WideOr0~7_combout ),
	.datac(\access_control|WideOr0~4_combout ),
	.datad(\access_control|WideOr0~6_combout ),
	.cin(gnd),
	.combout(\access_control|WideOr0~9_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|WideOr0~9 .lut_mask = 16'hFFFE;
defparam \access_control|WideOr0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N6
cycloneive_lcell_comb \access_control|FSM|WideOr3~0 (
// Equation(s):
// \access_control|FSM|WideOr3~0_combout  = (\access_control|FSM|State.LOADPASSWORD~q ) # (!\access_control|FSM|State.INIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\access_control|FSM|State.LOADPASSWORD~q ),
	.datad(\access_control|FSM|State.INIT~q ),
	.cin(gnd),
	.combout(\access_control|FSM|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|WideOr3~0 .lut_mask = 16'hF0FF;
defparam \access_control|FSM|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N7
dffeas \access_control|FSM|Password_Memory_Reg[15] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Password_Memory_Reg[15]~15_combout ),
	.asdata(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\access_control|FSM|State.LOADPASSWORD~q ),
	.sload(\access_control|WideOr0~9_combout ),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_Memory_Reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[15] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_Memory_Reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N12
cycloneive_lcell_comb \access_control|FSM|Selector3~0 (
// Equation(s):
// \access_control|FSM|Selector3~0_combout  = (\process_control|led_control [0] & (\access_control|FSM|State.LOADPASSWORD~q  & \ToggleSwitch[15]~input_o ))

	.dataa(\process_control|led_control [0]),
	.datab(\access_control|FSM|State.LOADPASSWORD~q ),
	.datac(gnd),
	.datad(\ToggleSwitch[15]~input_o ),
	.cin(gnd),
	.combout(\access_control|FSM|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Selector3~0 .lut_mask = 16'h8800;
defparam \access_control|FSM|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y18_N13
dffeas \access_control|FSM|Password_User_Reg[15] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_User_Reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_User_Reg[15] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_User_Reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N25
dffeas \access_control|FSM|Password_Memory_Reg[14] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Password_Memory_Reg[14]~14_combout ),
	.asdata(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\access_control|FSM|State.LOADPASSWORD~q ),
	.sload(\access_control|WideOr0~9_combout ),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_Memory_Reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[14] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_Memory_Reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N18
cycloneive_lcell_comb \access_control|FSM|Selector4~0 (
// Equation(s):
// \access_control|FSM|Selector4~0_combout  = (\process_control|led_control [0] & (\access_control|FSM|State.LOADPASSWORD~q  & \ToggleSwitch[14]~input_o ))

	.dataa(\process_control|led_control [0]),
	.datab(\access_control|FSM|State.LOADPASSWORD~q ),
	.datac(gnd),
	.datad(\ToggleSwitch[14]~input_o ),
	.cin(gnd),
	.combout(\access_control|FSM|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Selector4~0 .lut_mask = 16'h8800;
defparam \access_control|FSM|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y18_N19
dffeas \access_control|FSM|Password_User_Reg[14] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_User_Reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_User_Reg[14] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_User_Reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N12
cycloneive_lcell_comb \access_control|FSM|WideOr0~8 (
// Equation(s):
// \access_control|FSM|WideOr0~8_combout  = (\access_control|FSM|Password_Memory_Reg [15] & ((\access_control|FSM|Password_Memory_Reg [14] $ (\access_control|FSM|Password_User_Reg [14])) # (!\access_control|FSM|Password_User_Reg [15]))) # 
// (!\access_control|FSM|Password_Memory_Reg [15] & ((\access_control|FSM|Password_User_Reg [15]) # (\access_control|FSM|Password_Memory_Reg [14] $ (\access_control|FSM|Password_User_Reg [14]))))

	.dataa(\access_control|FSM|Password_Memory_Reg [15]),
	.datab(\access_control|FSM|Password_User_Reg [15]),
	.datac(\access_control|FSM|Password_Memory_Reg [14]),
	.datad(\access_control|FSM|Password_User_Reg [14]),
	.cin(gnd),
	.combout(\access_control|FSM|WideOr0~8_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|WideOr0~8 .lut_mask = 16'h6FF6;
defparam \access_control|FSM|WideOr0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N18
cycloneive_lcell_comb \access_control|FSM|Selector7~0 (
// Equation(s):
// \access_control|FSM|Selector7~0_combout  = (\access_control|FSM|State.LOADPASSWORD~q  & (\process_control|led_control [0] & \ToggleSwitch[11]~input_o ))

	.dataa(\access_control|FSM|State.LOADPASSWORD~q ),
	.datab(gnd),
	.datac(\process_control|led_control [0]),
	.datad(\ToggleSwitch[11]~input_o ),
	.cin(gnd),
	.combout(\access_control|FSM|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Selector7~0 .lut_mask = 16'hA000;
defparam \access_control|FSM|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y18_N19
dffeas \access_control|FSM|Password_User_Reg[11] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_User_Reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_User_Reg[11] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_User_Reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N16
cycloneive_lcell_comb \access_control|FSM|Selector8~0 (
// Equation(s):
// \access_control|FSM|Selector8~0_combout  = (\process_control|led_control [0] & (\access_control|FSM|State.LOADPASSWORD~q  & \ToggleSwitch[10]~input_o ))

	.dataa(\process_control|led_control [0]),
	.datab(\access_control|FSM|State.LOADPASSWORD~q ),
	.datac(\ToggleSwitch[10]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\access_control|FSM|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Selector8~0 .lut_mask = 16'h8080;
defparam \access_control|FSM|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y18_N17
dffeas \access_control|FSM|Password_User_Reg[10] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_User_Reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_User_Reg[10] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_User_Reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N14
cycloneive_lcell_comb \access_control|RAM|altsyncram_component|auto_generated|mux2|_~79 (
// Equation(s):
// \access_control|RAM|altsyncram_component|auto_generated|mux2|_~79_combout  = (\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\access_control|RAM|altsyncram_component|auto_generated|mux2|_~53_combout )) # 
// (!\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\access_control|RAM|altsyncram_component|auto_generated|mux2|_~51_combout )))

	.dataa(gnd),
	.datab(\access_control|RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~53_combout ),
	.datad(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~51_combout ),
	.cin(gnd),
	.combout(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~79_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~79 .lut_mask = 16'hF3C0;
defparam \access_control|RAM|altsyncram_component|auto_generated|mux2|_~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N21
dffeas \access_control|FSM|Password_Memory_Reg[11] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Password_Memory_Reg[11]~11_combout ),
	.asdata(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\access_control|FSM|State.LOADPASSWORD~q ),
	.sload(\access_control|WideOr0~9_combout ),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_Memory_Reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[11] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_Memory_Reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N5
dffeas \access_control|FSM|Password_Memory_Reg[10] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Password_Memory_Reg[10]~10_combout ),
	.asdata(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\access_control|FSM|State.LOADPASSWORD~q ),
	.sload(\access_control|WideOr0~9_combout ),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_Memory_Reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[10] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_Memory_Reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N18
cycloneive_lcell_comb \access_control|FSM|WideOr0~6 (
// Equation(s):
// \access_control|FSM|WideOr0~6_combout  = (\access_control|FSM|Password_User_Reg [11] & ((\access_control|FSM|Password_User_Reg [10] $ (\access_control|FSM|Password_Memory_Reg [10])) # (!\access_control|FSM|Password_Memory_Reg [11]))) # 
// (!\access_control|FSM|Password_User_Reg [11] & ((\access_control|FSM|Password_Memory_Reg [11]) # (\access_control|FSM|Password_User_Reg [10] $ (\access_control|FSM|Password_Memory_Reg [10]))))

	.dataa(\access_control|FSM|Password_User_Reg [11]),
	.datab(\access_control|FSM|Password_User_Reg [10]),
	.datac(\access_control|FSM|Password_Memory_Reg [11]),
	.datad(\access_control|FSM|Password_Memory_Reg [10]),
	.cin(gnd),
	.combout(\access_control|FSM|WideOr0~6_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|WideOr0~6 .lut_mask = 16'h7BDE;
defparam \access_control|FSM|WideOr0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N4
cycloneive_lcell_comb \access_control|FSM|Selector10~0 (
// Equation(s):
// \access_control|FSM|Selector10~0_combout  = (\process_control|led_control [0] & (\access_control|FSM|State.LOADPASSWORD~q  & \ToggleSwitch[8]~input_o ))

	.dataa(\process_control|led_control [0]),
	.datab(\access_control|FSM|State.LOADPASSWORD~q ),
	.datac(gnd),
	.datad(\ToggleSwitch[8]~input_o ),
	.cin(gnd),
	.combout(\access_control|FSM|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Selector10~0 .lut_mask = 16'h8800;
defparam \access_control|FSM|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y18_N5
dffeas \access_control|FSM|Password_User_Reg[8] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_User_Reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_User_Reg[8] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_User_Reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N2
cycloneive_lcell_comb \access_control|FSM|Selector9~0 (
// Equation(s):
// \access_control|FSM|Selector9~0_combout  = (\process_control|led_control [0] & (\access_control|FSM|State.LOADPASSWORD~q  & \ToggleSwitch[9]~input_o ))

	.dataa(\process_control|led_control [0]),
	.datab(\access_control|FSM|State.LOADPASSWORD~q ),
	.datac(\ToggleSwitch[9]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\access_control|FSM|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Selector9~0 .lut_mask = 16'h8080;
defparam \access_control|FSM|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y18_N3
dffeas \access_control|FSM|Password_User_Reg[9] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_User_Reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_User_Reg[9] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_User_Reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N13
dffeas \access_control|FSM|Password_Memory_Reg[8] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Password_Memory_Reg[8]~8_combout ),
	.asdata(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\access_control|FSM|State.LOADPASSWORD~q ),
	.sload(\access_control|WideOr0~9_combout ),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_Memory_Reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[8] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_Memory_Reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N15
dffeas \access_control|FSM|Password_Memory_Reg[9] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Password_Memory_Reg[9]~9_combout ),
	.asdata(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\access_control|FSM|State.LOADPASSWORD~q ),
	.sload(\access_control|WideOr0~9_combout ),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_Memory_Reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[9] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_Memory_Reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N8
cycloneive_lcell_comb \access_control|FSM|WideOr0~5 (
// Equation(s):
// \access_control|FSM|WideOr0~5_combout  = (\access_control|FSM|Password_User_Reg [8] & ((\access_control|FSM|Password_User_Reg [9] $ (\access_control|FSM|Password_Memory_Reg [9])) # (!\access_control|FSM|Password_Memory_Reg [8]))) # 
// (!\access_control|FSM|Password_User_Reg [8] & ((\access_control|FSM|Password_Memory_Reg [8]) # (\access_control|FSM|Password_User_Reg [9] $ (\access_control|FSM|Password_Memory_Reg [9]))))

	.dataa(\access_control|FSM|Password_User_Reg [8]),
	.datab(\access_control|FSM|Password_User_Reg [9]),
	.datac(\access_control|FSM|Password_Memory_Reg [8]),
	.datad(\access_control|FSM|Password_Memory_Reg [9]),
	.cin(gnd),
	.combout(\access_control|FSM|WideOr0~5_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|WideOr0~5 .lut_mask = 16'h7BDE;
defparam \access_control|FSM|WideOr0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N0
cycloneive_lcell_comb \access_control|FSM|Selector6~0 (
// Equation(s):
// \access_control|FSM|Selector6~0_combout  = (\access_control|FSM|State.LOADPASSWORD~q  & (\ToggleSwitch[12]~input_o  & \process_control|led_control [0]))

	.dataa(\access_control|FSM|State.LOADPASSWORD~q ),
	.datab(\ToggleSwitch[12]~input_o ),
	.datac(\process_control|led_control [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\access_control|FSM|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Selector6~0 .lut_mask = 16'h8080;
defparam \access_control|FSM|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y18_N1
dffeas \access_control|FSM|Password_User_Reg[12] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_User_Reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_User_Reg[12] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_User_Reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N10
cycloneive_lcell_comb \access_control|FSM|Selector5~0 (
// Equation(s):
// \access_control|FSM|Selector5~0_combout  = (\access_control|FSM|State.LOADPASSWORD~q  & (\ToggleSwitch[13]~input_o  & \process_control|led_control [0]))

	.dataa(\access_control|FSM|State.LOADPASSWORD~q ),
	.datab(\ToggleSwitch[13]~input_o ),
	.datac(\process_control|led_control [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\access_control|FSM|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Selector5~0 .lut_mask = 16'h8080;
defparam \access_control|FSM|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y18_N11
dffeas \access_control|FSM|Password_User_Reg[13] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_User_Reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_User_Reg[13] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_User_Reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N9
dffeas \access_control|FSM|Password_Memory_Reg[13] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Password_Memory_Reg[13]~13_combout ),
	.asdata(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\access_control|FSM|State.LOADPASSWORD~q ),
	.sload(\access_control|WideOr0~9_combout ),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_Memory_Reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[13] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_Memory_Reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N7
dffeas \access_control|FSM|Password_Memory_Reg[12] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Password_Memory_Reg[12]~12_combout ),
	.asdata(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\access_control|FSM|State.LOADPASSWORD~q ),
	.sload(\access_control|WideOr0~9_combout ),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_Memory_Reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[12] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_Memory_Reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N26
cycloneive_lcell_comb \access_control|FSM|WideOr0~7 (
// Equation(s):
// \access_control|FSM|WideOr0~7_combout  = (\access_control|FSM|Password_User_Reg [12] & ((\access_control|FSM|Password_User_Reg [13] $ (\access_control|FSM|Password_Memory_Reg [13])) # (!\access_control|FSM|Password_Memory_Reg [12]))) # 
// (!\access_control|FSM|Password_User_Reg [12] & ((\access_control|FSM|Password_Memory_Reg [12]) # (\access_control|FSM|Password_User_Reg [13] $ (\access_control|FSM|Password_Memory_Reg [13]))))

	.dataa(\access_control|FSM|Password_User_Reg [12]),
	.datab(\access_control|FSM|Password_User_Reg [13]),
	.datac(\access_control|FSM|Password_Memory_Reg [13]),
	.datad(\access_control|FSM|Password_Memory_Reg [12]),
	.cin(gnd),
	.combout(\access_control|FSM|WideOr0~7_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|WideOr0~7 .lut_mask = 16'h7DBE;
defparam \access_control|FSM|WideOr0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N6
cycloneive_lcell_comb \access_control|FSM|WideOr0~9 (
// Equation(s):
// \access_control|FSM|WideOr0~9_combout  = (\access_control|FSM|WideOr0~8_combout ) # ((\access_control|FSM|WideOr0~6_combout ) # ((\access_control|FSM|WideOr0~5_combout ) # (\access_control|FSM|WideOr0~7_combout )))

	.dataa(\access_control|FSM|WideOr0~8_combout ),
	.datab(\access_control|FSM|WideOr0~6_combout ),
	.datac(\access_control|FSM|WideOr0~5_combout ),
	.datad(\access_control|FSM|WideOr0~7_combout ),
	.cin(gnd),
	.combout(\access_control|FSM|WideOr0~9_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|WideOr0~9 .lut_mask = 16'hFFFE;
defparam \access_control|FSM|WideOr0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N8
cycloneive_lcell_comb \access_control|FSM|Selector2~0 (
// Equation(s):
// \access_control|FSM|Selector2~0_combout  = (\access_control|FSM|Invalid_Input_Flag.1~q  & (\access_control|FSM|State.INIT~q  & !\access_control|FSM|State.CHECK~q ))

	.dataa(\access_control|FSM|Invalid_Input_Flag.1~q ),
	.datab(\access_control|FSM|State.INIT~q ),
	.datac(gnd),
	.datad(\access_control|FSM|State.CHECK~q ),
	.cin(gnd),
	.combout(\access_control|FSM|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Selector2~0 .lut_mask = 16'h0088;
defparam \access_control|FSM|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N22
cycloneive_lcell_comb \access_control|FSM|Selector14~0 (
// Equation(s):
// \access_control|FSM|Selector14~0_combout  = (\access_control|FSM|State.LOADPASSWORD~q  & (\process_control|led_control [0] & \ToggleSwitch[4]~input_o ))

	.dataa(\access_control|FSM|State.LOADPASSWORD~q ),
	.datab(\process_control|led_control [0]),
	.datac(gnd),
	.datad(\ToggleSwitch[4]~input_o ),
	.cin(gnd),
	.combout(\access_control|FSM|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Selector14~0 .lut_mask = 16'h8800;
defparam \access_control|FSM|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y18_N23
dffeas \access_control|FSM|Password_User_Reg[4] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_User_Reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_User_Reg[4] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_User_Reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N2
cycloneive_lcell_comb \access_control|FSM|Selector13~0 (
// Equation(s):
// \access_control|FSM|Selector13~0_combout  = (\access_control|FSM|State.LOADPASSWORD~q  & (\process_control|led_control [0] & \ToggleSwitch[5]~input_o ))

	.dataa(\access_control|FSM|State.LOADPASSWORD~q ),
	.datab(gnd),
	.datac(\process_control|led_control [0]),
	.datad(\ToggleSwitch[5]~input_o ),
	.cin(gnd),
	.combout(\access_control|FSM|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Selector13~0 .lut_mask = 16'hA000;
defparam \access_control|FSM|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y18_N3
dffeas \access_control|FSM|Password_User_Reg[5] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_User_Reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_User_Reg[5] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_User_Reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N13
dffeas \access_control|FSM|Password_Memory_Reg[4] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Password_Memory_Reg[4]~4_combout ),
	.asdata(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\access_control|FSM|State.LOADPASSWORD~q ),
	.sload(\access_control|WideOr0~9_combout ),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_Memory_Reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[4] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_Memory_Reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N3
dffeas \access_control|FSM|Password_Memory_Reg[5] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Password_Memory_Reg[5]~5_combout ),
	.asdata(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\access_control|FSM|State.LOADPASSWORD~q ),
	.sload(\access_control|WideOr0~9_combout ),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_Memory_Reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[5] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_Memory_Reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N12
cycloneive_lcell_comb \access_control|FSM|WideOr0~2 (
// Equation(s):
// \access_control|FSM|WideOr0~2_combout  = (\access_control|FSM|Password_User_Reg [4] & ((\access_control|FSM|Password_User_Reg [5] $ (\access_control|FSM|Password_Memory_Reg [5])) # (!\access_control|FSM|Password_Memory_Reg [4]))) # 
// (!\access_control|FSM|Password_User_Reg [4] & ((\access_control|FSM|Password_Memory_Reg [4]) # (\access_control|FSM|Password_User_Reg [5] $ (\access_control|FSM|Password_Memory_Reg [5]))))

	.dataa(\access_control|FSM|Password_User_Reg [4]),
	.datab(\access_control|FSM|Password_User_Reg [5]),
	.datac(\access_control|FSM|Password_Memory_Reg [4]),
	.datad(\access_control|FSM|Password_Memory_Reg [5]),
	.cin(gnd),
	.combout(\access_control|FSM|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|WideOr0~2 .lut_mask = 16'h7BDE;
defparam \access_control|FSM|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N25
dffeas \access_control|FSM|Password_Memory_Reg[0] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Password_Memory_Reg[0]~0_combout ),
	.asdata(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\access_control|FSM|State.LOADPASSWORD~q ),
	.sload(\access_control|WideOr0~9_combout ),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_Memory_Reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[0] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_Memory_Reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N30
cycloneive_lcell_comb \access_control|FSM|Selector18~0 (
// Equation(s):
// \access_control|FSM|Selector18~0_combout  = (\access_control|FSM|State.LOADPASSWORD~q  & (\process_control|led_control [0] & \ToggleSwitch[0]~input_o ))

	.dataa(\access_control|FSM|State.LOADPASSWORD~q ),
	.datab(gnd),
	.datac(\process_control|led_control [0]),
	.datad(\ToggleSwitch[0]~input_o ),
	.cin(gnd),
	.combout(\access_control|FSM|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Selector18~0 .lut_mask = 16'hA000;
defparam \access_control|FSM|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y18_N31
dffeas \access_control|FSM|Password_User_Reg[0] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_User_Reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_User_Reg[0] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_User_Reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N12
cycloneive_lcell_comb \access_control|FSM|Selector17~0 (
// Equation(s):
// \access_control|FSM|Selector17~0_combout  = (\access_control|FSM|State.LOADPASSWORD~q  & (\process_control|led_control [0] & \ToggleSwitch[1]~input_o ))

	.dataa(\access_control|FSM|State.LOADPASSWORD~q ),
	.datab(\process_control|led_control [0]),
	.datac(gnd),
	.datad(\ToggleSwitch[1]~input_o ),
	.cin(gnd),
	.combout(\access_control|FSM|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Selector17~0 .lut_mask = 16'h8800;
defparam \access_control|FSM|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y18_N13
dffeas \access_control|FSM|Password_User_Reg[1] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_User_Reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_User_Reg[1] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_User_Reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N19
dffeas \access_control|FSM|Password_Memory_Reg[1] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Password_Memory_Reg[1]~1_combout ),
	.asdata(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\access_control|FSM|State.LOADPASSWORD~q ),
	.sload(\access_control|WideOr0~9_combout ),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_Memory_Reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[1] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_Memory_Reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N6
cycloneive_lcell_comb \access_control|FSM|WideOr0~0 (
// Equation(s):
// \access_control|FSM|WideOr0~0_combout  = (\access_control|FSM|Password_Memory_Reg [0] & ((\access_control|FSM|Password_User_Reg [1] $ (\access_control|FSM|Password_Memory_Reg [1])) # (!\access_control|FSM|Password_User_Reg [0]))) # 
// (!\access_control|FSM|Password_Memory_Reg [0] & ((\access_control|FSM|Password_User_Reg [0]) # (\access_control|FSM|Password_User_Reg [1] $ (\access_control|FSM|Password_Memory_Reg [1]))))

	.dataa(\access_control|FSM|Password_Memory_Reg [0]),
	.datab(\access_control|FSM|Password_User_Reg [0]),
	.datac(\access_control|FSM|Password_User_Reg [1]),
	.datad(\access_control|FSM|Password_Memory_Reg [1]),
	.cin(gnd),
	.combout(\access_control|FSM|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|WideOr0~0 .lut_mask = 16'h6FF6;
defparam \access_control|FSM|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N26
cycloneive_lcell_comb \access_control|FSM|Selector12~0 (
// Equation(s):
// \access_control|FSM|Selector12~0_combout  = (\access_control|FSM|State.LOADPASSWORD~q  & (\process_control|led_control [0] & \ToggleSwitch[6]~input_o ))

	.dataa(\access_control|FSM|State.LOADPASSWORD~q ),
	.datab(gnd),
	.datac(\process_control|led_control [0]),
	.datad(\ToggleSwitch[6]~input_o ),
	.cin(gnd),
	.combout(\access_control|FSM|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Selector12~0 .lut_mask = 16'hA000;
defparam \access_control|FSM|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y18_N27
dffeas \access_control|FSM|Password_User_Reg[6] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_User_Reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_User_Reg[6] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_User_Reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N20
cycloneive_lcell_comb \access_control|FSM|Selector11~0 (
// Equation(s):
// \access_control|FSM|Selector11~0_combout  = (\access_control|FSM|State.LOADPASSWORD~q  & (\process_control|led_control [0] & \ToggleSwitch[7]~input_o ))

	.dataa(\access_control|FSM|State.LOADPASSWORD~q ),
	.datab(gnd),
	.datac(\process_control|led_control [0]),
	.datad(\ToggleSwitch[7]~input_o ),
	.cin(gnd),
	.combout(\access_control|FSM|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Selector11~0 .lut_mask = 16'hA000;
defparam \access_control|FSM|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y18_N21
dffeas \access_control|FSM|Password_User_Reg[7] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_User_Reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_User_Reg[7] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_User_Reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N29
dffeas \access_control|FSM|Password_Memory_Reg[6] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Password_Memory_Reg[6]~6_combout ),
	.asdata(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\access_control|FSM|State.LOADPASSWORD~q ),
	.sload(\access_control|WideOr0~9_combout ),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_Memory_Reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[6] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_Memory_Reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N27
dffeas \access_control|FSM|Password_Memory_Reg[7] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Password_Memory_Reg[7]~7_combout ),
	.asdata(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\access_control|FSM|State.LOADPASSWORD~q ),
	.sload(\access_control|WideOr0~9_combout ),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_Memory_Reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[7] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_Memory_Reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N14
cycloneive_lcell_comb \access_control|FSM|WideOr0~3 (
// Equation(s):
// \access_control|FSM|WideOr0~3_combout  = (\access_control|FSM|Password_User_Reg [6] & ((\access_control|FSM|Password_User_Reg [7] $ (\access_control|FSM|Password_Memory_Reg [7])) # (!\access_control|FSM|Password_Memory_Reg [6]))) # 
// (!\access_control|FSM|Password_User_Reg [6] & ((\access_control|FSM|Password_Memory_Reg [6]) # (\access_control|FSM|Password_User_Reg [7] $ (\access_control|FSM|Password_Memory_Reg [7]))))

	.dataa(\access_control|FSM|Password_User_Reg [6]),
	.datab(\access_control|FSM|Password_User_Reg [7]),
	.datac(\access_control|FSM|Password_Memory_Reg [6]),
	.datad(\access_control|FSM|Password_Memory_Reg [7]),
	.cin(gnd),
	.combout(\access_control|FSM|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|WideOr0~3 .lut_mask = 16'h7BDE;
defparam \access_control|FSM|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N24
cycloneive_lcell_comb \access_control|FSM|Selector15~0 (
// Equation(s):
// \access_control|FSM|Selector15~0_combout  = (\access_control|FSM|State.LOADPASSWORD~q  & (\process_control|led_control [0] & \ToggleSwitch[3]~input_o ))

	.dataa(\access_control|FSM|State.LOADPASSWORD~q ),
	.datab(\process_control|led_control [0]),
	.datac(gnd),
	.datad(\ToggleSwitch[3]~input_o ),
	.cin(gnd),
	.combout(\access_control|FSM|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Selector15~0 .lut_mask = 16'h8800;
defparam \access_control|FSM|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y18_N25
dffeas \access_control|FSM|Password_User_Reg[3] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_User_Reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_User_Reg[3] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_User_Reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N10
cycloneive_lcell_comb \access_control|FSM|Selector16~0 (
// Equation(s):
// \access_control|FSM|Selector16~0_combout  = (\access_control|FSM|State.LOADPASSWORD~q  & (\process_control|led_control [0] & \ToggleSwitch[2]~input_o ))

	.dataa(\access_control|FSM|State.LOADPASSWORD~q ),
	.datab(\process_control|led_control [0]),
	.datac(gnd),
	.datad(\ToggleSwitch[2]~input_o ),
	.cin(gnd),
	.combout(\access_control|FSM|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Selector16~0 .lut_mask = 16'h8800;
defparam \access_control|FSM|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y18_N11
dffeas \access_control|FSM|Password_User_Reg[2] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_User_Reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_User_Reg[2] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_User_Reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N31
dffeas \access_control|FSM|Password_Memory_Reg[3] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Password_Memory_Reg[3]~3_combout ),
	.asdata(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\access_control|FSM|State.LOADPASSWORD~q ),
	.sload(\access_control|WideOr0~9_combout ),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_Memory_Reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[3] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_Memory_Reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N1
dffeas \access_control|FSM|Password_Memory_Reg[2] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Password_Memory_Reg[2]~2_combout ),
	.asdata(\access_control|RAM|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\access_control|FSM|State.LOADPASSWORD~q ),
	.sload(\access_control|WideOr0~9_combout ),
	.ena(\access_control|FSM|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Password_Memory_Reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Password_Memory_Reg[2] .is_wysiwyg = "true";
defparam \access_control|FSM|Password_Memory_Reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N28
cycloneive_lcell_comb \access_control|FSM|WideOr0~1 (
// Equation(s):
// \access_control|FSM|WideOr0~1_combout  = (\access_control|FSM|Password_User_Reg [3] & ((\access_control|FSM|Password_User_Reg [2] $ (\access_control|FSM|Password_Memory_Reg [2])) # (!\access_control|FSM|Password_Memory_Reg [3]))) # 
// (!\access_control|FSM|Password_User_Reg [3] & ((\access_control|FSM|Password_Memory_Reg [3]) # (\access_control|FSM|Password_User_Reg [2] $ (\access_control|FSM|Password_Memory_Reg [2]))))

	.dataa(\access_control|FSM|Password_User_Reg [3]),
	.datab(\access_control|FSM|Password_User_Reg [2]),
	.datac(\access_control|FSM|Password_Memory_Reg [3]),
	.datad(\access_control|FSM|Password_Memory_Reg [2]),
	.cin(gnd),
	.combout(\access_control|FSM|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|WideOr0~1 .lut_mask = 16'h7BDE;
defparam \access_control|FSM|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N16
cycloneive_lcell_comb \access_control|FSM|WideOr0~4 (
// Equation(s):
// \access_control|FSM|WideOr0~4_combout  = (\access_control|FSM|WideOr0~2_combout ) # ((\access_control|FSM|WideOr0~0_combout ) # ((\access_control|FSM|WideOr0~3_combout ) # (\access_control|FSM|WideOr0~1_combout )))

	.dataa(\access_control|FSM|WideOr0~2_combout ),
	.datab(\access_control|FSM|WideOr0~0_combout ),
	.datac(\access_control|FSM|WideOr0~3_combout ),
	.datad(\access_control|FSM|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\access_control|FSM|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|WideOr0~4 .lut_mask = 16'hFFFE;
defparam \access_control|FSM|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N12
cycloneive_lcell_comb \access_control|FSM|Selector2~1 (
// Equation(s):
// \access_control|FSM|Selector2~1_combout  = (\access_control|FSM|Selector2~0_combout ) # ((\access_control|FSM|State.CHECK~q  & ((\access_control|FSM|WideOr0~9_combout ) # (\access_control|FSM|WideOr0~4_combout ))))

	.dataa(\access_control|FSM|State.CHECK~q ),
	.datab(\access_control|FSM|WideOr0~9_combout ),
	.datac(\access_control|FSM|Selector2~0_combout ),
	.datad(\access_control|FSM|WideOr0~4_combout ),
	.cin(gnd),
	.combout(\access_control|FSM|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Selector2~1 .lut_mask = 16'hFAF8;
defparam \access_control|FSM|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N13
dffeas \access_control|FSM|Invalid_Input_Flag.1 (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Invalid_Input_Flag.1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Invalid_Input_Flag.1 .is_wysiwyg = "true";
defparam \access_control|FSM|Invalid_Input_Flag.1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N30
cycloneive_lcell_comb \access_control|FSM|Selector0~0 (
// Equation(s):
// \access_control|FSM|Selector0~0_combout  = ((\access_control|FSM|Access_Grant [0] & ((!\access_control|FSM|Fail_Count [0]) # (!\access_control|FSM|Fail_Count [1])))) # (!\access_control|FSM|Invalid_Input_Flag.1~q )

	.dataa(\access_control|FSM|Invalid_Input_Flag.1~q ),
	.datab(\access_control|FSM|Access_Grant [0]),
	.datac(\access_control|FSM|Fail_Count [1]),
	.datad(\access_control|FSM|Fail_Count [0]),
	.cin(gnd),
	.combout(\access_control|FSM|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Selector0~0 .lut_mask = 16'h5DDD;
defparam \access_control|FSM|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N0
cycloneive_lcell_comb \access_control|FSM|Selector0~1 (
// Equation(s):
// \access_control|FSM|Selector0~1_combout  = (\access_control|FSM|Selector0~0_combout  & \access_control|FSM|State.ACCESS~q )

	.dataa(\access_control|FSM|Selector0~0_combout ),
	.datab(gnd),
	.datac(\access_control|FSM|State.ACCESS~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\access_control|FSM|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \access_control|FSM|Selector0~1 .lut_mask = 16'hA0A0;
defparam \access_control|FSM|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N1
dffeas \access_control|FSM|Access_Grant[0] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\access_control|FSM|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\access_control|FSM|Selector35~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\access_control|FSM|Access_Grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \access_control|FSM|Access_Grant[0] .is_wysiwyg = "true";
defparam \access_control|FSM|Access_Grant[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N16
cycloneive_lcell_comb \process_control|Selector13~3 (
// Equation(s):
// \process_control|Selector13~3_combout  = (!\access_control|FSM|Access_Grant [0] & \process_control|STATE.ACCESSCONTROL~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\access_control|FSM|Access_Grant [0]),
	.datad(\process_control|STATE.ACCESSCONTROL~q ),
	.cin(gnd),
	.combout(\process_control|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \process_control|Selector13~3 .lut_mask = 16'h0F00;
defparam \process_control|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N30
cycloneive_lcell_comb \process_control|Selector15~0 (
// Equation(s):
// \process_control|Selector15~0_combout  = (\process_control|STATE.TRANSITION~q  & (\button_decoder|Decoder0~0_combout  & \b3|State.ON_STATE~q ))

	.dataa(gnd),
	.datab(\process_control|STATE.TRANSITION~q ),
	.datac(\button_decoder|Decoder0~0_combout ),
	.datad(\b3|State.ON_STATE~q ),
	.cin(gnd),
	.combout(\process_control|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \process_control|Selector15~0 .lut_mask = 16'hC000;
defparam \process_control|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N4
cycloneive_lcell_comb \process_control|buttons_select[1]~7 (
// Equation(s):
// \process_control|buttons_select[1]~7_combout  = (\process_control|buttons_select[1]~5_combout  & ((\process_control|Selector13~3_combout ) # ((\process_control|Selector15~0_combout )))) # (!\process_control|buttons_select[1]~5_combout  & 
// (((\process_control|buttons_select [1]))))

	.dataa(\process_control|Selector13~3_combout ),
	.datab(\process_control|buttons_select[1]~5_combout ),
	.datac(\process_control|buttons_select [1]),
	.datad(\process_control|Selector15~0_combout ),
	.cin(gnd),
	.combout(\process_control|buttons_select[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \process_control|buttons_select[1]~7 .lut_mask = 16'hFCB8;
defparam \process_control|buttons_select[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N5
dffeas \process_control|buttons_select[1] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\process_control|buttons_select[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process_control|buttons_select [1]),
	.prn(vcc));
// synopsys translate_off
defparam \process_control|buttons_select[1] .is_wysiwyg = "true";
defparam \process_control|buttons_select[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N6
cycloneive_lcell_comb \process_control|Selector13~2 (
// Equation(s):
// \process_control|Selector13~2_combout  = (!\process_control|buttons_select [1] & (\process_control|buttons_select [0] & (!\process_control|buttons_select [2] & \b1|State.ON_STATE~q )))

	.dataa(\process_control|buttons_select [1]),
	.datab(\process_control|buttons_select [0]),
	.datac(\process_control|buttons_select [2]),
	.datad(\b1|State.ON_STATE~q ),
	.cin(gnd),
	.combout(\process_control|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \process_control|Selector13~2 .lut_mask = 16'h0400;
defparam \process_control|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N24
cycloneive_lcell_comb \process_control|Selector12~1 (
// Equation(s):
// \process_control|Selector12~1_combout  = (\process_control|Selector12~0_combout  & (\process_control|STATE.TRANSITION~q  & (\button_decoder|Decoder0~0_combout  & \b1|State.ON_STATE~q )))

	.dataa(\process_control|Selector12~0_combout ),
	.datab(\process_control|STATE.TRANSITION~q ),
	.datac(\button_decoder|Decoder0~0_combout ),
	.datad(\b1|State.ON_STATE~q ),
	.cin(gnd),
	.combout(\process_control|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \process_control|Selector12~1 .lut_mask = 16'h8000;
defparam \process_control|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N18
cycloneive_lcell_comb \process_control|STATE~9 (
// Equation(s):
// \process_control|STATE~9_combout  = (\rst[0]~input_o  & (!\process_control|Selector12~1_combout  & ((\process_control|Selector13~2_combout ) # (\process_control|STATE.INIT~q ))))

	.dataa(\process_control|Selector13~2_combout ),
	.datab(\rst[0]~input_o ),
	.datac(\process_control|STATE.INIT~q ),
	.datad(\process_control|Selector12~1_combout ),
	.cin(gnd),
	.combout(\process_control|STATE~9_combout ),
	.cout());
// synopsys translate_off
defparam \process_control|STATE~9 .lut_mask = 16'h00C8;
defparam \process_control|STATE~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N19
dffeas \process_control|STATE.INIT (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\process_control|STATE~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process_control|STATE.INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process_control|STATE.INIT .is_wysiwyg = "true";
defparam \process_control|STATE.INIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N12
cycloneive_lcell_comb \process_control|Selector13~4 (
// Equation(s):
// \process_control|Selector13~4_combout  = (\process_control|Selector13~2_combout  & (((!\access_control|FSM|Access_Grant [0] & \process_control|STATE.ACCESSCONTROL~q )) # (!\process_control|STATE.INIT~q ))) # (!\process_control|Selector13~2_combout  & 
// (!\access_control|FSM|Access_Grant [0] & (\process_control|STATE.ACCESSCONTROL~q )))

	.dataa(\process_control|Selector13~2_combout ),
	.datab(\access_control|FSM|Access_Grant [0]),
	.datac(\process_control|STATE.ACCESSCONTROL~q ),
	.datad(\process_control|STATE.INIT~q ),
	.cin(gnd),
	.combout(\process_control|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \process_control|Selector13~4 .lut_mask = 16'h30BA;
defparam \process_control|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N13
dffeas \process_control|STATE.ACCESSCONTROL (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\process_control|Selector13~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process_control|STATE.ACCESSCONTROL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \process_control|STATE.ACCESSCONTROL .is_wysiwyg = "true";
defparam \process_control|STATE.ACCESSCONTROL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N2
cycloneive_lcell_comb \process_control|Selector10~0 (
// Equation(s):
// \process_control|Selector10~0_combout  = (\process_control|STATE.ACCESSCONTROL~q  & (!\access_control|FSM|Access_Grant [0])) # (!\process_control|STATE.ACCESSCONTROL~q  & (((\process_control|led_control [0] & \process_control|STATE.INIT~q ))))

	.dataa(\process_control|STATE.ACCESSCONTROL~q ),
	.datab(\access_control|FSM|Access_Grant [0]),
	.datac(\process_control|led_control [0]),
	.datad(\process_control|STATE.INIT~q ),
	.cin(gnd),
	.combout(\process_control|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \process_control|Selector10~0 .lut_mask = 16'h7222;
defparam \process_control|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N3
dffeas \process_control|led_control[0] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\process_control|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process_control|led_control [0]),
	.prn(vcc));
// synopsys translate_off
defparam \process_control|led_control[0] .is_wysiwyg = "true";
defparam \process_control|led_control[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N20
cycloneive_lcell_comb \process_control|Selector9~0 (
// Equation(s):
// \process_control|Selector9~0_combout  = (\process_control|STATE.ACCESSCONTROL~q  & (\access_control|FSM|Access_Grant [0])) # (!\process_control|STATE.ACCESSCONTROL~q  & (((\process_control|led_control [1] & \process_control|STATE.INIT~q ))))

	.dataa(\process_control|STATE.ACCESSCONTROL~q ),
	.datab(\access_control|FSM|Access_Grant [0]),
	.datac(\process_control|led_control [1]),
	.datad(\process_control|STATE.INIT~q ),
	.cin(gnd),
	.combout(\process_control|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \process_control|Selector9~0 .lut_mask = 16'hD888;
defparam \process_control|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N21
dffeas \process_control|led_control[1] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\process_control|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process_control|led_control [1]),
	.prn(vcc));
// synopsys translate_off
defparam \process_control|led_control[1] .is_wysiwyg = "true";
defparam \process_control|led_control[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N22
cycloneive_lcell_comb \score_board|scoreboard_display|userid_score_output~2 (
// Equation(s):
// \score_board|scoreboard_display|userid_score_output~2_combout  = (\score_board|scoreboard_display|count [1] & ((\score_board|scoreboard_display|count [2]) # (!\score_board|scoreboard_display|count [0])))

	.dataa(gnd),
	.datab(\score_board|scoreboard_display|count [1]),
	.datac(\score_board|scoreboard_display|count [0]),
	.datad(\score_board|scoreboard_display|count [2]),
	.cin(gnd),
	.combout(\score_board|scoreboard_display|userid_score_output~2_combout ),
	.cout());
// synopsys translate_off
defparam \score_board|scoreboard_display|userid_score_output~2 .lut_mask = 16'hCC0C;
defparam \score_board|scoreboard_display|userid_score_output~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N4
cycloneive_lcell_comb \score_board|scoreboard_display|userid_score_output[0]~1 (
// Equation(s):
// \score_board|scoreboard_display|userid_score_output[0]~1_combout  = (\score_board|scoreboard_display|State.DISPLAY~q  & (\rst[0]~input_o  & !\button_decoder|ButtonVector4[0]~0_combout ))

	.dataa(gnd),
	.datab(\score_board|scoreboard_display|State.DISPLAY~q ),
	.datac(\rst[0]~input_o ),
	.datad(\button_decoder|ButtonVector4[0]~0_combout ),
	.cin(gnd),
	.combout(\score_board|scoreboard_display|userid_score_output[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \score_board|scoreboard_display|userid_score_output[0]~1 .lut_mask = 16'h00C0;
defparam \score_board|scoreboard_display|userid_score_output[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N31
dffeas \score_board|scoreboard_display|userid_score_output[1] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\score_board|scoreboard_display|userid_score_output~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\score_board|scoreboard_display|userid_score_output[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\score_board|scoreboard_display|userid_score_output [1]),
	.prn(vcc));
// synopsys translate_off
defparam \score_board|scoreboard_display|userid_score_output[1] .is_wysiwyg = "true";
defparam \score_board|scoreboard_display|userid_score_output[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N26
cycloneive_lcell_comb \process_control|game_score_select[1]~feeder (
// Equation(s):
// \process_control|game_score_select[1]~feeder_combout  = \process_control|Selector16~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\process_control|Selector16~2_combout ),
	.cin(gnd),
	.combout(\process_control|game_score_select[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \process_control|game_score_select[1]~feeder .lut_mask = 16'hFF00;
defparam \process_control|game_score_select[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N12
cycloneive_lcell_comb \process_control|game_score_select[0]~0 (
// Equation(s):
// \process_control|game_score_select[0]~0_combout  = (\process_control|STATE.SCOREBOARD~q  & !\score_board|scoreboard_display|scoreboard_eof [0])

	.dataa(\process_control|STATE.SCOREBOARD~q ),
	.datab(gnd),
	.datac(\score_board|scoreboard_display|scoreboard_eof [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\process_control|game_score_select[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \process_control|game_score_select[0]~0 .lut_mask = 16'h0A0A;
defparam \process_control|game_score_select[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N6
cycloneive_lcell_comb \process_control|game_score_select[0]~1 (
// Equation(s):
// \process_control|game_score_select[0]~1_combout  = (!\process_control|Selector14~0_combout  & (!\process_control|STATE.GAME~q  & (\rst[0]~input_o  & !\process_control|game_score_select[0]~0_combout )))

	.dataa(\process_control|Selector14~0_combout ),
	.datab(\process_control|STATE.GAME~q ),
	.datac(\rst[0]~input_o ),
	.datad(\process_control|game_score_select[0]~0_combout ),
	.cin(gnd),
	.combout(\process_control|game_score_select[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \process_control|game_score_select[0]~1 .lut_mask = 16'h0010;
defparam \process_control|game_score_select[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N27
dffeas \process_control|game_score_select[1] (
	.clk(\clk[0]~input_o ),
	.d(\process_control|game_score_select[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process_control|game_score_select[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process_control|game_score_select [1]),
	.prn(vcc));
// synopsys translate_off
defparam \process_control|game_score_select[1] .is_wysiwyg = "true";
defparam \process_control|game_score_select[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N30
cycloneive_lcell_comb \mux|Mux1~0 (
// Equation(s):
// \mux|Mux1~0_combout  = (\score_board|scoreboard_display|userid_score_output [1] & \process_control|game_score_select [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\score_board|scoreboard_display|userid_score_output [1]),
	.datad(\process_control|game_score_select [1]),
	.cin(gnd),
	.combout(\mux|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux|Mux1~0 .lut_mask = 16'hF000;
defparam \mux|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N31
dffeas \process_control|game_score_select[0] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\process_control|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process_control|game_score_select[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process_control|game_score_select [0]),
	.prn(vcc));
// synopsys translate_off
defparam \process_control|game_score_select[0] .is_wysiwyg = "true";
defparam \process_control|game_score_select[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N12
cycloneive_lcell_comb \mux|Mux32~0 (
// Equation(s):
// \mux|Mux32~0_combout  = (!\process_control|game_score_select [0]) # (!\process_control|game_score_select [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\process_control|game_score_select [1]),
	.datad(\process_control|game_score_select [0]),
	.cin(gnd),
	.combout(\mux|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux|Mux32~0 .lut_mask = 16'h0FFF;
defparam \mux|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \mux|Mux32~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\mux|Mux32~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\mux|Mux32~0clkctrl_outclk ));
// synopsys translate_off
defparam \mux|Mux32~0clkctrl .clock_type = "global clock";
defparam \mux|Mux32~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N22
cycloneive_lcell_comb \mux|data[1] (
// Equation(s):
// \mux|data [1] = (GLOBAL(\mux|Mux32~0clkctrl_outclk ) & (\mux|Mux1~0_combout )) # (!GLOBAL(\mux|Mux32~0clkctrl_outclk ) & ((\mux|data [1])))

	.dataa(\mux|Mux1~0_combout ),
	.datab(gnd),
	.datac(\mux|data [1]),
	.datad(\mux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux|data [1]),
	.cout());
// synopsys translate_off
defparam \mux|data[1] .lut_mask = 16'hAAF0;
defparam \mux|data[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N26
cycloneive_lcell_comb \score_board|scoreboard_display|userid_score_output~0 (
// Equation(s):
// \score_board|scoreboard_display|userid_score_output~0_combout  = (\score_board|scoreboard_display|count [1] & ((\score_board|scoreboard_display|count [2]) # (!\score_board|scoreboard_display|count [0]))) # (!\score_board|scoreboard_display|count [1] & 
// (\score_board|scoreboard_display|count [0]))

	.dataa(gnd),
	.datab(\score_board|scoreboard_display|count [1]),
	.datac(\score_board|scoreboard_display|count [0]),
	.datad(\score_board|scoreboard_display|count [2]),
	.cin(gnd),
	.combout(\score_board|scoreboard_display|userid_score_output~0_combout ),
	.cout());
// synopsys translate_off
defparam \score_board|scoreboard_display|userid_score_output~0 .lut_mask = 16'hFC3C;
defparam \score_board|scoreboard_display|userid_score_output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N17
dffeas \score_board|scoreboard_display|userid_score_output[0] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\score_board|scoreboard_display|userid_score_output~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\score_board|scoreboard_display|userid_score_output[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\score_board|scoreboard_display|userid_score_output [0]),
	.prn(vcc));
// synopsys translate_off
defparam \score_board|scoreboard_display|userid_score_output[0] .is_wysiwyg = "true";
defparam \score_board|scoreboard_display|userid_score_output[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N16
cycloneive_lcell_comb \mux|Mux0~0 (
// Equation(s):
// \mux|Mux0~0_combout  = (\score_board|scoreboard_display|userid_score_output [0] & \process_control|game_score_select [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\score_board|scoreboard_display|userid_score_output [0]),
	.datad(\process_control|game_score_select [1]),
	.cin(gnd),
	.combout(\mux|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux|Mux0~0 .lut_mask = 16'hF000;
defparam \mux|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N14
cycloneive_lcell_comb \mux|data[0] (
// Equation(s):
// \mux|data [0] = (GLOBAL(\mux|Mux32~0clkctrl_outclk ) & (\mux|Mux0~0_combout )) # (!GLOBAL(\mux|Mux32~0clkctrl_outclk ) & ((\mux|data [0])))

	.dataa(\mux|Mux0~0_combout ),
	.datab(gnd),
	.datac(\mux|data [0]),
	.datad(\mux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux|data [0]),
	.cout());
// synopsys translate_off
defparam \mux|data[0] .lut_mask = 16'hAAF0;
defparam \mux|data[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y67_N24
cycloneive_lcell_comb \seven_seg|_display7|WideOr6~0 (
// Equation(s):
// \seven_seg|_display7|WideOr6~0_combout  = (!\mux|data [1] & \mux|data [0])

	.dataa(gnd),
	.datab(\mux|data [1]),
	.datac(gnd),
	.datad(\mux|data [0]),
	.cin(gnd),
	.combout(\seven_seg|_display7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_seg|_display7|WideOr6~0 .lut_mask = 16'h3300;
defparam \seven_seg|_display7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N28
cycloneive_lcell_comb \seven_seg|_display7|WideOr4~0 (
// Equation(s):
// \seven_seg|_display7|WideOr4~0_combout  = (\mux|data [1] & !\mux|data [0])

	.dataa(\mux|data [1]),
	.datab(gnd),
	.datac(\mux|data [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\seven_seg|_display7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_seg|_display7|WideOr4~0 .lut_mask = 16'h0A0A;
defparam \seven_seg|_display7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y67_N18
cycloneive_lcell_comb \seven_seg|_display7|WideOr1~0 (
// Equation(s):
// \seven_seg|_display7|WideOr1~0_combout  = (\mux|data [1]) # (\mux|data [0])

	.dataa(gnd),
	.datab(\mux|data [1]),
	.datac(gnd),
	.datad(\mux|data [0]),
	.cin(gnd),
	.combout(\seven_seg|_display7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_seg|_display7|WideOr1~0 .lut_mask = 16'hFFCC;
defparam \seven_seg|_display7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N30
cycloneive_lcell_comb \mux|Mux19~0 (
// Equation(s):
// \mux|Mux19~0_combout  = (\access_control|FSM|Address [3] & \process_control|game_score_select [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\access_control|FSM|Address [3]),
	.datad(\process_control|game_score_select [0]),
	.cin(gnd),
	.combout(\mux|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux|Mux19~0 .lut_mask = 16'hF000;
defparam \mux|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N10
cycloneive_lcell_comb \mux|data[19] (
// Equation(s):
// \mux|data [19] = (GLOBAL(\mux|Mux32~0clkctrl_outclk ) & ((\mux|Mux19~0_combout ))) # (!GLOBAL(\mux|Mux32~0clkctrl_outclk ) & (\mux|data [19]))

	.dataa(\mux|data [19]),
	.datab(gnd),
	.datac(\mux|Mux19~0_combout ),
	.datad(\mux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux|data [19]),
	.cout());
// synopsys translate_off
defparam \mux|data[19] .lut_mask = 16'hF0AA;
defparam \mux|data[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N2
cycloneive_lcell_comb \mux|Mux16~0 (
// Equation(s):
// \mux|Mux16~0_combout  = (\access_control|FSM|Address [0] & \process_control|game_score_select [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\access_control|FSM|Address [0]),
	.datad(\process_control|game_score_select [0]),
	.cin(gnd),
	.combout(\mux|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux|Mux16~0 .lut_mask = 16'hF000;
defparam \mux|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N4
cycloneive_lcell_comb \mux|data[16] (
// Equation(s):
// \mux|data [16] = (GLOBAL(\mux|Mux32~0clkctrl_outclk ) & ((\mux|Mux16~0_combout ))) # (!GLOBAL(\mux|Mux32~0clkctrl_outclk ) & (\mux|data [16]))

	.dataa(gnd),
	.datab(\mux|data [16]),
	.datac(\mux|Mux16~0_combout ),
	.datad(\mux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux|data [16]),
	.cout());
// synopsys translate_off
defparam \mux|data[16] .lut_mask = 16'hF0CC;
defparam \mux|data[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N24
cycloneive_lcell_comb \mux|Mux17~0 (
// Equation(s):
// \mux|Mux17~0_combout  = (\access_control|FSM|Address [1] & \process_control|game_score_select [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\access_control|FSM|Address [1]),
	.datad(\process_control|game_score_select [0]),
	.cin(gnd),
	.combout(\mux|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux|Mux17~0 .lut_mask = 16'hF000;
defparam \mux|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N22
cycloneive_lcell_comb \mux|data[17] (
// Equation(s):
// \mux|data [17] = (GLOBAL(\mux|Mux32~0clkctrl_outclk ) & (\mux|Mux17~0_combout )) # (!GLOBAL(\mux|Mux32~0clkctrl_outclk ) & ((\mux|data [17])))

	.dataa(gnd),
	.datab(\mux|Mux17~0_combout ),
	.datac(\mux|data [17]),
	.datad(\mux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux|data [17]),
	.cout());
// synopsys translate_off
defparam \mux|data[17] .lut_mask = 16'hCCF0;
defparam \mux|data[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N8
cycloneive_lcell_comb \mux|Mux18~0 (
// Equation(s):
// \mux|Mux18~0_combout  = (\access_control|FSM|Address [2] & \process_control|game_score_select [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\access_control|FSM|Address [2]),
	.datad(\process_control|game_score_select [0]),
	.cin(gnd),
	.combout(\mux|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux|Mux18~0 .lut_mask = 16'hF000;
defparam \mux|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N12
cycloneive_lcell_comb \mux|data[18] (
// Equation(s):
// \mux|data [18] = (GLOBAL(\mux|Mux32~0clkctrl_outclk ) & ((\mux|Mux18~0_combout ))) # (!GLOBAL(\mux|Mux32~0clkctrl_outclk ) & (\mux|data [18]))

	.dataa(\mux|data [18]),
	.datab(gnd),
	.datac(\mux|Mux18~0_combout ),
	.datad(\mux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux|data [18]),
	.cout());
// synopsys translate_off
defparam \mux|data[18] .lut_mask = 16'hF0AA;
defparam \mux|data[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N28
cycloneive_lcell_comb \seven_seg|_display3|WideOr6~0 (
// Equation(s):
// \seven_seg|_display3|WideOr6~0_combout  = (\mux|data [19] & (\mux|data [16] & (\mux|data [17] $ (\mux|data [18])))) # (!\mux|data [19] & (!\mux|data [17] & (\mux|data [16] $ (\mux|data [18]))))

	.dataa(\mux|data [19]),
	.datab(\mux|data [16]),
	.datac(\mux|data [17]),
	.datad(\mux|data [18]),
	.cin(gnd),
	.combout(\seven_seg|_display3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_seg|_display3|WideOr6~0 .lut_mask = 16'h0984;
defparam \seven_seg|_display3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N26
cycloneive_lcell_comb \seven_seg|_display3|WideOr5~0 (
// Equation(s):
// \seven_seg|_display3|WideOr5~0_combout  = (\mux|data [19] & ((\mux|data [16] & (\mux|data [17])) # (!\mux|data [16] & ((\mux|data [18]))))) # (!\mux|data [19] & (\mux|data [18] & (\mux|data [16] $ (\mux|data [17]))))

	.dataa(\mux|data [19]),
	.datab(\mux|data [16]),
	.datac(\mux|data [17]),
	.datad(\mux|data [18]),
	.cin(gnd),
	.combout(\seven_seg|_display3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_seg|_display3|WideOr5~0 .lut_mask = 16'hB680;
defparam \seven_seg|_display3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N20
cycloneive_lcell_comb \seven_seg|_display3|WideOr4~0 (
// Equation(s):
// \seven_seg|_display3|WideOr4~0_combout  = (\mux|data [19] & (\mux|data [18] & ((\mux|data [17]) # (!\mux|data [16])))) # (!\mux|data [19] & (!\mux|data [16] & (\mux|data [17] & !\mux|data [18])))

	.dataa(\mux|data [19]),
	.datab(\mux|data [16]),
	.datac(\mux|data [17]),
	.datad(\mux|data [18]),
	.cin(gnd),
	.combout(\seven_seg|_display3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_seg|_display3|WideOr4~0 .lut_mask = 16'hA210;
defparam \seven_seg|_display3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N6
cycloneive_lcell_comb \seven_seg|_display3|WideOr3~0 (
// Equation(s):
// \seven_seg|_display3|WideOr3~0_combout  = (\mux|data [16] & ((\mux|data [17] $ (!\mux|data [18])))) # (!\mux|data [16] & ((\mux|data [19] & (\mux|data [17] & !\mux|data [18])) # (!\mux|data [19] & (!\mux|data [17] & \mux|data [18]))))

	.dataa(\mux|data [19]),
	.datab(\mux|data [16]),
	.datac(\mux|data [17]),
	.datad(\mux|data [18]),
	.cin(gnd),
	.combout(\seven_seg|_display3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_seg|_display3|WideOr3~0 .lut_mask = 16'hC12C;
defparam \seven_seg|_display3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N16
cycloneive_lcell_comb \seven_seg|_display3|WideOr2~0 (
// Equation(s):
// \seven_seg|_display3|WideOr2~0_combout  = (\mux|data [17] & (!\mux|data [19] & (\mux|data [16]))) # (!\mux|data [17] & ((\mux|data [18] & (!\mux|data [19])) # (!\mux|data [18] & ((\mux|data [16])))))

	.dataa(\mux|data [19]),
	.datab(\mux|data [16]),
	.datac(\mux|data [17]),
	.datad(\mux|data [18]),
	.cin(gnd),
	.combout(\seven_seg|_display3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_seg|_display3|WideOr2~0 .lut_mask = 16'h454C;
defparam \seven_seg|_display3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N14
cycloneive_lcell_comb \seven_seg|_display3|WideOr1~0 (
// Equation(s):
// \seven_seg|_display3|WideOr1~0_combout  = (\mux|data [16] & (\mux|data [19] $ (((\mux|data [17]) # (!\mux|data [18]))))) # (!\mux|data [16] & (!\mux|data [19] & (\mux|data [17] & !\mux|data [18])))

	.dataa(\mux|data [19]),
	.datab(\mux|data [16]),
	.datac(\mux|data [17]),
	.datad(\mux|data [18]),
	.cin(gnd),
	.combout(\seven_seg|_display3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_seg|_display3|WideOr1~0 .lut_mask = 16'h4854;
defparam \seven_seg|_display3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N0
cycloneive_lcell_comb \seven_seg|_display3|WideOr0~0 (
// Equation(s):
// \seven_seg|_display3|WideOr0~0_combout  = (\mux|data [16] & ((\mux|data [19]) # (\mux|data [17] $ (\mux|data [18])))) # (!\mux|data [16] & ((\mux|data [17]) # (\mux|data [19] $ (\mux|data [18]))))

	.dataa(\mux|data [19]),
	.datab(\mux|data [16]),
	.datac(\mux|data [17]),
	.datad(\mux|data [18]),
	.cin(gnd),
	.combout(\seven_seg|_display3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_seg|_display3|WideOr0~0 .lut_mask = 16'hBDFA;
defparam \seven_seg|_display3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N30
cycloneive_lcell_comb \mux|Mux20~0 (
// Equation(s):
// \mux|Mux20~0_combout  = (\process_control|game_score_select [0] & \access_control|FSM|Address [4])

	.dataa(\process_control|game_score_select [0]),
	.datab(gnd),
	.datac(\access_control|FSM|Address [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux|Mux20~0 .lut_mask = 16'hA0A0;
defparam \mux|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N22
cycloneive_lcell_comb \mux|data[20] (
// Equation(s):
// \mux|data [20] = (GLOBAL(\mux|Mux32~0clkctrl_outclk ) & (\mux|Mux20~0_combout )) # (!GLOBAL(\mux|Mux32~0clkctrl_outclk ) & ((\mux|data [20])))

	.dataa(gnd),
	.datab(\mux|Mux20~0_combout ),
	.datac(\mux|data [20]),
	.datad(\mux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux|data [20]),
	.cout());
// synopsys translate_off
defparam \mux|data[20] .lut_mask = 16'hCCF0;
defparam \mux|data[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N8
cycloneive_lcell_comb \mux|Mux22~0 (
// Equation(s):
// \mux|Mux22~0_combout  = (\process_control|game_score_select [0] & \access_control|FSM|Address [6])

	.dataa(\process_control|game_score_select [0]),
	.datab(gnd),
	.datac(\access_control|FSM|Address [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux|Mux22~0 .lut_mask = 16'hA0A0;
defparam \mux|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N2
cycloneive_lcell_comb \mux|data[22] (
// Equation(s):
// \mux|data [22] = (GLOBAL(\mux|Mux32~0clkctrl_outclk ) & ((\mux|Mux22~0_combout ))) # (!GLOBAL(\mux|Mux32~0clkctrl_outclk ) & (\mux|data [22]))

	.dataa(gnd),
	.datab(\mux|data [22]),
	.datac(\mux|Mux22~0_combout ),
	.datad(\mux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux|data [22]),
	.cout());
// synopsys translate_off
defparam \mux|data[22] .lut_mask = 16'hF0CC;
defparam \mux|data[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N14
cycloneive_lcell_comb \mux|Mux21~0 (
// Equation(s):
// \mux|Mux21~0_combout  = (\access_control|FSM|Address [5] & \process_control|game_score_select [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\access_control|FSM|Address [5]),
	.datad(\process_control|game_score_select [0]),
	.cin(gnd),
	.combout(\mux|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux|Mux21~0 .lut_mask = 16'hF000;
defparam \mux|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N4
cycloneive_lcell_comb \mux|data[21] (
// Equation(s):
// \mux|data [21] = (GLOBAL(\mux|Mux32~0clkctrl_outclk ) & ((\mux|Mux21~0_combout ))) # (!GLOBAL(\mux|Mux32~0clkctrl_outclk ) & (\mux|data [21]))

	.dataa(gnd),
	.datab(\mux|data [21]),
	.datac(\mux|Mux21~0_combout ),
	.datad(\mux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux|data [21]),
	.cout());
// synopsys translate_off
defparam \mux|data[21] .lut_mask = 16'hF0CC;
defparam \mux|data[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N12
cycloneive_lcell_comb \mux|Mux23~0 (
// Equation(s):
// \mux|Mux23~0_combout  = (\access_control|FSM|Address [7] & \process_control|game_score_select [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\access_control|FSM|Address [7]),
	.datad(\process_control|game_score_select [0]),
	.cin(gnd),
	.combout(\mux|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux|Mux23~0 .lut_mask = 16'hF000;
defparam \mux|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N18
cycloneive_lcell_comb \mux|data[23] (
// Equation(s):
// \mux|data [23] = (GLOBAL(\mux|Mux32~0clkctrl_outclk ) & (\mux|Mux23~0_combout )) # (!GLOBAL(\mux|Mux32~0clkctrl_outclk ) & ((\mux|data [23])))

	.dataa(\mux|Mux23~0_combout ),
	.datab(\mux|data [23]),
	.datac(gnd),
	.datad(\mux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux|data [23]),
	.cout());
// synopsys translate_off
defparam \mux|data[23] .lut_mask = 16'hAACC;
defparam \mux|data[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N20
cycloneive_lcell_comb \seven_seg|_display2|WideOr6~0 (
// Equation(s):
// \seven_seg|_display2|WideOr6~0_combout  = (\mux|data [22] & (!\mux|data [21] & (\mux|data [20] $ (!\mux|data [23])))) # (!\mux|data [22] & (\mux|data [20] & (\mux|data [21] $ (!\mux|data [23]))))

	.dataa(\mux|data [20]),
	.datab(\mux|data [22]),
	.datac(\mux|data [21]),
	.datad(\mux|data [23]),
	.cin(gnd),
	.combout(\seven_seg|_display2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_seg|_display2|WideOr6~0 .lut_mask = 16'h2806;
defparam \seven_seg|_display2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N6
cycloneive_lcell_comb \seven_seg|_display2|WideOr5~0 (
// Equation(s):
// \seven_seg|_display2|WideOr5~0_combout  = (\mux|data [21] & ((\mux|data [20] & ((\mux|data [23]))) # (!\mux|data [20] & (\mux|data [22])))) # (!\mux|data [21] & (\mux|data [22] & (\mux|data [20] $ (\mux|data [23]))))

	.dataa(\mux|data [20]),
	.datab(\mux|data [22]),
	.datac(\mux|data [21]),
	.datad(\mux|data [23]),
	.cin(gnd),
	.combout(\seven_seg|_display2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_seg|_display2|WideOr5~0 .lut_mask = 16'hE448;
defparam \seven_seg|_display2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N24
cycloneive_lcell_comb \seven_seg|_display2|WideOr4~0 (
// Equation(s):
// \seven_seg|_display2|WideOr4~0_combout  = (\mux|data [22] & (\mux|data [23] & ((\mux|data [21]) # (!\mux|data [20])))) # (!\mux|data [22] & (!\mux|data [20] & (\mux|data [21] & !\mux|data [23])))

	.dataa(\mux|data [20]),
	.datab(\mux|data [22]),
	.datac(\mux|data [21]),
	.datad(\mux|data [23]),
	.cin(gnd),
	.combout(\seven_seg|_display2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_seg|_display2|WideOr4~0 .lut_mask = 16'hC410;
defparam \seven_seg|_display2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N26
cycloneive_lcell_comb \seven_seg|_display2|WideOr3~0 (
// Equation(s):
// \seven_seg|_display2|WideOr3~0_combout  = (\mux|data [20] & (\mux|data [22] $ ((!\mux|data [21])))) # (!\mux|data [20] & ((\mux|data [22] & (!\mux|data [21] & !\mux|data [23])) # (!\mux|data [22] & (\mux|data [21] & \mux|data [23]))))

	.dataa(\mux|data [20]),
	.datab(\mux|data [22]),
	.datac(\mux|data [21]),
	.datad(\mux|data [23]),
	.cin(gnd),
	.combout(\seven_seg|_display2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_seg|_display2|WideOr3~0 .lut_mask = 16'h9286;
defparam \seven_seg|_display2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N28
cycloneive_lcell_comb \seven_seg|_display2|WideOr2~0 (
// Equation(s):
// \seven_seg|_display2|WideOr2~0_combout  = (\mux|data [21] & (\mux|data [20] & ((!\mux|data [23])))) # (!\mux|data [21] & ((\mux|data [22] & ((!\mux|data [23]))) # (!\mux|data [22] & (\mux|data [20]))))

	.dataa(\mux|data [20]),
	.datab(\mux|data [22]),
	.datac(\mux|data [21]),
	.datad(\mux|data [23]),
	.cin(gnd),
	.combout(\seven_seg|_display2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_seg|_display2|WideOr2~0 .lut_mask = 16'h02AE;
defparam \seven_seg|_display2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N10
cycloneive_lcell_comb \seven_seg|_display2|WideOr1~0 (
// Equation(s):
// \seven_seg|_display2|WideOr1~0_combout  = (\mux|data [20] & (\mux|data [23] $ (((\mux|data [21]) # (!\mux|data [22]))))) # (!\mux|data [20] & (!\mux|data [22] & (\mux|data [21] & !\mux|data [23])))

	.dataa(\mux|data [20]),
	.datab(\mux|data [22]),
	.datac(\mux|data [21]),
	.datad(\mux|data [23]),
	.cin(gnd),
	.combout(\seven_seg|_display2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_seg|_display2|WideOr1~0 .lut_mask = 16'h08B2;
defparam \seven_seg|_display2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N16
cycloneive_lcell_comb \seven_seg|_display2|WideOr0~0 (
// Equation(s):
// \seven_seg|_display2|WideOr0~0_combout  = (\mux|data [20] & ((\mux|data [23]) # (\mux|data [22] $ (\mux|data [21])))) # (!\mux|data [20] & ((\mux|data [21]) # (\mux|data [22] $ (\mux|data [23]))))

	.dataa(\mux|data [20]),
	.datab(\mux|data [22]),
	.datac(\mux|data [21]),
	.datad(\mux|data [23]),
	.cin(gnd),
	.combout(\seven_seg|_display2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_seg|_display2|WideOr0~0 .lut_mask = 16'hFB7C;
defparam \seven_seg|_display2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N10
cycloneive_lcell_comb \mux|Mux24~0 (
// Equation(s):
// \mux|Mux24~0_combout  = (\access_control|FSM|Address [8] & \process_control|game_score_select [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\access_control|FSM|Address [8]),
	.datad(\process_control|game_score_select [0]),
	.cin(gnd),
	.combout(\mux|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux|Mux24~0 .lut_mask = 16'hF000;
defparam \mux|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N6
cycloneive_lcell_comb \mux|data[24] (
// Equation(s):
// \mux|data [24] = (GLOBAL(\mux|Mux32~0clkctrl_outclk ) & ((\mux|Mux24~0_combout ))) # (!GLOBAL(\mux|Mux32~0clkctrl_outclk ) & (\mux|data [24]))

	.dataa(\mux|data [24]),
	.datab(gnd),
	.datac(\mux|Mux24~0_combout ),
	.datad(\mux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux|data [24]),
	.cout());
// synopsys translate_off
defparam \mux|data[24] .lut_mask = 16'hF0AA;
defparam \mux|data[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N12
cycloneive_lcell_comb \mux|Mux27~0 (
// Equation(s):
// \mux|Mux27~0_combout  = (\access_control|FSM|Address [11] & \process_control|game_score_select [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\access_control|FSM|Address [11]),
	.datad(\process_control|game_score_select [0]),
	.cin(gnd),
	.combout(\mux|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux|Mux27~0 .lut_mask = 16'hF000;
defparam \mux|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N22
cycloneive_lcell_comb \mux|data[27] (
// Equation(s):
// \mux|data [27] = (GLOBAL(\mux|Mux32~0clkctrl_outclk ) & ((\mux|Mux27~0_combout ))) # (!GLOBAL(\mux|Mux32~0clkctrl_outclk ) & (\mux|data [27]))

	.dataa(\mux|data [27]),
	.datab(gnd),
	.datac(\mux|Mux27~0_combout ),
	.datad(\mux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux|data [27]),
	.cout());
// synopsys translate_off
defparam \mux|data[27] .lut_mask = 16'hF0AA;
defparam \mux|data[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N26
cycloneive_lcell_comb \mux|Mux26~0 (
// Equation(s):
// \mux|Mux26~0_combout  = (\process_control|game_score_select [0] & \access_control|FSM|Address [10])

	.dataa(gnd),
	.datab(\process_control|game_score_select [0]),
	.datac(\access_control|FSM|Address [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux|Mux26~0 .lut_mask = 16'hC0C0;
defparam \mux|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N4
cycloneive_lcell_comb \mux|data[26] (
// Equation(s):
// \mux|data [26] = (GLOBAL(\mux|Mux32~0clkctrl_outclk ) & (\mux|Mux26~0_combout )) # (!GLOBAL(\mux|Mux32~0clkctrl_outclk ) & ((\mux|data [26])))

	.dataa(\mux|Mux26~0_combout ),
	.datab(\mux|data [26]),
	.datac(gnd),
	.datad(\mux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux|data [26]),
	.cout());
// synopsys translate_off
defparam \mux|data[26] .lut_mask = 16'hAACC;
defparam \mux|data[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N14
cycloneive_lcell_comb \mux|Mux25~0 (
// Equation(s):
// \mux|Mux25~0_combout  = (\process_control|game_score_select [0] & \access_control|FSM|Address [9])

	.dataa(gnd),
	.datab(\process_control|game_score_select [0]),
	.datac(\access_control|FSM|Address [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux|Mux25~0 .lut_mask = 16'hC0C0;
defparam \mux|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N24
cycloneive_lcell_comb \mux|data[25] (
// Equation(s):
// \mux|data [25] = (GLOBAL(\mux|Mux32~0clkctrl_outclk ) & ((\mux|Mux25~0_combout ))) # (!GLOBAL(\mux|Mux32~0clkctrl_outclk ) & (\mux|data [25]))

	.dataa(gnd),
	.datab(\mux|data [25]),
	.datac(\mux|Mux25~0_combout ),
	.datad(\mux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux|data [25]),
	.cout());
// synopsys translate_off
defparam \mux|data[25] .lut_mask = 16'hF0CC;
defparam \mux|data[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N28
cycloneive_lcell_comb \seven_seg|_display1|WideOr6~0 (
// Equation(s):
// \seven_seg|_display1|WideOr6~0_combout  = (\mux|data [27] & (\mux|data [24] & (\mux|data [26] $ (\mux|data [25])))) # (!\mux|data [27] & (!\mux|data [25] & (\mux|data [24] $ (\mux|data [26]))))

	.dataa(\mux|data [24]),
	.datab(\mux|data [27]),
	.datac(\mux|data [26]),
	.datad(\mux|data [25]),
	.cin(gnd),
	.combout(\seven_seg|_display1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_seg|_display1|WideOr6~0 .lut_mask = 16'h0892;
defparam \seven_seg|_display1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N30
cycloneive_lcell_comb \seven_seg|_display1|WideOr5~0 (
// Equation(s):
// \seven_seg|_display1|WideOr5~0_combout  = (\mux|data [27] & ((\mux|data [24] & ((\mux|data [25]))) # (!\mux|data [24] & (\mux|data [26])))) # (!\mux|data [27] & (\mux|data [26] & (\mux|data [24] $ (\mux|data [25]))))

	.dataa(\mux|data [24]),
	.datab(\mux|data [27]),
	.datac(\mux|data [26]),
	.datad(\mux|data [25]),
	.cin(gnd),
	.combout(\seven_seg|_display1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_seg|_display1|WideOr5~0 .lut_mask = 16'hD860;
defparam \seven_seg|_display1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N20
cycloneive_lcell_comb \seven_seg|_display1|WideOr4~0 (
// Equation(s):
// \seven_seg|_display1|WideOr4~0_combout  = (\mux|data [27] & (\mux|data [26] & ((\mux|data [25]) # (!\mux|data [24])))) # (!\mux|data [27] & (!\mux|data [24] & (!\mux|data [26] & \mux|data [25])))

	.dataa(\mux|data [24]),
	.datab(\mux|data [27]),
	.datac(\mux|data [26]),
	.datad(\mux|data [25]),
	.cin(gnd),
	.combout(\seven_seg|_display1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_seg|_display1|WideOr4~0 .lut_mask = 16'hC140;
defparam \seven_seg|_display1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N2
cycloneive_lcell_comb \seven_seg|_display1|WideOr3~0 (
// Equation(s):
// \seven_seg|_display1|WideOr3~0_combout  = (\mux|data [24] & ((\mux|data [26] $ (!\mux|data [25])))) # (!\mux|data [24] & ((\mux|data [27] & (!\mux|data [26] & \mux|data [25])) # (!\mux|data [27] & (\mux|data [26] & !\mux|data [25]))))

	.dataa(\mux|data [24]),
	.datab(\mux|data [27]),
	.datac(\mux|data [26]),
	.datad(\mux|data [25]),
	.cin(gnd),
	.combout(\seven_seg|_display1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_seg|_display1|WideOr3~0 .lut_mask = 16'hA41A;
defparam \seven_seg|_display1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N8
cycloneive_lcell_comb \seven_seg|_display1|WideOr2~0 (
// Equation(s):
// \seven_seg|_display1|WideOr2~0_combout  = (\mux|data [25] & (\mux|data [24] & (!\mux|data [27]))) # (!\mux|data [25] & ((\mux|data [26] & ((!\mux|data [27]))) # (!\mux|data [26] & (\mux|data [24]))))

	.dataa(\mux|data [24]),
	.datab(\mux|data [27]),
	.datac(\mux|data [26]),
	.datad(\mux|data [25]),
	.cin(gnd),
	.combout(\seven_seg|_display1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_seg|_display1|WideOr2~0 .lut_mask = 16'h223A;
defparam \seven_seg|_display1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N18
cycloneive_lcell_comb \seven_seg|_display1|WideOr1~0 (
// Equation(s):
// \seven_seg|_display1|WideOr1~0_combout  = (\mux|data [24] & (\mux|data [27] $ (((\mux|data [25]) # (!\mux|data [26]))))) # (!\mux|data [24] & (!\mux|data [27] & (!\mux|data [26] & \mux|data [25])))

	.dataa(\mux|data [24]),
	.datab(\mux|data [27]),
	.datac(\mux|data [26]),
	.datad(\mux|data [25]),
	.cin(gnd),
	.combout(\seven_seg|_display1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_seg|_display1|WideOr1~0 .lut_mask = 16'h2382;
defparam \seven_seg|_display1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N16
cycloneive_lcell_comb \seven_seg|_display1|WideOr0~0 (
// Equation(s):
// \seven_seg|_display1|WideOr0~0_combout  = (\mux|data [24] & ((\mux|data [27]) # (\mux|data [26] $ (\mux|data [25])))) # (!\mux|data [24] & ((\mux|data [25]) # (\mux|data [27] $ (\mux|data [26]))))

	.dataa(\mux|data [24]),
	.datab(\mux|data [27]),
	.datac(\mux|data [26]),
	.datad(\mux|data [25]),
	.cin(gnd),
	.combout(\seven_seg|_display1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_seg|_display1|WideOr0~0 .lut_mask = 16'hDFBC;
defparam \seven_seg|_display1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N24
cycloneive_lcell_comb \mux|Mux31~0 (
// Equation(s):
// \mux|Mux31~0_combout  = (\process_control|game_score_select [0] & \access_control|FSM|Address [15])

	.dataa(gnd),
	.datab(\process_control|game_score_select [0]),
	.datac(\access_control|FSM|Address [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux|Mux31~0 .lut_mask = 16'hC0C0;
defparam \mux|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N2
cycloneive_lcell_comb \mux|data[31] (
// Equation(s):
// \mux|data [31] = (GLOBAL(\mux|Mux32~0clkctrl_outclk ) & ((\mux|Mux31~0_combout ))) # (!GLOBAL(\mux|Mux32~0clkctrl_outclk ) & (\mux|data [31]))

	.dataa(gnd),
	.datab(\mux|data [31]),
	.datac(\mux|Mux31~0_combout ),
	.datad(\mux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux|data [31]),
	.cout());
// synopsys translate_off
defparam \mux|data[31] .lut_mask = 16'hF0CC;
defparam \mux|data[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N14
cycloneive_lcell_comb \mux|Mux30~0 (
// Equation(s):
// \mux|Mux30~0_combout  = (\process_control|game_score_select [0] & \access_control|FSM|Address [14])

	.dataa(gnd),
	.datab(\process_control|game_score_select [0]),
	.datac(\access_control|FSM|Address [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux|Mux30~0 .lut_mask = 16'hC0C0;
defparam \mux|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N20
cycloneive_lcell_comb \mux|data[30] (
// Equation(s):
// \mux|data [30] = (GLOBAL(\mux|Mux32~0clkctrl_outclk ) & ((\mux|Mux30~0_combout ))) # (!GLOBAL(\mux|Mux32~0clkctrl_outclk ) & (\mux|data [30]))

	.dataa(gnd),
	.datab(\mux|data [30]),
	.datac(\mux|Mux30~0_combout ),
	.datad(\mux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux|data [30]),
	.cout());
// synopsys translate_off
defparam \mux|data[30] .lut_mask = 16'hF0CC;
defparam \mux|data[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N4
cycloneive_lcell_comb \mux|Mux29~0 (
// Equation(s):
// \mux|Mux29~0_combout  = (\process_control|game_score_select [0] & \access_control|FSM|Address [13])

	.dataa(gnd),
	.datab(\process_control|game_score_select [0]),
	.datac(\access_control|FSM|Address [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux|Mux29~0 .lut_mask = 16'hC0C0;
defparam \mux|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N26
cycloneive_lcell_comb \mux|data[29] (
// Equation(s):
// \mux|data [29] = (GLOBAL(\mux|Mux32~0clkctrl_outclk ) & ((\mux|Mux29~0_combout ))) # (!GLOBAL(\mux|Mux32~0clkctrl_outclk ) & (\mux|data [29]))

	.dataa(\mux|data [29]),
	.datab(gnd),
	.datac(\mux|Mux29~0_combout ),
	.datad(\mux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux|data [29]),
	.cout());
// synopsys translate_off
defparam \mux|data[29] .lut_mask = 16'hF0AA;
defparam \mux|data[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N30
cycloneive_lcell_comb \mux|Mux28~0 (
// Equation(s):
// \mux|Mux28~0_combout  = (\process_control|game_score_select [0] & \access_control|FSM|Address [12])

	.dataa(gnd),
	.datab(\process_control|game_score_select [0]),
	.datac(\access_control|FSM|Address [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux|Mux28~0 .lut_mask = 16'hC0C0;
defparam \mux|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N12
cycloneive_lcell_comb \mux|data[28] (
// Equation(s):
// \mux|data [28] = (GLOBAL(\mux|Mux32~0clkctrl_outclk ) & ((\mux|Mux28~0_combout ))) # (!GLOBAL(\mux|Mux32~0clkctrl_outclk ) & (\mux|data [28]))

	.dataa(\mux|data [28]),
	.datab(gnd),
	.datac(\mux|Mux28~0_combout ),
	.datad(\mux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux|data [28]),
	.cout());
// synopsys translate_off
defparam \mux|data[28] .lut_mask = 16'hF0AA;
defparam \mux|data[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N28
cycloneive_lcell_comb \seven_seg|_display0|WideOr6~0 (
// Equation(s):
// \seven_seg|_display0|WideOr6~0_combout  = (\mux|data [31] & (\mux|data [28] & (\mux|data [30] $ (\mux|data [29])))) # (!\mux|data [31] & (!\mux|data [29] & (\mux|data [30] $ (\mux|data [28]))))

	.dataa(\mux|data [31]),
	.datab(\mux|data [30]),
	.datac(\mux|data [29]),
	.datad(\mux|data [28]),
	.cin(gnd),
	.combout(\seven_seg|_display0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_seg|_display0|WideOr6~0 .lut_mask = 16'h2904;
defparam \seven_seg|_display0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N18
cycloneive_lcell_comb \seven_seg|_display0|WideOr5~0 (
// Equation(s):
// \seven_seg|_display0|WideOr5~0_combout  = (\mux|data [31] & ((\mux|data [28] & ((\mux|data [29]))) # (!\mux|data [28] & (\mux|data [30])))) # (!\mux|data [31] & (\mux|data [30] & (\mux|data [29] $ (\mux|data [28]))))

	.dataa(\mux|data [31]),
	.datab(\mux|data [30]),
	.datac(\mux|data [29]),
	.datad(\mux|data [28]),
	.cin(gnd),
	.combout(\seven_seg|_display0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_seg|_display0|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \seven_seg|_display0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N16
cycloneive_lcell_comb \seven_seg|_display0|WideOr4~0 (
// Equation(s):
// \seven_seg|_display0|WideOr4~0_combout  = (\mux|data [31] & (\mux|data [30] & ((\mux|data [29]) # (!\mux|data [28])))) # (!\mux|data [31] & (!\mux|data [30] & (\mux|data [29] & !\mux|data [28])))

	.dataa(\mux|data [31]),
	.datab(\mux|data [30]),
	.datac(\mux|data [29]),
	.datad(\mux|data [28]),
	.cin(gnd),
	.combout(\seven_seg|_display0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_seg|_display0|WideOr4~0 .lut_mask = 16'h8098;
defparam \seven_seg|_display0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N22
cycloneive_lcell_comb \seven_seg|_display0|WideOr3~0 (
// Equation(s):
// \seven_seg|_display0|WideOr3~0_combout  = (\mux|data [28] & ((\mux|data [30] $ (!\mux|data [29])))) # (!\mux|data [28] & ((\mux|data [31] & (!\mux|data [30] & \mux|data [29])) # (!\mux|data [31] & (\mux|data [30] & !\mux|data [29]))))

	.dataa(\mux|data [31]),
	.datab(\mux|data [30]),
	.datac(\mux|data [29]),
	.datad(\mux|data [28]),
	.cin(gnd),
	.combout(\seven_seg|_display0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_seg|_display0|WideOr3~0 .lut_mask = 16'hC324;
defparam \seven_seg|_display0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N8
cycloneive_lcell_comb \seven_seg|_display0|WideOr2~0 (
// Equation(s):
// \seven_seg|_display0|WideOr2~0_combout  = (\mux|data [29] & (!\mux|data [31] & ((\mux|data [28])))) # (!\mux|data [29] & ((\mux|data [30] & (!\mux|data [31])) # (!\mux|data [30] & ((\mux|data [28])))))

	.dataa(\mux|data [31]),
	.datab(\mux|data [30]),
	.datac(\mux|data [29]),
	.datad(\mux|data [28]),
	.cin(gnd),
	.combout(\seven_seg|_display0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_seg|_display0|WideOr2~0 .lut_mask = 16'h5704;
defparam \seven_seg|_display0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N10
cycloneive_lcell_comb \seven_seg|_display0|WideOr1~0 (
// Equation(s):
// \seven_seg|_display0|WideOr1~0_combout  = (\mux|data [30] & (\mux|data [28] & (\mux|data [31] $ (\mux|data [29])))) # (!\mux|data [30] & (!\mux|data [31] & ((\mux|data [29]) # (\mux|data [28]))))

	.dataa(\mux|data [31]),
	.datab(\mux|data [30]),
	.datac(\mux|data [29]),
	.datad(\mux|data [28]),
	.cin(gnd),
	.combout(\seven_seg|_display0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_seg|_display0|WideOr1~0 .lut_mask = 16'h5910;
defparam \seven_seg|_display0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N0
cycloneive_lcell_comb \seven_seg|_display0|WideOr0~0 (
// Equation(s):
// \seven_seg|_display0|WideOr0~0_combout  = (\mux|data [28] & ((\mux|data [31]) # (\mux|data [30] $ (\mux|data [29])))) # (!\mux|data [28] & ((\mux|data [29]) # (\mux|data [31] $ (\mux|data [30]))))

	.dataa(\mux|data [31]),
	.datab(\mux|data [30]),
	.datac(\mux|data [29]),
	.datad(\mux|data [28]),
	.cin(gnd),
	.combout(\seven_seg|_display0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_seg|_display0|WideOr0~0 .lut_mask = 16'hBEF6;
defparam \seven_seg|_display0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N0
cycloneive_lcell_comb \lcd_display|STATE~32 (
// Equation(s):
// \lcd_display|STATE~32_combout  = (\lcd_display|STATE.DROP_LCD_E~q  & \rst[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\lcd_display|STATE.DROP_LCD_E~q ),
	.datad(\rst[0]~input_o ),
	.cin(gnd),
	.combout(\lcd_display|STATE~32_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|STATE~32 .lut_mask = 16'hF000;
defparam \lcd_display|STATE~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y45_N12
cycloneive_lcell_comb \lcd_display|clk_count_400hz[0]~20 (
// Equation(s):
// \lcd_display|clk_count_400hz[0]~20_combout  = \lcd_display|clk_count_400hz [0] $ (VCC)
// \lcd_display|clk_count_400hz[0]~21  = CARRY(\lcd_display|clk_count_400hz [0])

	.dataa(\lcd_display|clk_count_400hz [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\lcd_display|clk_count_400hz[0]~20_combout ),
	.cout(\lcd_display|clk_count_400hz[0]~21 ));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[0]~20 .lut_mask = 16'h55AA;
defparam \lcd_display|clk_count_400hz[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y45_N10
cycloneive_lcell_comb \lcd_display|LessThan0~2 (
// Equation(s):
// \lcd_display|LessThan0~2_combout  = (\lcd_display|clk_count_400hz [3]) # ((\lcd_display|clk_count_400hz [2] & ((\lcd_display|clk_count_400hz [0]) # (\lcd_display|clk_count_400hz [1]))))

	.dataa(\lcd_display|clk_count_400hz [0]),
	.datab(\lcd_display|clk_count_400hz [2]),
	.datac(\lcd_display|clk_count_400hz [1]),
	.datad(\lcd_display|clk_count_400hz [3]),
	.cin(gnd),
	.combout(\lcd_display|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|LessThan0~2 .lut_mask = 16'hFFC8;
defparam \lcd_display|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y45_N4
cycloneive_lcell_comb \lcd_display|LessThan0~1 (
// Equation(s):
// \lcd_display|LessThan0~1_combout  = (\lcd_display|clk_count_400hz [9]) # ((\lcd_display|clk_count_400hz [8]) # ((\lcd_display|clk_count_400hz [7]) # (\lcd_display|clk_count_400hz [6])))

	.dataa(\lcd_display|clk_count_400hz [9]),
	.datab(\lcd_display|clk_count_400hz [8]),
	.datac(\lcd_display|clk_count_400hz [7]),
	.datad(\lcd_display|clk_count_400hz [6]),
	.cin(gnd),
	.combout(\lcd_display|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \lcd_display|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y45_N8
cycloneive_lcell_comb \lcd_display|LessThan0~3 (
// Equation(s):
// \lcd_display|LessThan0~3_combout  = (\lcd_display|LessThan0~1_combout ) # ((\lcd_display|clk_count_400hz [5] & ((\lcd_display|LessThan0~2_combout ) # (\lcd_display|clk_count_400hz [4]))))

	.dataa(\lcd_display|LessThan0~2_combout ),
	.datab(\lcd_display|LessThan0~1_combout ),
	.datac(\lcd_display|clk_count_400hz [5]),
	.datad(\lcd_display|clk_count_400hz [4]),
	.cin(gnd),
	.combout(\lcd_display|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|LessThan0~3 .lut_mask = 16'hFCEC;
defparam \lcd_display|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y44_N26
cycloneive_lcell_comb \lcd_display|LessThan0~0 (
// Equation(s):
// \lcd_display|LessThan0~0_combout  = (\lcd_display|clk_count_400hz [15] & (\lcd_display|clk_count_400hz [14] & (\lcd_display|clk_count_400hz [12] & \lcd_display|clk_count_400hz [13])))

	.dataa(\lcd_display|clk_count_400hz [15]),
	.datab(\lcd_display|clk_count_400hz [14]),
	.datac(\lcd_display|clk_count_400hz [12]),
	.datad(\lcd_display|clk_count_400hz [13]),
	.cin(gnd),
	.combout(\lcd_display|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|LessThan0~0 .lut_mask = 16'h8000;
defparam \lcd_display|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y44_N24
cycloneive_lcell_comb \lcd_display|LessThan0~4 (
// Equation(s):
// \lcd_display|LessThan0~4_combout  = (\lcd_display|LessThan0~0_combout  & ((\lcd_display|clk_count_400hz [11]) # ((\lcd_display|LessThan0~3_combout  & \lcd_display|clk_count_400hz [10]))))

	.dataa(\lcd_display|LessThan0~3_combout ),
	.datab(\lcd_display|clk_count_400hz [10]),
	.datac(\lcd_display|LessThan0~0_combout ),
	.datad(\lcd_display|clk_count_400hz [11]),
	.cin(gnd),
	.combout(\lcd_display|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|LessThan0~4 .lut_mask = 16'hF080;
defparam \lcd_display|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y44_N20
cycloneive_lcell_comb \lcd_display|clk_count_400hz[2]~46 (
// Equation(s):
// \lcd_display|clk_count_400hz[2]~46_combout  = ((\lcd_display|LessThan0~5_combout ) # (\lcd_display|LessThan0~4_combout )) # (!\rst[0]~input_o )

	.dataa(gnd),
	.datab(\rst[0]~input_o ),
	.datac(\lcd_display|LessThan0~5_combout ),
	.datad(\lcd_display|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\lcd_display|clk_count_400hz[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[2]~46 .lut_mask = 16'hFFF3;
defparam \lcd_display|clk_count_400hz[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y45_N13
dffeas \lcd_display|clk_count_400hz[0] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|clk_count_400hz[0]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_display|clk_count_400hz[2]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|clk_count_400hz [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[0] .is_wysiwyg = "true";
defparam \lcd_display|clk_count_400hz[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y45_N14
cycloneive_lcell_comb \lcd_display|clk_count_400hz[1]~22 (
// Equation(s):
// \lcd_display|clk_count_400hz[1]~22_combout  = (\lcd_display|clk_count_400hz [1] & (!\lcd_display|clk_count_400hz[0]~21 )) # (!\lcd_display|clk_count_400hz [1] & ((\lcd_display|clk_count_400hz[0]~21 ) # (GND)))
// \lcd_display|clk_count_400hz[1]~23  = CARRY((!\lcd_display|clk_count_400hz[0]~21 ) # (!\lcd_display|clk_count_400hz [1]))

	.dataa(gnd),
	.datab(\lcd_display|clk_count_400hz [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_display|clk_count_400hz[0]~21 ),
	.combout(\lcd_display|clk_count_400hz[1]~22_combout ),
	.cout(\lcd_display|clk_count_400hz[1]~23 ));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[1]~22 .lut_mask = 16'h3C3F;
defparam \lcd_display|clk_count_400hz[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y45_N15
dffeas \lcd_display|clk_count_400hz[1] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|clk_count_400hz[1]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_display|clk_count_400hz[2]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|clk_count_400hz [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[1] .is_wysiwyg = "true";
defparam \lcd_display|clk_count_400hz[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y45_N16
cycloneive_lcell_comb \lcd_display|clk_count_400hz[2]~24 (
// Equation(s):
// \lcd_display|clk_count_400hz[2]~24_combout  = (\lcd_display|clk_count_400hz [2] & (\lcd_display|clk_count_400hz[1]~23  $ (GND))) # (!\lcd_display|clk_count_400hz [2] & (!\lcd_display|clk_count_400hz[1]~23  & VCC))
// \lcd_display|clk_count_400hz[2]~25  = CARRY((\lcd_display|clk_count_400hz [2] & !\lcd_display|clk_count_400hz[1]~23 ))

	.dataa(gnd),
	.datab(\lcd_display|clk_count_400hz [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_display|clk_count_400hz[1]~23 ),
	.combout(\lcd_display|clk_count_400hz[2]~24_combout ),
	.cout(\lcd_display|clk_count_400hz[2]~25 ));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[2]~24 .lut_mask = 16'hC30C;
defparam \lcd_display|clk_count_400hz[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y45_N17
dffeas \lcd_display|clk_count_400hz[2] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|clk_count_400hz[2]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_display|clk_count_400hz[2]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|clk_count_400hz [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[2] .is_wysiwyg = "true";
defparam \lcd_display|clk_count_400hz[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y45_N18
cycloneive_lcell_comb \lcd_display|clk_count_400hz[3]~26 (
// Equation(s):
// \lcd_display|clk_count_400hz[3]~26_combout  = (\lcd_display|clk_count_400hz [3] & (!\lcd_display|clk_count_400hz[2]~25 )) # (!\lcd_display|clk_count_400hz [3] & ((\lcd_display|clk_count_400hz[2]~25 ) # (GND)))
// \lcd_display|clk_count_400hz[3]~27  = CARRY((!\lcd_display|clk_count_400hz[2]~25 ) # (!\lcd_display|clk_count_400hz [3]))

	.dataa(gnd),
	.datab(\lcd_display|clk_count_400hz [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_display|clk_count_400hz[2]~25 ),
	.combout(\lcd_display|clk_count_400hz[3]~26_combout ),
	.cout(\lcd_display|clk_count_400hz[3]~27 ));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[3]~26 .lut_mask = 16'h3C3F;
defparam \lcd_display|clk_count_400hz[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y45_N19
dffeas \lcd_display|clk_count_400hz[3] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|clk_count_400hz[3]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_display|clk_count_400hz[2]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|clk_count_400hz [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[3] .is_wysiwyg = "true";
defparam \lcd_display|clk_count_400hz[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y45_N20
cycloneive_lcell_comb \lcd_display|clk_count_400hz[4]~28 (
// Equation(s):
// \lcd_display|clk_count_400hz[4]~28_combout  = (\lcd_display|clk_count_400hz [4] & (\lcd_display|clk_count_400hz[3]~27  $ (GND))) # (!\lcd_display|clk_count_400hz [4] & (!\lcd_display|clk_count_400hz[3]~27  & VCC))
// \lcd_display|clk_count_400hz[4]~29  = CARRY((\lcd_display|clk_count_400hz [4] & !\lcd_display|clk_count_400hz[3]~27 ))

	.dataa(gnd),
	.datab(\lcd_display|clk_count_400hz [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_display|clk_count_400hz[3]~27 ),
	.combout(\lcd_display|clk_count_400hz[4]~28_combout ),
	.cout(\lcd_display|clk_count_400hz[4]~29 ));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[4]~28 .lut_mask = 16'hC30C;
defparam \lcd_display|clk_count_400hz[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y45_N21
dffeas \lcd_display|clk_count_400hz[4] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|clk_count_400hz[4]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_display|clk_count_400hz[2]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|clk_count_400hz [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[4] .is_wysiwyg = "true";
defparam \lcd_display|clk_count_400hz[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y45_N22
cycloneive_lcell_comb \lcd_display|clk_count_400hz[5]~30 (
// Equation(s):
// \lcd_display|clk_count_400hz[5]~30_combout  = (\lcd_display|clk_count_400hz [5] & (!\lcd_display|clk_count_400hz[4]~29 )) # (!\lcd_display|clk_count_400hz [5] & ((\lcd_display|clk_count_400hz[4]~29 ) # (GND)))
// \lcd_display|clk_count_400hz[5]~31  = CARRY((!\lcd_display|clk_count_400hz[4]~29 ) # (!\lcd_display|clk_count_400hz [5]))

	.dataa(\lcd_display|clk_count_400hz [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_display|clk_count_400hz[4]~29 ),
	.combout(\lcd_display|clk_count_400hz[5]~30_combout ),
	.cout(\lcd_display|clk_count_400hz[5]~31 ));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[5]~30 .lut_mask = 16'h5A5F;
defparam \lcd_display|clk_count_400hz[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y45_N23
dffeas \lcd_display|clk_count_400hz[5] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|clk_count_400hz[5]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_display|clk_count_400hz[2]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|clk_count_400hz [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[5] .is_wysiwyg = "true";
defparam \lcd_display|clk_count_400hz[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y45_N24
cycloneive_lcell_comb \lcd_display|clk_count_400hz[6]~32 (
// Equation(s):
// \lcd_display|clk_count_400hz[6]~32_combout  = (\lcd_display|clk_count_400hz [6] & (\lcd_display|clk_count_400hz[5]~31  $ (GND))) # (!\lcd_display|clk_count_400hz [6] & (!\lcd_display|clk_count_400hz[5]~31  & VCC))
// \lcd_display|clk_count_400hz[6]~33  = CARRY((\lcd_display|clk_count_400hz [6] & !\lcd_display|clk_count_400hz[5]~31 ))

	.dataa(gnd),
	.datab(\lcd_display|clk_count_400hz [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_display|clk_count_400hz[5]~31 ),
	.combout(\lcd_display|clk_count_400hz[6]~32_combout ),
	.cout(\lcd_display|clk_count_400hz[6]~33 ));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[6]~32 .lut_mask = 16'hC30C;
defparam \lcd_display|clk_count_400hz[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y45_N25
dffeas \lcd_display|clk_count_400hz[6] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|clk_count_400hz[6]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_display|clk_count_400hz[2]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|clk_count_400hz [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[6] .is_wysiwyg = "true";
defparam \lcd_display|clk_count_400hz[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y45_N26
cycloneive_lcell_comb \lcd_display|clk_count_400hz[7]~34 (
// Equation(s):
// \lcd_display|clk_count_400hz[7]~34_combout  = (\lcd_display|clk_count_400hz [7] & (!\lcd_display|clk_count_400hz[6]~33 )) # (!\lcd_display|clk_count_400hz [7] & ((\lcd_display|clk_count_400hz[6]~33 ) # (GND)))
// \lcd_display|clk_count_400hz[7]~35  = CARRY((!\lcd_display|clk_count_400hz[6]~33 ) # (!\lcd_display|clk_count_400hz [7]))

	.dataa(\lcd_display|clk_count_400hz [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_display|clk_count_400hz[6]~33 ),
	.combout(\lcd_display|clk_count_400hz[7]~34_combout ),
	.cout(\lcd_display|clk_count_400hz[7]~35 ));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[7]~34 .lut_mask = 16'h5A5F;
defparam \lcd_display|clk_count_400hz[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y45_N27
dffeas \lcd_display|clk_count_400hz[7] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|clk_count_400hz[7]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_display|clk_count_400hz[2]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|clk_count_400hz [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[7] .is_wysiwyg = "true";
defparam \lcd_display|clk_count_400hz[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y45_N28
cycloneive_lcell_comb \lcd_display|clk_count_400hz[8]~36 (
// Equation(s):
// \lcd_display|clk_count_400hz[8]~36_combout  = (\lcd_display|clk_count_400hz [8] & (\lcd_display|clk_count_400hz[7]~35  $ (GND))) # (!\lcd_display|clk_count_400hz [8] & (!\lcd_display|clk_count_400hz[7]~35  & VCC))
// \lcd_display|clk_count_400hz[8]~37  = CARRY((\lcd_display|clk_count_400hz [8] & !\lcd_display|clk_count_400hz[7]~35 ))

	.dataa(gnd),
	.datab(\lcd_display|clk_count_400hz [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_display|clk_count_400hz[7]~35 ),
	.combout(\lcd_display|clk_count_400hz[8]~36_combout ),
	.cout(\lcd_display|clk_count_400hz[8]~37 ));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[8]~36 .lut_mask = 16'hC30C;
defparam \lcd_display|clk_count_400hz[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y45_N29
dffeas \lcd_display|clk_count_400hz[8] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|clk_count_400hz[8]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_display|clk_count_400hz[2]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|clk_count_400hz [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[8] .is_wysiwyg = "true";
defparam \lcd_display|clk_count_400hz[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y45_N30
cycloneive_lcell_comb \lcd_display|clk_count_400hz[9]~38 (
// Equation(s):
// \lcd_display|clk_count_400hz[9]~38_combout  = (\lcd_display|clk_count_400hz [9] & (!\lcd_display|clk_count_400hz[8]~37 )) # (!\lcd_display|clk_count_400hz [9] & ((\lcd_display|clk_count_400hz[8]~37 ) # (GND)))
// \lcd_display|clk_count_400hz[9]~39  = CARRY((!\lcd_display|clk_count_400hz[8]~37 ) # (!\lcd_display|clk_count_400hz [9]))

	.dataa(\lcd_display|clk_count_400hz [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_display|clk_count_400hz[8]~37 ),
	.combout(\lcd_display|clk_count_400hz[9]~38_combout ),
	.cout(\lcd_display|clk_count_400hz[9]~39 ));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[9]~38 .lut_mask = 16'h5A5F;
defparam \lcd_display|clk_count_400hz[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y45_N31
dffeas \lcd_display|clk_count_400hz[9] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|clk_count_400hz[9]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_display|clk_count_400hz[2]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|clk_count_400hz [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[9] .is_wysiwyg = "true";
defparam \lcd_display|clk_count_400hz[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y44_N0
cycloneive_lcell_comb \lcd_display|clk_count_400hz[10]~40 (
// Equation(s):
// \lcd_display|clk_count_400hz[10]~40_combout  = (\lcd_display|clk_count_400hz [10] & (\lcd_display|clk_count_400hz[9]~39  $ (GND))) # (!\lcd_display|clk_count_400hz [10] & (!\lcd_display|clk_count_400hz[9]~39  & VCC))
// \lcd_display|clk_count_400hz[10]~41  = CARRY((\lcd_display|clk_count_400hz [10] & !\lcd_display|clk_count_400hz[9]~39 ))

	.dataa(gnd),
	.datab(\lcd_display|clk_count_400hz [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_display|clk_count_400hz[9]~39 ),
	.combout(\lcd_display|clk_count_400hz[10]~40_combout ),
	.cout(\lcd_display|clk_count_400hz[10]~41 ));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[10]~40 .lut_mask = 16'hC30C;
defparam \lcd_display|clk_count_400hz[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y44_N1
dffeas \lcd_display|clk_count_400hz[10] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|clk_count_400hz[10]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_display|clk_count_400hz[2]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|clk_count_400hz [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[10] .is_wysiwyg = "true";
defparam \lcd_display|clk_count_400hz[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y44_N2
cycloneive_lcell_comb \lcd_display|clk_count_400hz[11]~42 (
// Equation(s):
// \lcd_display|clk_count_400hz[11]~42_combout  = (\lcd_display|clk_count_400hz [11] & (!\lcd_display|clk_count_400hz[10]~41 )) # (!\lcd_display|clk_count_400hz [11] & ((\lcd_display|clk_count_400hz[10]~41 ) # (GND)))
// \lcd_display|clk_count_400hz[11]~43  = CARRY((!\lcd_display|clk_count_400hz[10]~41 ) # (!\lcd_display|clk_count_400hz [11]))

	.dataa(gnd),
	.datab(\lcd_display|clk_count_400hz [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_display|clk_count_400hz[10]~41 ),
	.combout(\lcd_display|clk_count_400hz[11]~42_combout ),
	.cout(\lcd_display|clk_count_400hz[11]~43 ));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[11]~42 .lut_mask = 16'h3C3F;
defparam \lcd_display|clk_count_400hz[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y44_N3
dffeas \lcd_display|clk_count_400hz[11] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|clk_count_400hz[11]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_display|clk_count_400hz[2]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|clk_count_400hz [11]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[11] .is_wysiwyg = "true";
defparam \lcd_display|clk_count_400hz[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y44_N4
cycloneive_lcell_comb \lcd_display|clk_count_400hz[12]~44 (
// Equation(s):
// \lcd_display|clk_count_400hz[12]~44_combout  = (\lcd_display|clk_count_400hz [12] & (\lcd_display|clk_count_400hz[11]~43  $ (GND))) # (!\lcd_display|clk_count_400hz [12] & (!\lcd_display|clk_count_400hz[11]~43  & VCC))
// \lcd_display|clk_count_400hz[12]~45  = CARRY((\lcd_display|clk_count_400hz [12] & !\lcd_display|clk_count_400hz[11]~43 ))

	.dataa(gnd),
	.datab(\lcd_display|clk_count_400hz [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_display|clk_count_400hz[11]~43 ),
	.combout(\lcd_display|clk_count_400hz[12]~44_combout ),
	.cout(\lcd_display|clk_count_400hz[12]~45 ));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[12]~44 .lut_mask = 16'hC30C;
defparam \lcd_display|clk_count_400hz[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y44_N5
dffeas \lcd_display|clk_count_400hz[12] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|clk_count_400hz[12]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_display|clk_count_400hz[2]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|clk_count_400hz [12]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[12] .is_wysiwyg = "true";
defparam \lcd_display|clk_count_400hz[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y44_N6
cycloneive_lcell_comb \lcd_display|clk_count_400hz[13]~47 (
// Equation(s):
// \lcd_display|clk_count_400hz[13]~47_combout  = (\lcd_display|clk_count_400hz [13] & (!\lcd_display|clk_count_400hz[12]~45 )) # (!\lcd_display|clk_count_400hz [13] & ((\lcd_display|clk_count_400hz[12]~45 ) # (GND)))
// \lcd_display|clk_count_400hz[13]~48  = CARRY((!\lcd_display|clk_count_400hz[12]~45 ) # (!\lcd_display|clk_count_400hz [13]))

	.dataa(\lcd_display|clk_count_400hz [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_display|clk_count_400hz[12]~45 ),
	.combout(\lcd_display|clk_count_400hz[13]~47_combout ),
	.cout(\lcd_display|clk_count_400hz[13]~48 ));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[13]~47 .lut_mask = 16'h5A5F;
defparam \lcd_display|clk_count_400hz[13]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y44_N7
dffeas \lcd_display|clk_count_400hz[13] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|clk_count_400hz[13]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_display|clk_count_400hz[2]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|clk_count_400hz [13]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[13] .is_wysiwyg = "true";
defparam \lcd_display|clk_count_400hz[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y44_N8
cycloneive_lcell_comb \lcd_display|clk_count_400hz[14]~49 (
// Equation(s):
// \lcd_display|clk_count_400hz[14]~49_combout  = (\lcd_display|clk_count_400hz [14] & (\lcd_display|clk_count_400hz[13]~48  $ (GND))) # (!\lcd_display|clk_count_400hz [14] & (!\lcd_display|clk_count_400hz[13]~48  & VCC))
// \lcd_display|clk_count_400hz[14]~50  = CARRY((\lcd_display|clk_count_400hz [14] & !\lcd_display|clk_count_400hz[13]~48 ))

	.dataa(gnd),
	.datab(\lcd_display|clk_count_400hz [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_display|clk_count_400hz[13]~48 ),
	.combout(\lcd_display|clk_count_400hz[14]~49_combout ),
	.cout(\lcd_display|clk_count_400hz[14]~50 ));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[14]~49 .lut_mask = 16'hC30C;
defparam \lcd_display|clk_count_400hz[14]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y44_N9
dffeas \lcd_display|clk_count_400hz[14] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|clk_count_400hz[14]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_display|clk_count_400hz[2]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|clk_count_400hz [14]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[14] .is_wysiwyg = "true";
defparam \lcd_display|clk_count_400hz[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y44_N10
cycloneive_lcell_comb \lcd_display|clk_count_400hz[15]~51 (
// Equation(s):
// \lcd_display|clk_count_400hz[15]~51_combout  = (\lcd_display|clk_count_400hz [15] & (!\lcd_display|clk_count_400hz[14]~50 )) # (!\lcd_display|clk_count_400hz [15] & ((\lcd_display|clk_count_400hz[14]~50 ) # (GND)))
// \lcd_display|clk_count_400hz[15]~52  = CARRY((!\lcd_display|clk_count_400hz[14]~50 ) # (!\lcd_display|clk_count_400hz [15]))

	.dataa(\lcd_display|clk_count_400hz [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_display|clk_count_400hz[14]~50 ),
	.combout(\lcd_display|clk_count_400hz[15]~51_combout ),
	.cout(\lcd_display|clk_count_400hz[15]~52 ));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[15]~51 .lut_mask = 16'h5A5F;
defparam \lcd_display|clk_count_400hz[15]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y44_N11
dffeas \lcd_display|clk_count_400hz[15] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|clk_count_400hz[15]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_display|clk_count_400hz[2]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|clk_count_400hz [15]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[15] .is_wysiwyg = "true";
defparam \lcd_display|clk_count_400hz[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y44_N12
cycloneive_lcell_comb \lcd_display|clk_count_400hz[16]~53 (
// Equation(s):
// \lcd_display|clk_count_400hz[16]~53_combout  = (\lcd_display|clk_count_400hz [16] & (\lcd_display|clk_count_400hz[15]~52  $ (GND))) # (!\lcd_display|clk_count_400hz [16] & (!\lcd_display|clk_count_400hz[15]~52  & VCC))
// \lcd_display|clk_count_400hz[16]~54  = CARRY((\lcd_display|clk_count_400hz [16] & !\lcd_display|clk_count_400hz[15]~52 ))

	.dataa(\lcd_display|clk_count_400hz [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_display|clk_count_400hz[15]~52 ),
	.combout(\lcd_display|clk_count_400hz[16]~53_combout ),
	.cout(\lcd_display|clk_count_400hz[16]~54 ));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[16]~53 .lut_mask = 16'hA50A;
defparam \lcd_display|clk_count_400hz[16]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y44_N13
dffeas \lcd_display|clk_count_400hz[16] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|clk_count_400hz[16]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_display|clk_count_400hz[2]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|clk_count_400hz [16]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[16] .is_wysiwyg = "true";
defparam \lcd_display|clk_count_400hz[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y44_N14
cycloneive_lcell_comb \lcd_display|clk_count_400hz[17]~55 (
// Equation(s):
// \lcd_display|clk_count_400hz[17]~55_combout  = (\lcd_display|clk_count_400hz [17] & (!\lcd_display|clk_count_400hz[16]~54 )) # (!\lcd_display|clk_count_400hz [17] & ((\lcd_display|clk_count_400hz[16]~54 ) # (GND)))
// \lcd_display|clk_count_400hz[17]~56  = CARRY((!\lcd_display|clk_count_400hz[16]~54 ) # (!\lcd_display|clk_count_400hz [17]))

	.dataa(gnd),
	.datab(\lcd_display|clk_count_400hz [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_display|clk_count_400hz[16]~54 ),
	.combout(\lcd_display|clk_count_400hz[17]~55_combout ),
	.cout(\lcd_display|clk_count_400hz[17]~56 ));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[17]~55 .lut_mask = 16'h3C3F;
defparam \lcd_display|clk_count_400hz[17]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y44_N15
dffeas \lcd_display|clk_count_400hz[17] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|clk_count_400hz[17]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_display|clk_count_400hz[2]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|clk_count_400hz [17]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[17] .is_wysiwyg = "true";
defparam \lcd_display|clk_count_400hz[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y44_N16
cycloneive_lcell_comb \lcd_display|clk_count_400hz[18]~57 (
// Equation(s):
// \lcd_display|clk_count_400hz[18]~57_combout  = (\lcd_display|clk_count_400hz [18] & (\lcd_display|clk_count_400hz[17]~56  $ (GND))) # (!\lcd_display|clk_count_400hz [18] & (!\lcd_display|clk_count_400hz[17]~56  & VCC))
// \lcd_display|clk_count_400hz[18]~58  = CARRY((\lcd_display|clk_count_400hz [18] & !\lcd_display|clk_count_400hz[17]~56 ))

	.dataa(gnd),
	.datab(\lcd_display|clk_count_400hz [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_display|clk_count_400hz[17]~56 ),
	.combout(\lcd_display|clk_count_400hz[18]~57_combout ),
	.cout(\lcd_display|clk_count_400hz[18]~58 ));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[18]~57 .lut_mask = 16'hC30C;
defparam \lcd_display|clk_count_400hz[18]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y44_N17
dffeas \lcd_display|clk_count_400hz[18] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|clk_count_400hz[18]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_display|clk_count_400hz[2]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|clk_count_400hz [18]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[18] .is_wysiwyg = "true";
defparam \lcd_display|clk_count_400hz[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y44_N18
cycloneive_lcell_comb \lcd_display|clk_count_400hz[19]~59 (
// Equation(s):
// \lcd_display|clk_count_400hz[19]~59_combout  = \lcd_display|clk_count_400hz[18]~58  $ (\lcd_display|clk_count_400hz [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lcd_display|clk_count_400hz [19]),
	.cin(\lcd_display|clk_count_400hz[18]~58 ),
	.combout(\lcd_display|clk_count_400hz[19]~59_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[19]~59 .lut_mask = 16'h0FF0;
defparam \lcd_display|clk_count_400hz[19]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y44_N19
dffeas \lcd_display|clk_count_400hz[19] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|clk_count_400hz[19]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\lcd_display|clk_count_400hz[2]~46_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|clk_count_400hz [19]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|clk_count_400hz[19] .is_wysiwyg = "true";
defparam \lcd_display|clk_count_400hz[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y44_N22
cycloneive_lcell_comb \lcd_display|LessThan0~5 (
// Equation(s):
// \lcd_display|LessThan0~5_combout  = (\lcd_display|clk_count_400hz [16]) # ((\lcd_display|clk_count_400hz [19]) # ((\lcd_display|clk_count_400hz [17]) # (\lcd_display|clk_count_400hz [18])))

	.dataa(\lcd_display|clk_count_400hz [16]),
	.datab(\lcd_display|clk_count_400hz [19]),
	.datac(\lcd_display|clk_count_400hz [17]),
	.datad(\lcd_display|clk_count_400hz [18]),
	.cin(gnd),
	.combout(\lcd_display|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|LessThan0~5 .lut_mask = 16'hFFFE;
defparam \lcd_display|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y44_N28
cycloneive_lcell_comb \lcd_display|clk_400hz_enable~0 (
// Equation(s):
// \lcd_display|clk_400hz_enable~0_combout  = (\rst[0]~input_o  & ((\lcd_display|LessThan0~5_combout ) # (\lcd_display|LessThan0~4_combout )))

	.dataa(gnd),
	.datab(\rst[0]~input_o ),
	.datac(\lcd_display|LessThan0~5_combout ),
	.datad(\lcd_display|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\lcd_display|clk_400hz_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|clk_400hz_enable~0 .lut_mask = 16'hCCC0;
defparam \lcd_display|clk_400hz_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y44_N29
dffeas \lcd_display|clk_400hz_enable (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|clk_400hz_enable~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|clk_400hz_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|clk_400hz_enable .is_wysiwyg = "true";
defparam \lcd_display|clk_400hz_enable .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y44_N2
cycloneive_lcell_comb \lcd_display|NXT_CMD.RETURN~0 (
// Equation(s):
// \lcd_display|NXT_CMD.RETURN~0_combout  = (\lcd_display|clk_400hz_enable~q ) # (!\rst[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst[0]~input_o ),
	.datad(\lcd_display|clk_400hz_enable~q ),
	.cin(gnd),
	.combout(\lcd_display|NXT_CMD.RETURN~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|NXT_CMD.RETURN~0 .lut_mask = 16'hFF0F;
defparam \lcd_display|NXT_CMD.RETURN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y44_N1
dffeas \lcd_display|STATE.HOLD (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|STATE~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd_display|NXT_CMD.RETURN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|STATE.HOLD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|STATE.HOLD .is_wysiwyg = "true";
defparam \lcd_display|STATE.HOLD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y45_N14
cycloneive_lcell_comb \lcd_display|STATE~31 (
// Equation(s):
// \lcd_display|STATE~31_combout  = (\rst[0]~input_o  & (!\lcd_display|STATE.DROP_LCD_E~q  & !\lcd_display|STATE.HOLD~q ))

	.dataa(\rst[0]~input_o ),
	.datab(gnd),
	.datac(\lcd_display|STATE.DROP_LCD_E~q ),
	.datad(\lcd_display|STATE.HOLD~q ),
	.cin(gnd),
	.combout(\lcd_display|STATE~31_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|STATE~31 .lut_mask = 16'h000A;
defparam \lcd_display|STATE~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y45_N15
dffeas \lcd_display|STATE.DROP_LCD_E (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|STATE~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd_display|NXT_CMD.RETURN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|STATE.DROP_LCD_E~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|STATE.DROP_LCD_E .is_wysiwyg = "true";
defparam \lcd_display|STATE.DROP_LCD_E .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y44_N14
cycloneive_lcell_comb \lcd_display|char_count[0]~5 (
// Equation(s):
// \lcd_display|char_count[0]~5_combout  = \lcd_display|char_count [0] $ (VCC)
// \lcd_display|char_count[0]~6  = CARRY(\lcd_display|char_count [0])

	.dataa(\lcd_display|char_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\lcd_display|char_count[0]~5_combout ),
	.cout(\lcd_display|char_count[0]~6 ));
// synopsys translate_off
defparam \lcd_display|char_count[0]~5 .lut_mask = 16'h55AA;
defparam \lcd_display|char_count[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y44_N28
cycloneive_lcell_comb \lcd_display|STATE.0000~feeder (
// Equation(s):
// \lcd_display|STATE.0000~feeder_combout  = \rst[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst[0]~input_o ),
	.cin(gnd),
	.combout(\lcd_display|STATE.0000~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|STATE.0000~feeder .lut_mask = 16'hFF00;
defparam \lcd_display|STATE.0000~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y44_N29
dffeas \lcd_display|STATE.0000 (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|STATE.0000~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd_display|NXT_CMD.RETURN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|STATE.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|STATE.0000 .is_wysiwyg = "true";
defparam \lcd_display|STATE.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y44_N26
cycloneive_lcell_comb \lcd_display|Selector14~0 (
// Equation(s):
// \lcd_display|Selector14~0_combout  = (\lcd_display|char_count [0] & \lcd_display|STATE.0000~q )

	.dataa(\lcd_display|char_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\lcd_display|STATE.0000~q ),
	.cin(gnd),
	.combout(\lcd_display|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Selector14~0 .lut_mask = 16'hAA00;
defparam \lcd_display|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y44_N12
cycloneive_lcell_comb \lcd_display|STATE~34 (
// Equation(s):
// \lcd_display|STATE~34_combout  = (\rst[0]~input_o  & \lcd_display|clk_400hz_enable~q )

	.dataa(gnd),
	.datab(\rst[0]~input_o ),
	.datac(gnd),
	.datad(\lcd_display|clk_400hz_enable~q ),
	.cin(gnd),
	.combout(\lcd_display|STATE~34_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|STATE~34 .lut_mask = 16'hCC00;
defparam \lcd_display|STATE~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y44_N15
dffeas \lcd_display|char_count[0] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|char_count[0]~5_combout ),
	.asdata(\lcd_display|Selector14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lcd_display|STATE.PRINT_STRING~q ),
	.ena(\lcd_display|STATE~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|char_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|char_count[0] .is_wysiwyg = "true";
defparam \lcd_display|char_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y44_N16
cycloneive_lcell_comb \lcd_display|char_count[1]~7 (
// Equation(s):
// \lcd_display|char_count[1]~7_combout  = (\lcd_display|char_count [1] & (!\lcd_display|char_count[0]~6 )) # (!\lcd_display|char_count [1] & ((\lcd_display|char_count[0]~6 ) # (GND)))
// \lcd_display|char_count[1]~8  = CARRY((!\lcd_display|char_count[0]~6 ) # (!\lcd_display|char_count [1]))

	.dataa(gnd),
	.datab(\lcd_display|char_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_display|char_count[0]~6 ),
	.combout(\lcd_display|char_count[1]~7_combout ),
	.cout(\lcd_display|char_count[1]~8 ));
// synopsys translate_off
defparam \lcd_display|char_count[1]~7 .lut_mask = 16'h3C3F;
defparam \lcd_display|char_count[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y44_N30
cycloneive_lcell_comb \lcd_display|Selector13~0 (
// Equation(s):
// \lcd_display|Selector13~0_combout  = (\lcd_display|char_count [1] & \lcd_display|STATE.0000~q )

	.dataa(gnd),
	.datab(\lcd_display|char_count [1]),
	.datac(gnd),
	.datad(\lcd_display|STATE.0000~q ),
	.cin(gnd),
	.combout(\lcd_display|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Selector13~0 .lut_mask = 16'hCC00;
defparam \lcd_display|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y44_N17
dffeas \lcd_display|char_count[1] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|char_count[1]~7_combout ),
	.asdata(\lcd_display|Selector13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lcd_display|STATE.PRINT_STRING~q ),
	.ena(\lcd_display|STATE~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|char_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|char_count[1] .is_wysiwyg = "true";
defparam \lcd_display|char_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y44_N18
cycloneive_lcell_comb \lcd_display|char_count[2]~9 (
// Equation(s):
// \lcd_display|char_count[2]~9_combout  = (\lcd_display|char_count [2] & (\lcd_display|char_count[1]~8  $ (GND))) # (!\lcd_display|char_count [2] & (!\lcd_display|char_count[1]~8  & VCC))
// \lcd_display|char_count[2]~10  = CARRY((\lcd_display|char_count [2] & !\lcd_display|char_count[1]~8 ))

	.dataa(gnd),
	.datab(\lcd_display|char_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_display|char_count[1]~8 ),
	.combout(\lcd_display|char_count[2]~9_combout ),
	.cout(\lcd_display|char_count[2]~10 ));
// synopsys translate_off
defparam \lcd_display|char_count[2]~9 .lut_mask = 16'hC30C;
defparam \lcd_display|char_count[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y44_N8
cycloneive_lcell_comb \lcd_display|Selector12~0 (
// Equation(s):
// \lcd_display|Selector12~0_combout  = (\lcd_display|char_count [2] & \lcd_display|STATE.0000~q )

	.dataa(gnd),
	.datab(\lcd_display|char_count [2]),
	.datac(gnd),
	.datad(\lcd_display|STATE.0000~q ),
	.cin(gnd),
	.combout(\lcd_display|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Selector12~0 .lut_mask = 16'hCC00;
defparam \lcd_display|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y44_N19
dffeas \lcd_display|char_count[2] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|char_count[2]~9_combout ),
	.asdata(\lcd_display|Selector12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lcd_display|STATE.PRINT_STRING~q ),
	.ena(\lcd_display|STATE~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|char_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|char_count[2] .is_wysiwyg = "true";
defparam \lcd_display|char_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y44_N20
cycloneive_lcell_comb \lcd_display|char_count[3]~11 (
// Equation(s):
// \lcd_display|char_count[3]~11_combout  = (\lcd_display|char_count [3] & (!\lcd_display|char_count[2]~10 )) # (!\lcd_display|char_count [3] & ((\lcd_display|char_count[2]~10 ) # (GND)))
// \lcd_display|char_count[3]~12  = CARRY((!\lcd_display|char_count[2]~10 ) # (!\lcd_display|char_count [3]))

	.dataa(gnd),
	.datab(\lcd_display|char_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lcd_display|char_count[2]~10 ),
	.combout(\lcd_display|char_count[3]~11_combout ),
	.cout(\lcd_display|char_count[3]~12 ));
// synopsys translate_off
defparam \lcd_display|char_count[3]~11 .lut_mask = 16'h3C3F;
defparam \lcd_display|char_count[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y44_N10
cycloneive_lcell_comb \lcd_display|Selector11~0 (
// Equation(s):
// \lcd_display|Selector11~0_combout  = (\lcd_display|char_count [3] & \lcd_display|STATE.0000~q )

	.dataa(gnd),
	.datab(\lcd_display|char_count [3]),
	.datac(gnd),
	.datad(\lcd_display|STATE.0000~q ),
	.cin(gnd),
	.combout(\lcd_display|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Selector11~0 .lut_mask = 16'hCC00;
defparam \lcd_display|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y44_N21
dffeas \lcd_display|char_count[3] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|char_count[3]~11_combout ),
	.asdata(\lcd_display|Selector11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lcd_display|STATE.PRINT_STRING~q ),
	.ena(\lcd_display|STATE~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|char_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|char_count[3] .is_wysiwyg = "true";
defparam \lcd_display|char_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y44_N22
cycloneive_lcell_comb \lcd_display|char_count[4]~13 (
// Equation(s):
// \lcd_display|char_count[4]~13_combout  = \lcd_display|char_count[3]~12  $ (!\lcd_display|char_count [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lcd_display|char_count [4]),
	.cin(\lcd_display|char_count[3]~12 ),
	.combout(\lcd_display|char_count[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|char_count[4]~13 .lut_mask = 16'hF00F;
defparam \lcd_display|char_count[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y44_N4
cycloneive_lcell_comb \lcd_display|Selector10~0 (
// Equation(s):
// \lcd_display|Selector10~0_combout  = (\lcd_display|char_count [4] & \lcd_display|STATE.0000~q )

	.dataa(gnd),
	.datab(\lcd_display|char_count [4]),
	.datac(gnd),
	.datad(\lcd_display|STATE.0000~q ),
	.cin(gnd),
	.combout(\lcd_display|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Selector10~0 .lut_mask = 16'hCC00;
defparam \lcd_display|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y44_N23
dffeas \lcd_display|char_count[4] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|char_count[4]~13_combout ),
	.asdata(\lcd_display|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lcd_display|STATE.PRINT_STRING~q ),
	.ena(\lcd_display|STATE~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|char_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|char_count[4] .is_wysiwyg = "true";
defparam \lcd_display|char_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y45_N4
cycloneive_lcell_comb \lcd_display|Selector22~0 (
// Equation(s):
// \lcd_display|Selector22~0_combout  = (\lcd_display|NXT_CMD.LINE2~q  & ((\lcd_display|STATE.HOLD~q ) # (\lcd_display|STATE.DROP_LCD_E~q )))

	.dataa(\lcd_display|NXT_CMD.LINE2~q ),
	.datab(\lcd_display|STATE.HOLD~q ),
	.datac(\lcd_display|STATE.DROP_LCD_E~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\lcd_display|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Selector22~0 .lut_mask = 16'hA8A8;
defparam \lcd_display|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y45_N4
cycloneive_lcell_comb \lcd_display|Equal1~0 (
// Equation(s):
// \lcd_display|Equal1~0_combout  = (\lcd_display|char_count [3] & (\lcd_display|char_count [1] & (\lcd_display|char_count [2] & \lcd_display|char_count [0])))

	.dataa(\lcd_display|char_count [3]),
	.datab(\lcd_display|char_count [1]),
	.datac(\lcd_display|char_count [2]),
	.datad(\lcd_display|char_count [0]),
	.cin(gnd),
	.combout(\lcd_display|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Equal1~0 .lut_mask = 16'h8000;
defparam \lcd_display|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y45_N6
cycloneive_lcell_comb \lcd_display|Selector22~1 (
// Equation(s):
// \lcd_display|Selector22~1_combout  = (\lcd_display|Selector22~0_combout ) # ((\lcd_display|STATE.PRINT_STRING~q  & (!\lcd_display|char_count [4] & \lcd_display|Equal1~0_combout )))

	.dataa(\lcd_display|STATE.PRINT_STRING~q ),
	.datab(\lcd_display|char_count [4]),
	.datac(\lcd_display|Selector22~0_combout ),
	.datad(\lcd_display|Equal1~0_combout ),
	.cin(gnd),
	.combout(\lcd_display|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Selector22~1 .lut_mask = 16'hF2F0;
defparam \lcd_display|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y45_N7
dffeas \lcd_display|NXT_CMD.LINE2 (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|Selector22~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\lcd_display|NXT_CMD.RETURN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|NXT_CMD.LINE2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|NXT_CMD.LINE2 .is_wysiwyg = "true";
defparam \lcd_display|NXT_CMD.LINE2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y45_N12
cycloneive_lcell_comb \lcd_display|STATE~41 (
// Equation(s):
// \lcd_display|STATE~41_combout  = (\lcd_display|STATE.HOLD~q  & \lcd_display|NXT_CMD.LINE2~q )

	.dataa(gnd),
	.datab(\lcd_display|STATE.HOLD~q ),
	.datac(gnd),
	.datad(\lcd_display|NXT_CMD.LINE2~q ),
	.cin(gnd),
	.combout(\lcd_display|STATE~41_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|STATE~41 .lut_mask = 16'hCC00;
defparam \lcd_display|STATE~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y45_N13
dffeas \lcd_display|STATE.LINE2 (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|STATE~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\lcd_display|NXT_CMD.RETURN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|STATE.LINE2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|STATE.LINE2 .is_wysiwyg = "true";
defparam \lcd_display|STATE.LINE2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y44_N22
cycloneive_lcell_comb \lcd_display|NXT_CMD~17 (
// Equation(s):
// \lcd_display|NXT_CMD~17_combout  = (!\lcd_display|NXT_CMD.INIT2~q  & ((\lcd_display|STATE.HOLD~q ) # ((\lcd_display|STATE.DROP_LCD_E~q ) # (!\lcd_display|clk_400hz_enable~q ))))

	.dataa(\lcd_display|STATE.HOLD~q ),
	.datab(\lcd_display|NXT_CMD.INIT2~q ),
	.datac(\lcd_display|STATE.DROP_LCD_E~q ),
	.datad(\lcd_display|clk_400hz_enable~q ),
	.cin(gnd),
	.combout(\lcd_display|NXT_CMD~17_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|NXT_CMD~17 .lut_mask = 16'h3233;
defparam \lcd_display|NXT_CMD~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y44_N28
cycloneive_lcell_comb \lcd_display|NXT_CMD~18 (
// Equation(s):
// \lcd_display|NXT_CMD~18_combout  = (!\lcd_display|NXT_CMD~17_combout  & (\rst[0]~input_o  & ((\lcd_display|STATE.0000~q ) # (!\lcd_display|clk_400hz_enable~q ))))

	.dataa(\lcd_display|NXT_CMD~17_combout ),
	.datab(\lcd_display|STATE.0000~q ),
	.datac(\rst[0]~input_o ),
	.datad(\lcd_display|clk_400hz_enable~q ),
	.cin(gnd),
	.combout(\lcd_display|NXT_CMD~18_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|NXT_CMD~18 .lut_mask = 16'h4050;
defparam \lcd_display|NXT_CMD~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y44_N29
dffeas \lcd_display|NXT_CMD.INIT2 (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|NXT_CMD~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|NXT_CMD.INIT2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|NXT_CMD.INIT2 .is_wysiwyg = "true";
defparam \lcd_display|NXT_CMD.INIT2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y44_N24
cycloneive_lcell_comb \lcd_display|STATE~37 (
// Equation(s):
// \lcd_display|STATE~37_combout  = (\lcd_display|STATE.HOLD~q  & !\lcd_display|NXT_CMD.INIT2~q )

	.dataa(\lcd_display|STATE.HOLD~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\lcd_display|NXT_CMD.INIT2~q ),
	.cin(gnd),
	.combout(\lcd_display|STATE~37_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|STATE~37 .lut_mask = 16'h00AA;
defparam \lcd_display|STATE~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y44_N25
dffeas \lcd_display|STATE.INIT2 (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|STATE~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\lcd_display|NXT_CMD.RETURN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|STATE.INIT2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|STATE.INIT2 .is_wysiwyg = "true";
defparam \lcd_display|STATE.INIT2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y44_N0
cycloneive_lcell_comb \lcd_display|Selector16~0 (
// Equation(s):
// \lcd_display|Selector16~0_combout  = (\lcd_display|STATE.INIT2~q ) # ((\lcd_display|NXT_CMD.INIT3~q  & ((\lcd_display|STATE.DROP_LCD_E~q ) # (\lcd_display|STATE.HOLD~q ))))

	.dataa(\lcd_display|STATE.DROP_LCD_E~q ),
	.datab(\lcd_display|STATE.INIT2~q ),
	.datac(\lcd_display|NXT_CMD.INIT3~q ),
	.datad(\lcd_display|STATE.HOLD~q ),
	.cin(gnd),
	.combout(\lcd_display|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Selector16~0 .lut_mask = 16'hFCEC;
defparam \lcd_display|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y44_N1
dffeas \lcd_display|NXT_CMD.INIT3 (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\lcd_display|NXT_CMD.RETURN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|NXT_CMD.INIT3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|NXT_CMD.INIT3 .is_wysiwyg = "true";
defparam \lcd_display|NXT_CMD.INIT3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y44_N6
cycloneive_lcell_comb \lcd_display|STATE~38 (
// Equation(s):
// \lcd_display|STATE~38_combout  = (\lcd_display|STATE.HOLD~q  & \lcd_display|NXT_CMD.INIT3~q )

	.dataa(\lcd_display|STATE.HOLD~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\lcd_display|NXT_CMD.INIT3~q ),
	.cin(gnd),
	.combout(\lcd_display|STATE~38_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|STATE~38 .lut_mask = 16'hAA00;
defparam \lcd_display|STATE~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y44_N7
dffeas \lcd_display|STATE.INIT3 (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|STATE~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\lcd_display|NXT_CMD.RETURN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|STATE.INIT3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|STATE.INIT3 .is_wysiwyg = "true";
defparam \lcd_display|STATE.INIT3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N24
cycloneive_lcell_comb \lcd_display|Selector17~0 (
// Equation(s):
// \lcd_display|Selector17~0_combout  = (\lcd_display|STATE.INIT3~q ) # ((\lcd_display|NXT_CMD.FCNSET~q  & ((\lcd_display|STATE.DROP_LCD_E~q ) # (\lcd_display|STATE.HOLD~q ))))

	.dataa(\lcd_display|STATE.DROP_LCD_E~q ),
	.datab(\lcd_display|STATE.HOLD~q ),
	.datac(\lcd_display|NXT_CMD.FCNSET~q ),
	.datad(\lcd_display|STATE.INIT3~q ),
	.cin(gnd),
	.combout(\lcd_display|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Selector17~0 .lut_mask = 16'hFFE0;
defparam \lcd_display|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y44_N25
dffeas \lcd_display|NXT_CMD.FCNSET (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\lcd_display|NXT_CMD.RETURN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|NXT_CMD.FCNSET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|NXT_CMD.FCNSET .is_wysiwyg = "true";
defparam \lcd_display|NXT_CMD.FCNSET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N28
cycloneive_lcell_comb \lcd_display|STATE~39 (
// Equation(s):
// \lcd_display|STATE~39_combout  = (\lcd_display|NXT_CMD.FCNSET~q  & \lcd_display|STATE.HOLD~q )

	.dataa(gnd),
	.datab(\lcd_display|NXT_CMD.FCNSET~q ),
	.datac(gnd),
	.datad(\lcd_display|STATE.HOLD~q ),
	.cin(gnd),
	.combout(\lcd_display|STATE~39_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|STATE~39 .lut_mask = 16'hCC00;
defparam \lcd_display|STATE~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y44_N29
dffeas \lcd_display|STATE.FCNSET (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|STATE~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\lcd_display|NXT_CMD.RETURN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|STATE.FCNSET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|STATE.FCNSET .is_wysiwyg = "true";
defparam \lcd_display|STATE.FCNSET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N14
cycloneive_lcell_comb \lcd_display|Selector18~0 (
// Equation(s):
// \lcd_display|Selector18~0_combout  = (\lcd_display|STATE.FCNSET~q ) # ((\lcd_display|NXT_CMD.DISPOFF~q  & ((\lcd_display|STATE.DROP_LCD_E~q ) # (\lcd_display|STATE.HOLD~q ))))

	.dataa(\lcd_display|STATE.DROP_LCD_E~q ),
	.datab(\lcd_display|STATE.FCNSET~q ),
	.datac(\lcd_display|NXT_CMD.DISPOFF~q ),
	.datad(\lcd_display|STATE.HOLD~q ),
	.cin(gnd),
	.combout(\lcd_display|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Selector18~0 .lut_mask = 16'hFCEC;
defparam \lcd_display|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y44_N15
dffeas \lcd_display|NXT_CMD.DISPOFF (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\lcd_display|NXT_CMD.RETURN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|NXT_CMD.DISPOFF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|NXT_CMD.DISPOFF .is_wysiwyg = "true";
defparam \lcd_display|NXT_CMD.DISPOFF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N10
cycloneive_lcell_comb \lcd_display|STATE~40 (
// Equation(s):
// \lcd_display|STATE~40_combout  = (\lcd_display|NXT_CMD.DISPOFF~q  & \lcd_display|STATE.HOLD~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\lcd_display|NXT_CMD.DISPOFF~q ),
	.datad(\lcd_display|STATE.HOLD~q ),
	.cin(gnd),
	.combout(\lcd_display|STATE~40_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|STATE~40 .lut_mask = 16'hF000;
defparam \lcd_display|STATE~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y44_N11
dffeas \lcd_display|STATE.DISPOFF (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|STATE~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\lcd_display|NXT_CMD.RETURN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|STATE.DISPOFF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|STATE.DISPOFF .is_wysiwyg = "true";
defparam \lcd_display|STATE.DISPOFF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N4
cycloneive_lcell_comb \lcd_display|Selector20~0 (
// Equation(s):
// \lcd_display|Selector20~0_combout  = (\lcd_display|STATE.DISPOFF~q ) # ((\lcd_display|NXT_CMD.DISPCLR~q  & ((\lcd_display|STATE.DROP_LCD_E~q ) # (\lcd_display|STATE.HOLD~q ))))

	.dataa(\lcd_display|STATE.DROP_LCD_E~q ),
	.datab(\lcd_display|STATE.HOLD~q ),
	.datac(\lcd_display|NXT_CMD.DISPCLR~q ),
	.datad(\lcd_display|STATE.DISPOFF~q ),
	.cin(gnd),
	.combout(\lcd_display|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Selector20~0 .lut_mask = 16'hFFE0;
defparam \lcd_display|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y44_N5
dffeas \lcd_display|NXT_CMD.DISPCLR (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\lcd_display|NXT_CMD.RETURN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|NXT_CMD.DISPCLR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|NXT_CMD.DISPCLR .is_wysiwyg = "true";
defparam \lcd_display|NXT_CMD.DISPCLR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N20
cycloneive_lcell_comb \lcd_display|STATE~33 (
// Equation(s):
// \lcd_display|STATE~33_combout  = (\lcd_display|NXT_CMD.DISPCLR~q  & \lcd_display|STATE.HOLD~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\lcd_display|NXT_CMD.DISPCLR~q ),
	.datad(\lcd_display|STATE.HOLD~q ),
	.cin(gnd),
	.combout(\lcd_display|STATE~33_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|STATE~33 .lut_mask = 16'hF000;
defparam \lcd_display|STATE~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y44_N21
dffeas \lcd_display|STATE.DISPCLR (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|STATE~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\lcd_display|NXT_CMD.RETURN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|STATE.DISPCLR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|STATE.DISPCLR .is_wysiwyg = "true";
defparam \lcd_display|STATE.DISPCLR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N30
cycloneive_lcell_comb \lcd_display|Selector19~0 (
// Equation(s):
// \lcd_display|Selector19~0_combout  = (\lcd_display|STATE.DISPCLR~q ) # ((\lcd_display|NXT_CMD.DISPON~q  & ((\lcd_display|STATE.DROP_LCD_E~q ) # (\lcd_display|STATE.HOLD~q ))))

	.dataa(\lcd_display|STATE.DROP_LCD_E~q ),
	.datab(\lcd_display|STATE.DISPCLR~q ),
	.datac(\lcd_display|NXT_CMD.DISPON~q ),
	.datad(\lcd_display|STATE.HOLD~q ),
	.cin(gnd),
	.combout(\lcd_display|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Selector19~0 .lut_mask = 16'hFCEC;
defparam \lcd_display|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y44_N31
dffeas \lcd_display|NXT_CMD.DISPON (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\lcd_display|NXT_CMD.RETURN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|NXT_CMD.DISPON~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|NXT_CMD.DISPON .is_wysiwyg = "true";
defparam \lcd_display|NXT_CMD.DISPON .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N18
cycloneive_lcell_comb \lcd_display|STATE~36 (
// Equation(s):
// \lcd_display|STATE~36_combout  = (\lcd_display|NXT_CMD.DISPON~q  & \lcd_display|STATE.HOLD~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\lcd_display|NXT_CMD.DISPON~q ),
	.datad(\lcd_display|STATE.HOLD~q ),
	.cin(gnd),
	.combout(\lcd_display|STATE~36_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|STATE~36 .lut_mask = 16'hF000;
defparam \lcd_display|STATE~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y44_N19
dffeas \lcd_display|STATE.DISPON (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|STATE~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\lcd_display|NXT_CMD.RETURN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|STATE.DISPON~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|STATE.DISPON .is_wysiwyg = "true";
defparam \lcd_display|STATE.DISPON .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y45_N4
cycloneive_lcell_comb \lcd_display|Selector21~0 (
// Equation(s):
// \lcd_display|Selector21~0_combout  = (\lcd_display|STATE.DISPON~q ) # ((\lcd_display|NXT_CMD.MODESET~q  & ((\lcd_display|STATE.HOLD~q ) # (\lcd_display|STATE.DROP_LCD_E~q ))))

	.dataa(\lcd_display|STATE.DISPON~q ),
	.datab(\lcd_display|STATE.HOLD~q ),
	.datac(\lcd_display|NXT_CMD.MODESET~q ),
	.datad(\lcd_display|STATE.DROP_LCD_E~q ),
	.cin(gnd),
	.combout(\lcd_display|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Selector21~0 .lut_mask = 16'hFAEA;
defparam \lcd_display|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y45_N5
dffeas \lcd_display|NXT_CMD.MODESET (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\lcd_display|NXT_CMD.RETURN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|NXT_CMD.MODESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|NXT_CMD.MODESET .is_wysiwyg = "true";
defparam \lcd_display|NXT_CMD.MODESET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y45_N30
cycloneive_lcell_comb \lcd_display|STATE~35 (
// Equation(s):
// \lcd_display|STATE~35_combout  = (\lcd_display|STATE.HOLD~q  & \lcd_display|NXT_CMD.MODESET~q )

	.dataa(gnd),
	.datab(\lcd_display|STATE.HOLD~q ),
	.datac(\lcd_display|NXT_CMD.MODESET~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\lcd_display|STATE~35_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|STATE~35 .lut_mask = 16'hC0C0;
defparam \lcd_display|STATE~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y45_N31
dffeas \lcd_display|STATE.MODESET (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|STATE~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\lcd_display|NXT_CMD.RETURN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|STATE.MODESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|STATE.MODESET .is_wysiwyg = "true";
defparam \lcd_display|STATE.MODESET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y45_N22
cycloneive_lcell_comb \lcd_display|Selector24~0 (
// Equation(s):
// \lcd_display|Selector24~0_combout  = (\lcd_display|NXT_CMD.RETURN~q  & ((\lcd_display|STATE.HOLD~q ) # (\lcd_display|STATE.DROP_LCD_E~q )))

	.dataa(gnd),
	.datab(\lcd_display|STATE.HOLD~q ),
	.datac(\lcd_display|STATE.DROP_LCD_E~q ),
	.datad(\lcd_display|NXT_CMD.RETURN~q ),
	.cin(gnd),
	.combout(\lcd_display|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Selector24~0 .lut_mask = 16'hFC00;
defparam \lcd_display|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y45_N28
cycloneive_lcell_comb \lcd_display|Selector24~1 (
// Equation(s):
// \lcd_display|Selector24~1_combout  = (\lcd_display|Selector24~0_combout ) # ((\lcd_display|STATE.PRINT_STRING~q  & (\lcd_display|char_count [4] & \lcd_display|Equal1~0_combout )))

	.dataa(\lcd_display|STATE.PRINT_STRING~q ),
	.datab(\lcd_display|char_count [4]),
	.datac(\lcd_display|Selector24~0_combout ),
	.datad(\lcd_display|Equal1~0_combout ),
	.cin(gnd),
	.combout(\lcd_display|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Selector24~1 .lut_mask = 16'hF8F0;
defparam \lcd_display|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y45_N29
dffeas \lcd_display|NXT_CMD.RETURN (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|Selector24~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\lcd_display|NXT_CMD.RETURN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|NXT_CMD.RETURN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|NXT_CMD.RETURN .is_wysiwyg = "true";
defparam \lcd_display|NXT_CMD.RETURN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y45_N10
cycloneive_lcell_comb \lcd_display|STATE~42 (
// Equation(s):
// \lcd_display|STATE~42_combout  = (\lcd_display|STATE.HOLD~q  & \lcd_display|NXT_CMD.RETURN~q )

	.dataa(gnd),
	.datab(\lcd_display|STATE.HOLD~q ),
	.datac(gnd),
	.datad(\lcd_display|NXT_CMD.RETURN~q ),
	.cin(gnd),
	.combout(\lcd_display|STATE~42_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|STATE~42 .lut_mask = 16'hCC00;
defparam \lcd_display|STATE~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y45_N11
dffeas \lcd_display|STATE.RETURN (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|STATE~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\lcd_display|NXT_CMD.RETURN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|STATE.RETURN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|STATE.RETURN .is_wysiwyg = "true";
defparam \lcd_display|STATE.RETURN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y45_N30
cycloneive_lcell_comb \lcd_display|LCD_DB[4]~9 (
// Equation(s):
// \lcd_display|LCD_DB[4]~9_combout  = (!\lcd_display|STATE.LINE2~q  & (!\lcd_display|STATE.MODESET~q  & !\lcd_display|STATE.RETURN~q ))

	.dataa(\lcd_display|STATE.LINE2~q ),
	.datab(gnd),
	.datac(\lcd_display|STATE.MODESET~q ),
	.datad(\lcd_display|STATE.RETURN~q ),
	.cin(gnd),
	.combout(\lcd_display|LCD_DB[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|LCD_DB[4]~9 .lut_mask = 16'h0005;
defparam \lcd_display|LCD_DB[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y45_N18
cycloneive_lcell_comb \lcd_display|Selector23~0 (
// Equation(s):
// \lcd_display|Selector23~0_combout  = (\lcd_display|STATE.PRINT_STRING~q  & !\lcd_display|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\lcd_display|STATE.PRINT_STRING~q ),
	.datad(\lcd_display|Equal1~0_combout ),
	.cin(gnd),
	.combout(\lcd_display|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Selector23~0 .lut_mask = 16'h00F0;
defparam \lcd_display|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y45_N6
cycloneive_lcell_comb \lcd_display|LCD_RS~0 (
// Equation(s):
// \lcd_display|LCD_RS~0_combout  = (\lcd_display|STATE.HOLD~q ) # (\lcd_display|STATE.DROP_LCD_E~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\lcd_display|STATE.HOLD~q ),
	.datad(\lcd_display|STATE.DROP_LCD_E~q ),
	.cin(gnd),
	.combout(\lcd_display|LCD_RS~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|LCD_RS~0 .lut_mask = 16'hFFF0;
defparam \lcd_display|LCD_RS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y45_N20
cycloneive_lcell_comb \lcd_display|Selector23~1 (
// Equation(s):
// \lcd_display|Selector23~1_combout  = ((\lcd_display|Selector23~0_combout ) # ((\lcd_display|NXT_CMD.PRINT_STRING~q  & \lcd_display|LCD_RS~0_combout ))) # (!\lcd_display|LCD_DB[4]~9_combout )

	.dataa(\lcd_display|LCD_DB[4]~9_combout ),
	.datab(\lcd_display|Selector23~0_combout ),
	.datac(\lcd_display|NXT_CMD.PRINT_STRING~q ),
	.datad(\lcd_display|LCD_RS~0_combout ),
	.cin(gnd),
	.combout(\lcd_display|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Selector23~1 .lut_mask = 16'hFDDD;
defparam \lcd_display|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y45_N21
dffeas \lcd_display|NXT_CMD.PRINT_STRING (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|Selector23~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\lcd_display|NXT_CMD.RETURN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|NXT_CMD.PRINT_STRING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|NXT_CMD.PRINT_STRING .is_wysiwyg = "true";
defparam \lcd_display|NXT_CMD.PRINT_STRING .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y45_N26
cycloneive_lcell_comb \lcd_display|STATE~30 (
// Equation(s):
// \lcd_display|STATE~30_combout  = (\lcd_display|STATE.HOLD~q  & \lcd_display|NXT_CMD.PRINT_STRING~q )

	.dataa(gnd),
	.datab(\lcd_display|STATE.HOLD~q ),
	.datac(gnd),
	.datad(\lcd_display|NXT_CMD.PRINT_STRING~q ),
	.cin(gnd),
	.combout(\lcd_display|STATE~30_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|STATE~30 .lut_mask = 16'hCC00;
defparam \lcd_display|STATE~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y45_N27
dffeas \lcd_display|STATE.PRINT_STRING (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|STATE~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\lcd_display|NXT_CMD.RETURN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|STATE.PRINT_STRING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|STATE.PRINT_STRING .is_wysiwyg = "true";
defparam \lcd_display|STATE.PRINT_STRING .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N12
cycloneive_lcell_comb \lcd_display|Selector1~0 (
// Equation(s):
// \lcd_display|Selector1~0_combout  = (\lcd_display|STATE.PRINT_STRING~q ) # ((\lcd_display|LCD_RS~q  & ((\lcd_display|STATE.DROP_LCD_E~q ) # (\lcd_display|STATE.HOLD~q ))))

	.dataa(\lcd_display|STATE.DROP_LCD_E~q ),
	.datab(\lcd_display|STATE.PRINT_STRING~q ),
	.datac(\lcd_display|LCD_RS~q ),
	.datad(\lcd_display|STATE.HOLD~q ),
	.cin(gnd),
	.combout(\lcd_display|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Selector1~0 .lut_mask = 16'hFCEC;
defparam \lcd_display|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y44_N13
dffeas \lcd_display|LCD_RS (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\lcd_display|NXT_CMD.RETURN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|LCD_RS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|LCD_RS .is_wysiwyg = "true";
defparam \lcd_display|LCD_RS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y45_N28
cycloneive_lcell_comb \lcd_display|LCD_E~0 (
// Equation(s):
// \lcd_display|LCD_E~0_combout  = (\lcd_display|STATE.HOLD~q  & (((\lcd_display|LCD_E~q )))) # (!\lcd_display|STATE.HOLD~q  & ((\lcd_display|clk_400hz_enable~q  & ((!\lcd_display|STATE.DROP_LCD_E~q ))) # (!\lcd_display|clk_400hz_enable~q  & 
// (\lcd_display|LCD_E~q ))))

	.dataa(\lcd_display|STATE.HOLD~q ),
	.datab(\lcd_display|clk_400hz_enable~q ),
	.datac(\lcd_display|LCD_E~q ),
	.datad(\lcd_display|STATE.DROP_LCD_E~q ),
	.cin(gnd),
	.combout(\lcd_display|LCD_E~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|LCD_E~0 .lut_mask = 16'hB0F4;
defparam \lcd_display|LCD_E~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y45_N29
dffeas \lcd_display|LCD_E (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|LCD_E~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rst[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|LCD_E~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|LCD_E .is_wysiwyg = "true";
defparam \lcd_display|LCD_E .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N6
cycloneive_lcell_comb \lcd_display|Selector9~0 (
// Equation(s):
// \lcd_display|Selector9~0_combout  = (\lcd_display|STATE.DISPCLR~q ) # ((\lcd_display|LCD_DB [0] & ((\lcd_display|STATE.HOLD~q ) # (\lcd_display|STATE.DROP_LCD_E~q ))))

	.dataa(\lcd_display|LCD_DB [0]),
	.datab(\lcd_display|STATE.HOLD~q ),
	.datac(\lcd_display|STATE.DROP_LCD_E~q ),
	.datad(\lcd_display|STATE.DISPCLR~q ),
	.cin(gnd),
	.combout(\lcd_display|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Selector9~0 .lut_mask = 16'hFFA8;
defparam \lcd_display|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N8
cycloneive_lcell_comb \lcd_display|Mux6~0 (
// Equation(s):
// \lcd_display|Mux6~0_combout  = ((!\lcd_display|char_count [1] & !\lcd_display|char_count [0])) # (!\lcd_display|char_count [4])

	.dataa(\lcd_display|char_count [1]),
	.datab(gnd),
	.datac(\lcd_display|char_count [4]),
	.datad(\lcd_display|char_count [0]),
	.cin(gnd),
	.combout(\lcd_display|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Mux6~0 .lut_mask = 16'h0F5F;
defparam \lcd_display|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N8
cycloneive_lcell_comb \process_control|Selector7~0 (
// Equation(s):
// \process_control|Selector7~0_combout  = (\process_control|STATE.TRANSITION~q  & (\button_decoder|Decoder0~0_combout  & ((\b1|State.ON_STATE~q ) # (!\process_control|Selector12~0_combout ))))

	.dataa(\process_control|Selector12~0_combout ),
	.datab(\process_control|STATE.TRANSITION~q ),
	.datac(\button_decoder|Decoder0~0_combout ),
	.datad(\b1|State.ON_STATE~q ),
	.cin(gnd),
	.combout(\process_control|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \process_control|Selector7~0 .lut_mask = 16'hC040;
defparam \process_control|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N0
cycloneive_lcell_comb \process_control|Selector7~2 (
// Equation(s):
// \process_control|Selector7~2_combout  = (\process_control|STATE.ACCESSCONTROL~q ) # ((\process_control|Selector7~0_combout ) # ((\process_control|lcd_control [1] & \process_control|Selector7~1_combout )))

	.dataa(\process_control|STATE.ACCESSCONTROL~q ),
	.datab(\process_control|Selector7~0_combout ),
	.datac(\process_control|lcd_control [1]),
	.datad(\process_control|Selector7~1_combout ),
	.cin(gnd),
	.combout(\process_control|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \process_control|Selector7~2 .lut_mask = 16'hFEEE;
defparam \process_control|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N1
dffeas \process_control|lcd_control[1] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\process_control|Selector7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\process_control|lcd_control [1]),
	.prn(vcc));
// synopsys translate_off
defparam \process_control|lcd_control[1] .is_wysiwyg = "true";
defparam \process_control|lcd_control[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y44_N26
cycloneive_lcell_comb \lcd_display|Mux6~4 (
// Equation(s):
// \lcd_display|Mux6~4_combout  = (\lcd_display|char_count [4] & (!\lcd_display|char_count [1] & ((\process_control|lcd_control [1]) # (\lcd_display|char_count [0]))))

	.dataa(\lcd_display|char_count [4]),
	.datab(\process_control|lcd_control [1]),
	.datac(\lcd_display|char_count [0]),
	.datad(\lcd_display|char_count [1]),
	.cin(gnd),
	.combout(\lcd_display|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Mux6~4 .lut_mask = 16'h00A8;
defparam \lcd_display|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y44_N8
cycloneive_lcell_comb \lcd_display|Mux6~1 (
// Equation(s):
// \lcd_display|Mux6~1_combout  = ((!\lcd_display|char_count [0] & \lcd_display|char_count [1])) # (!\lcd_display|char_count [4])

	.dataa(\lcd_display|char_count [4]),
	.datab(gnd),
	.datac(\lcd_display|char_count [0]),
	.datad(\lcd_display|char_count [1]),
	.cin(gnd),
	.combout(\lcd_display|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Mux6~1 .lut_mask = 16'h5F55;
defparam \lcd_display|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y44_N30
cycloneive_lcell_comb \lcd_display|Mux6~2 (
// Equation(s):
// \lcd_display|Mux6~2_combout  = (\lcd_display|char_count [0] & (\lcd_display|char_count [4] & (\process_control|lcd_control [1] & !\lcd_display|char_count [1]))) # (!\lcd_display|char_count [0] & (\lcd_display|char_count [1] $ (((\lcd_display|char_count 
// [4] & !\process_control|lcd_control [1])))))

	.dataa(\lcd_display|char_count [4]),
	.datab(\lcd_display|char_count [0]),
	.datac(\process_control|lcd_control [1]),
	.datad(\lcd_display|char_count [1]),
	.cin(gnd),
	.combout(\lcd_display|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Mux6~2 .lut_mask = 16'h3182;
defparam \lcd_display|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y44_N16
cycloneive_lcell_comb \lcd_display|Mux6~3 (
// Equation(s):
// \lcd_display|Mux6~3_combout  = (\lcd_display|char_count [2] & ((\lcd_display|Mux6~1_combout ) # ((\lcd_display|char_count [3])))) # (!\lcd_display|char_count [2] & (((!\lcd_display|Mux6~2_combout  & !\lcd_display|char_count [3]))))

	.dataa(\lcd_display|char_count [2]),
	.datab(\lcd_display|Mux6~1_combout ),
	.datac(\lcd_display|Mux6~2_combout ),
	.datad(\lcd_display|char_count [3]),
	.cin(gnd),
	.combout(\lcd_display|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Mux6~3 .lut_mask = 16'hAA8D;
defparam \lcd_display|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y44_N4
cycloneive_lcell_comb \lcd_display|Mux6~5 (
// Equation(s):
// \lcd_display|Mux6~5_combout  = (\lcd_display|char_count [3] & ((\lcd_display|Mux6~3_combout  & ((\lcd_display|Mux6~4_combout ))) # (!\lcd_display|Mux6~3_combout  & (!\lcd_display|Mux6~0_combout )))) # (!\lcd_display|char_count [3] & 
// (((\lcd_display|Mux6~3_combout ))))

	.dataa(\lcd_display|Mux6~0_combout ),
	.datab(\lcd_display|char_count [3]),
	.datac(\lcd_display|Mux6~4_combout ),
	.datad(\lcd_display|Mux6~3_combout ),
	.cin(gnd),
	.combout(\lcd_display|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Mux6~5 .lut_mask = 16'hF344;
defparam \lcd_display|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N26
cycloneive_lcell_comb \lcd_display|Selector9~1 (
// Equation(s):
// \lcd_display|Selector9~1_combout  = (\lcd_display|Selector9~0_combout ) # ((\lcd_display|STATE.PRINT_STRING~q  & \lcd_display|Mux6~5_combout ))

	.dataa(\lcd_display|Selector9~0_combout ),
	.datab(gnd),
	.datac(\lcd_display|STATE.PRINT_STRING~q ),
	.datad(\lcd_display|Mux6~5_combout ),
	.cin(gnd),
	.combout(\lcd_display|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Selector9~1 .lut_mask = 16'hFAAA;
defparam \lcd_display|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y44_N27
dffeas \lcd_display|LCD_DB[0] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\lcd_display|NXT_CMD.RETURN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|LCD_DB [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|LCD_DB[0] .is_wysiwyg = "true";
defparam \lcd_display|LCD_DB[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y45_N8
cycloneive_lcell_comb \lcd_display|Selector8~0 (
// Equation(s):
// \lcd_display|Selector8~0_combout  = (\lcd_display|STATE.MODESET~q ) # ((\lcd_display|LCD_DB [1] & ((\lcd_display|STATE.HOLD~q ) # (\lcd_display|STATE.DROP_LCD_E~q ))))

	.dataa(\lcd_display|STATE.MODESET~q ),
	.datab(\lcd_display|STATE.HOLD~q ),
	.datac(\lcd_display|STATE.DROP_LCD_E~q ),
	.datad(\lcd_display|LCD_DB [1]),
	.cin(gnd),
	.combout(\lcd_display|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Selector8~0 .lut_mask = 16'hFEAA;
defparam \lcd_display|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y45_N26
cycloneive_lcell_comb \lcd_display|Selector8~1 (
// Equation(s):
// \lcd_display|Selector8~1_combout  = (!\lcd_display|char_count [4] & ((\lcd_display|char_count [1] & (!\lcd_display|char_count [2] & \lcd_display|char_count [0])) # (!\lcd_display|char_count [1] & ((!\lcd_display|char_count [0])))))

	.dataa(\lcd_display|char_count [1]),
	.datab(\lcd_display|char_count [2]),
	.datac(\lcd_display|char_count [4]),
	.datad(\lcd_display|char_count [0]),
	.cin(gnd),
	.combout(\lcd_display|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Selector8~1 .lut_mask = 16'h0205;
defparam \lcd_display|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y45_N20
cycloneive_lcell_comb \lcd_display|Mux5~0 (
// Equation(s):
// \lcd_display|Mux5~0_combout  = (\lcd_display|char_count [1] & (!\process_control|lcd_control [1] & ((\lcd_display|char_count [2]) # (!\lcd_display|char_count [0])))) # (!\lcd_display|char_count [1] & (\lcd_display|char_count [2] $ 
// (((\lcd_display|char_count [0])))))

	.dataa(\lcd_display|char_count [2]),
	.datab(\lcd_display|char_count [1]),
	.datac(\process_control|lcd_control [1]),
	.datad(\lcd_display|char_count [0]),
	.cin(gnd),
	.combout(\lcd_display|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Mux5~0 .lut_mask = 16'h192E;
defparam \lcd_display|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y45_N22
cycloneive_lcell_comb \lcd_display|Selector8~2 (
// Equation(s):
// \lcd_display|Selector8~2_combout  = (!\lcd_display|char_count [3] & ((\lcd_display|Selector8~1_combout ) # ((\lcd_display|char_count [4] & \lcd_display|Mux5~0_combout ))))

	.dataa(\lcd_display|char_count [3]),
	.datab(\lcd_display|Selector8~1_combout ),
	.datac(\lcd_display|char_count [4]),
	.datad(\lcd_display|Mux5~0_combout ),
	.cin(gnd),
	.combout(\lcd_display|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Selector8~2 .lut_mask = 16'h5444;
defparam \lcd_display|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y45_N16
cycloneive_lcell_comb \lcd_display|Mux5~1 (
// Equation(s):
// \lcd_display|Mux5~1_combout  = (\lcd_display|char_count [2] & ((\lcd_display|char_count [0] & (!\lcd_display|char_count [1])) # (!\lcd_display|char_count [0] & ((\process_control|lcd_control [1]))))) # (!\lcd_display|char_count [2] & 
// (\lcd_display|char_count [1] & (\process_control|lcd_control [1])))

	.dataa(\lcd_display|char_count [2]),
	.datab(\lcd_display|char_count [1]),
	.datac(\process_control|lcd_control [1]),
	.datad(\lcd_display|char_count [0]),
	.cin(gnd),
	.combout(\lcd_display|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Mux5~1 .lut_mask = 16'h62E0;
defparam \lcd_display|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y45_N26
cycloneive_lcell_comb \lcd_display|Selector8~3 (
// Equation(s):
// \lcd_display|Selector8~3_combout  = (\lcd_display|Selector8~2_combout ) # ((\lcd_display|char_count [3] & (\lcd_display|char_count [4] & \lcd_display|Mux5~1_combout )))

	.dataa(\lcd_display|char_count [3]),
	.datab(\lcd_display|char_count [4]),
	.datac(\lcd_display|Selector8~2_combout ),
	.datad(\lcd_display|Mux5~1_combout ),
	.cin(gnd),
	.combout(\lcd_display|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Selector8~3 .lut_mask = 16'hF8F0;
defparam \lcd_display|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y45_N0
cycloneive_lcell_comb \lcd_display|Selector8~4 (
// Equation(s):
// \lcd_display|Selector8~4_combout  = (\lcd_display|Selector8~0_combout ) # ((\lcd_display|STATE.PRINT_STRING~q  & \lcd_display|Selector8~3_combout ))

	.dataa(\lcd_display|STATE.PRINT_STRING~q ),
	.datab(gnd),
	.datac(\lcd_display|Selector8~0_combout ),
	.datad(\lcd_display|Selector8~3_combout ),
	.cin(gnd),
	.combout(\lcd_display|Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Selector8~4 .lut_mask = 16'hFAF0;
defparam \lcd_display|Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y45_N1
dffeas \lcd_display|LCD_DB[1] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|Selector8~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\lcd_display|NXT_CMD.RETURN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|LCD_DB [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|LCD_DB[1] .is_wysiwyg = "true";
defparam \lcd_display|LCD_DB[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y45_N28
cycloneive_lcell_comb \lcd_display|Selector7~0 (
// Equation(s):
// \lcd_display|Selector7~0_combout  = (\lcd_display|STATE.MODESET~q ) # ((\lcd_display|LCD_DB [2] & ((\lcd_display|STATE.DROP_LCD_E~q ) # (\lcd_display|STATE.HOLD~q ))))

	.dataa(\lcd_display|STATE.DROP_LCD_E~q ),
	.datab(\lcd_display|STATE.HOLD~q ),
	.datac(\lcd_display|STATE.MODESET~q ),
	.datad(\lcd_display|LCD_DB [2]),
	.cin(gnd),
	.combout(\lcd_display|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Selector7~0 .lut_mask = 16'hFEF0;
defparam \lcd_display|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y45_N6
cycloneive_lcell_comb \lcd_display|Mux4~0 (
// Equation(s):
// \lcd_display|Mux4~0_combout  = (\lcd_display|char_count [4] & \lcd_display|char_count [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\lcd_display|char_count [4]),
	.datad(\lcd_display|char_count [2]),
	.cin(gnd),
	.combout(\lcd_display|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Mux4~0 .lut_mask = 16'hF000;
defparam \lcd_display|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y45_N14
cycloneive_lcell_comb \lcd_display|Mux4~4 (
// Equation(s):
// \lcd_display|Mux4~4_combout  = (\lcd_display|char_count [4] & ((\lcd_display|char_count [0] & (\process_control|lcd_control [1] & \lcd_display|char_count [2])) # (!\lcd_display|char_count [0] & (!\process_control|lcd_control [1] & !\lcd_display|char_count 
// [2]))))

	.dataa(\lcd_display|char_count [0]),
	.datab(\lcd_display|char_count [4]),
	.datac(\process_control|lcd_control [1]),
	.datad(\lcd_display|char_count [2]),
	.cin(gnd),
	.combout(\lcd_display|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Mux4~4 .lut_mask = 16'h8004;
defparam \lcd_display|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y45_N8
cycloneive_lcell_comb \lcd_display|Mux4~1 (
// Equation(s):
// \lcd_display|Mux4~1_combout  = (\lcd_display|char_count [4] & ((\process_control|lcd_control [1] & ((\lcd_display|char_count [2]))) # (!\process_control|lcd_control [1] & (\lcd_display|char_count [0])))) # (!\lcd_display|char_count [4] & 
// (\lcd_display|char_count [0]))

	.dataa(\lcd_display|char_count [0]),
	.datab(\lcd_display|char_count [4]),
	.datac(\process_control|lcd_control [1]),
	.datad(\lcd_display|char_count [2]),
	.cin(gnd),
	.combout(\lcd_display|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Mux4~1 .lut_mask = 16'hEA2A;
defparam \lcd_display|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y45_N10
cycloneive_lcell_comb \lcd_display|Mux4~2 (
// Equation(s):
// \lcd_display|Mux4~2_combout  = (\lcd_display|char_count [4] & (\lcd_display|char_count [2] & ((\lcd_display|char_count [0]) # (\process_control|lcd_control [1]))))

	.dataa(\lcd_display|char_count [0]),
	.datab(\lcd_display|char_count [4]),
	.datac(\process_control|lcd_control [1]),
	.datad(\lcd_display|char_count [2]),
	.cin(gnd),
	.combout(\lcd_display|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Mux4~2 .lut_mask = 16'hC800;
defparam \lcd_display|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y45_N16
cycloneive_lcell_comb \lcd_display|Mux4~3 (
// Equation(s):
// \lcd_display|Mux4~3_combout  = (\lcd_display|char_count [1] & ((\lcd_display|char_count [3]) # ((!\lcd_display|Mux4~1_combout )))) # (!\lcd_display|char_count [1] & (!\lcd_display|char_count [3] & ((!\lcd_display|Mux4~2_combout ))))

	.dataa(\lcd_display|char_count [1]),
	.datab(\lcd_display|char_count [3]),
	.datac(\lcd_display|Mux4~1_combout ),
	.datad(\lcd_display|Mux4~2_combout ),
	.cin(gnd),
	.combout(\lcd_display|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Mux4~3 .lut_mask = 16'h8A9B;
defparam \lcd_display|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y45_N24
cycloneive_lcell_comb \lcd_display|Mux4~5 (
// Equation(s):
// \lcd_display|Mux4~5_combout  = (\lcd_display|char_count [3] & ((\lcd_display|Mux4~3_combout  & ((\lcd_display|Mux4~4_combout ))) # (!\lcd_display|Mux4~3_combout  & (\lcd_display|Mux4~0_combout )))) # (!\lcd_display|char_count [3] & 
// (((\lcd_display|Mux4~3_combout ))))

	.dataa(\lcd_display|Mux4~0_combout ),
	.datab(\lcd_display|char_count [3]),
	.datac(\lcd_display|Mux4~4_combout ),
	.datad(\lcd_display|Mux4~3_combout ),
	.cin(gnd),
	.combout(\lcd_display|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Mux4~5 .lut_mask = 16'hF388;
defparam \lcd_display|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y45_N0
cycloneive_lcell_comb \lcd_display|Selector7~1 (
// Equation(s):
// \lcd_display|Selector7~1_combout  = (\lcd_display|Selector7~0_combout ) # ((\lcd_display|STATE.DISPON~q ) # ((\lcd_display|STATE.PRINT_STRING~q  & \lcd_display|Mux4~5_combout )))

	.dataa(\lcd_display|STATE.PRINT_STRING~q ),
	.datab(\lcd_display|Selector7~0_combout ),
	.datac(\lcd_display|STATE.DISPON~q ),
	.datad(\lcd_display|Mux4~5_combout ),
	.cin(gnd),
	.combout(\lcd_display|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Selector7~1 .lut_mask = 16'hFEFC;
defparam \lcd_display|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y45_N1
dffeas \lcd_display|LCD_DB[2] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\lcd_display|NXT_CMD.RETURN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|LCD_DB [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|LCD_DB[2] .is_wysiwyg = "true";
defparam \lcd_display|LCD_DB[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N2
cycloneive_lcell_comb \lcd_display|LCD_DB[4]~3 (
// Equation(s):
// \lcd_display|LCD_DB[4]~3_combout  = (!\lcd_display|STATE.DISPOFF~q  & !\lcd_display|STATE.DISPON~q )

	.dataa(\lcd_display|STATE.DISPOFF~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\lcd_display|STATE.DISPON~q ),
	.cin(gnd),
	.combout(\lcd_display|LCD_DB[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|LCD_DB[4]~3 .lut_mask = 16'h0055;
defparam \lcd_display|LCD_DB[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y44_N10
cycloneive_lcell_comb \lcd_display|LCD_DB~2 (
// Equation(s):
// \lcd_display|LCD_DB~2_combout  = (\lcd_display|STATE.INIT3~q ) # ((\lcd_display|STATE.INIT2~q ) # ((\lcd_display|STATE.FCNSET~q ) # (!\lcd_display|STATE.0000~q )))

	.dataa(\lcd_display|STATE.INIT3~q ),
	.datab(\lcd_display|STATE.INIT2~q ),
	.datac(\lcd_display|STATE.FCNSET~q ),
	.datad(\lcd_display|STATE.0000~q ),
	.cin(gnd),
	.combout(\lcd_display|LCD_DB~2_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|LCD_DB~2 .lut_mask = 16'hFEFF;
defparam \lcd_display|LCD_DB~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y45_N8
cycloneive_lcell_comb \lcd_display|Mux3~1 (
// Equation(s):
// \lcd_display|Mux3~1_combout  = (\lcd_display|char_count [4] & ((\lcd_display|char_count [2] $ (\lcd_display|char_count [1])) # (!\lcd_display|char_count [3])))

	.dataa(\lcd_display|char_count [2]),
	.datab(\lcd_display|char_count [4]),
	.datac(\lcd_display|char_count [1]),
	.datad(\lcd_display|char_count [3]),
	.cin(gnd),
	.combout(\lcd_display|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Mux3~1 .lut_mask = 16'h48CC;
defparam \lcd_display|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y45_N18
cycloneive_lcell_comb \lcd_display|Mux3~0 (
// Equation(s):
// \lcd_display|Mux3~0_combout  = (\lcd_display|char_count [3] & ((\lcd_display|char_count [2]) # ((\lcd_display|char_count [1] & \lcd_display|char_count [4])))) # (!\lcd_display|char_count [3] & (\lcd_display|char_count [1] & ((!\lcd_display|char_count [2]) 
// # (!\lcd_display|char_count [4]))))

	.dataa(\lcd_display|char_count [1]),
	.datab(\lcd_display|char_count [3]),
	.datac(\lcd_display|char_count [4]),
	.datad(\lcd_display|char_count [2]),
	.cin(gnd),
	.combout(\lcd_display|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Mux3~0 .lut_mask = 16'hCEA2;
defparam \lcd_display|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y45_N24
cycloneive_lcell_comb \lcd_display|Mux3~3 (
// Equation(s):
// \lcd_display|Mux3~3_combout  = (\lcd_display|Mux3~1_combout  & ((\lcd_display|char_count [0] & (!\lcd_display|char_count [2] & \lcd_display|Mux3~0_combout )) # (!\lcd_display|char_count [0] & ((!\lcd_display|Mux3~0_combout )))))

	.dataa(\lcd_display|char_count [0]),
	.datab(\lcd_display|Mux3~1_combout ),
	.datac(\lcd_display|char_count [2]),
	.datad(\lcd_display|Mux3~0_combout ),
	.cin(gnd),
	.combout(\lcd_display|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Mux3~3 .lut_mask = 16'h0844;
defparam \lcd_display|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y45_N10
cycloneive_lcell_comb \lcd_display|Mux3~2 (
// Equation(s):
// \lcd_display|Mux3~2_combout  = (\lcd_display|Mux3~1_combout  & (\lcd_display|char_count [0] & (\lcd_display|char_count [2] $ (!\lcd_display|Mux3~0_combout )))) # (!\lcd_display|Mux3~1_combout  & ((\lcd_display|char_count [2] & 
// ((!\lcd_display|Mux3~0_combout ))) # (!\lcd_display|char_count [2] & (!\lcd_display|char_count [0] & \lcd_display|Mux3~0_combout ))))

	.dataa(\lcd_display|char_count [0]),
	.datab(\lcd_display|Mux3~1_combout ),
	.datac(\lcd_display|char_count [2]),
	.datad(\lcd_display|Mux3~0_combout ),
	.cin(gnd),
	.combout(\lcd_display|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Mux3~2 .lut_mask = 16'h8138;
defparam \lcd_display|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y45_N2
cycloneive_lcell_comb \lcd_display|Mux3~4 (
// Equation(s):
// \lcd_display|Mux3~4_combout  = (\lcd_display|Mux3~3_combout  & (!\process_control|lcd_control [1] & !\lcd_display|Mux3~2_combout )) # (!\lcd_display|Mux3~3_combout  & ((\lcd_display|Mux3~2_combout )))

	.dataa(gnd),
	.datab(\lcd_display|Mux3~3_combout ),
	.datac(\process_control|lcd_control [1]),
	.datad(\lcd_display|Mux3~2_combout ),
	.cin(gnd),
	.combout(\lcd_display|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Mux3~4 .lut_mask = 16'h330C;
defparam \lcd_display|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y45_N12
cycloneive_lcell_comb \lcd_display|LCD_DB~4 (
// Equation(s):
// \lcd_display|LCD_DB~4_combout  = ((\lcd_display|LCD_DB~2_combout ) # ((\lcd_display|STATE.PRINT_STRING~q  & \lcd_display|Mux3~4_combout ))) # (!\lcd_display|LCD_DB[4]~3_combout )

	.dataa(\lcd_display|LCD_DB[4]~3_combout ),
	.datab(\lcd_display|LCD_DB~2_combout ),
	.datac(\lcd_display|STATE.PRINT_STRING~q ),
	.datad(\lcd_display|Mux3~4_combout ),
	.cin(gnd),
	.combout(\lcd_display|LCD_DB~4_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|LCD_DB~4 .lut_mask = 16'hFDDD;
defparam \lcd_display|LCD_DB~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y45_N14
cycloneive_lcell_comb \lcd_display|LCD_DB~5 (
// Equation(s):
// \lcd_display|LCD_DB~5_combout  = (\lcd_display|clk_400hz_enable~q  & ((\lcd_display|LCD_DB~4_combout ) # ((\lcd_display|LCD_RS~0_combout  & \lcd_display|LCD_DB [3])))) # (!\lcd_display|clk_400hz_enable~q  & (((\lcd_display|LCD_DB [3]))))

	.dataa(\lcd_display|LCD_RS~0_combout ),
	.datab(\lcd_display|clk_400hz_enable~q ),
	.datac(\lcd_display|LCD_DB [3]),
	.datad(\lcd_display|LCD_DB~4_combout ),
	.cin(gnd),
	.combout(\lcd_display|LCD_DB~5_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|LCD_DB~5 .lut_mask = 16'hFCB0;
defparam \lcd_display|LCD_DB~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y45_N15
dffeas \lcd_display|LCD_DB[3] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|LCD_DB~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rst[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|LCD_DB [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|LCD_DB[3] .is_wysiwyg = "true";
defparam \lcd_display|LCD_DB[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N22
cycloneive_lcell_comb \lcd_display|LCD_DB[4]~15 (
// Equation(s):
// \lcd_display|LCD_DB[4]~15_combout  = (!\lcd_display|STATE.DISPOFF~q  & (!\lcd_display|STATE.DISPCLR~q  & (\lcd_display|LCD_DB[4]~9_combout  & !\lcd_display|STATE.DISPON~q )))

	.dataa(\lcd_display|STATE.DISPOFF~q ),
	.datab(\lcd_display|STATE.DISPCLR~q ),
	.datac(\lcd_display|LCD_DB[4]~9_combout ),
	.datad(\lcd_display|STATE.DISPON~q ),
	.cin(gnd),
	.combout(\lcd_display|LCD_DB[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|LCD_DB[4]~15 .lut_mask = 16'h0010;
defparam \lcd_display|LCD_DB[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y44_N12
cycloneive_lcell_comb \lcd_display|Mux2~1 (
// Equation(s):
// \lcd_display|Mux2~1_combout  = (\lcd_display|char_count [2] & (!\process_control|lcd_control [1] & (\lcd_display|char_count [3] $ (\lcd_display|char_count [1])))) # (!\lcd_display|char_count [2] & (\lcd_display|char_count [3] & 
// (\process_control|lcd_control [1] $ (!\lcd_display|char_count [1]))))

	.dataa(\lcd_display|char_count [2]),
	.datab(\lcd_display|char_count [3]),
	.datac(\process_control|lcd_control [1]),
	.datad(\lcd_display|char_count [1]),
	.cin(gnd),
	.combout(\lcd_display|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Mux2~1 .lut_mask = 16'h420C;
defparam \lcd_display|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N16
cycloneive_lcell_comb \lcd_display|LCD_DB~6 (
// Equation(s):
// \lcd_display|LCD_DB~6_combout  = (!\lcd_display|char_count [1] & (!\lcd_display|char_count [3] & (!\lcd_display|char_count [4] & !\lcd_display|char_count [2])))

	.dataa(\lcd_display|char_count [1]),
	.datab(\lcd_display|char_count [3]),
	.datac(\lcd_display|char_count [4]),
	.datad(\lcd_display|char_count [2]),
	.cin(gnd),
	.combout(\lcd_display|LCD_DB~6_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|LCD_DB~6 .lut_mask = 16'h0001;
defparam \lcd_display|LCD_DB~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y44_N20
cycloneive_lcell_comb \lcd_display|Mux2~0 (
// Equation(s):
// \lcd_display|Mux2~0_combout  = (\lcd_display|char_count [3] & ((\process_control|lcd_control [1]) # (\lcd_display|char_count [2] $ (\lcd_display|char_count [1])))) # (!\lcd_display|char_count [3] & (\process_control|lcd_control [1] & 
// (\lcd_display|char_count [2] $ (\lcd_display|char_count [1]))))

	.dataa(\lcd_display|char_count [2]),
	.datab(\lcd_display|char_count [3]),
	.datac(\process_control|lcd_control [1]),
	.datad(\lcd_display|char_count [1]),
	.cin(gnd),
	.combout(\lcd_display|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Mux2~0 .lut_mask = 16'hD4E8;
defparam \lcd_display|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y44_N18
cycloneive_lcell_comb \lcd_display|LCD_DB~7 (
// Equation(s):
// \lcd_display|LCD_DB~7_combout  = (!\lcd_display|char_count [0] & ((\lcd_display|LCD_DB~6_combout ) # ((\lcd_display|char_count [4] & \lcd_display|Mux2~0_combout ))))

	.dataa(\lcd_display|LCD_DB~6_combout ),
	.datab(\lcd_display|char_count [0]),
	.datac(\lcd_display|char_count [4]),
	.datad(\lcd_display|Mux2~0_combout ),
	.cin(gnd),
	.combout(\lcd_display|LCD_DB~7_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|LCD_DB~7 .lut_mask = 16'h3222;
defparam \lcd_display|LCD_DB~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y44_N14
cycloneive_lcell_comb \lcd_display|LCD_DB~8 (
// Equation(s):
// \lcd_display|LCD_DB~8_combout  = (\lcd_display|LCD_DB~7_combout ) # ((\lcd_display|Mux2~1_combout  & (\lcd_display|char_count [0] & \lcd_display|char_count [4])))

	.dataa(\lcd_display|Mux2~1_combout ),
	.datab(\lcd_display|char_count [0]),
	.datac(\lcd_display|char_count [4]),
	.datad(\lcd_display|LCD_DB~7_combout ),
	.cin(gnd),
	.combout(\lcd_display|LCD_DB~8_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|LCD_DB~8 .lut_mask = 16'hFF80;
defparam \lcd_display|LCD_DB~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y45_N0
cycloneive_lcell_comb \lcd_display|LCD_DB~10 (
// Equation(s):
// \lcd_display|LCD_DB~10_combout  = ((\lcd_display|STATE.PRINT_STRING~q  & ((\lcd_display|LCD_DB~8_combout ))) # (!\lcd_display|STATE.PRINT_STRING~q  & (\lcd_display|LCD_DB[4]~15_combout ))) # (!\rst[0]~input_o )

	.dataa(\lcd_display|STATE.PRINT_STRING~q ),
	.datab(\rst[0]~input_o ),
	.datac(\lcd_display|LCD_DB[4]~15_combout ),
	.datad(\lcd_display|LCD_DB~8_combout ),
	.cin(gnd),
	.combout(\lcd_display|LCD_DB~10_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|LCD_DB~10 .lut_mask = 16'hFB73;
defparam \lcd_display|LCD_DB~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y45_N20
cycloneive_lcell_comb \lcd_display|LCD_DB[4]~11 (
// Equation(s):
// \lcd_display|LCD_DB[4]~11_combout  = ((!\lcd_display|STATE.DROP_LCD_E~q  & (!\lcd_display|STATE.HOLD~q  & \lcd_display|clk_400hz_enable~q ))) # (!\rst[0]~input_o )

	.dataa(\lcd_display|STATE.DROP_LCD_E~q ),
	.datab(\lcd_display|STATE.HOLD~q ),
	.datac(\rst[0]~input_o ),
	.datad(\lcd_display|clk_400hz_enable~q ),
	.cin(gnd),
	.combout(\lcd_display|LCD_DB[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|LCD_DB[4]~11 .lut_mask = 16'h1F0F;
defparam \lcd_display|LCD_DB[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y45_N1
dffeas \lcd_display|LCD_DB[4] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|LCD_DB~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd_display|LCD_DB[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|LCD_DB [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|LCD_DB[4] .is_wysiwyg = "true";
defparam \lcd_display|LCD_DB[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y45_N2
cycloneive_lcell_comb \lcd_display|LCD_DB~12 (
// Equation(s):
// \lcd_display|LCD_DB~12_combout  = (\lcd_display|char_count [2] & \lcd_display|char_count [0])

	.dataa(gnd),
	.datab(\lcd_display|char_count [2]),
	.datac(gnd),
	.datad(\lcd_display|char_count [0]),
	.cin(gnd),
	.combout(\lcd_display|LCD_DB~12_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|LCD_DB~12 .lut_mask = 16'hCC00;
defparam \lcd_display|LCD_DB~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y45_N12
cycloneive_lcell_comb \lcd_display|LCD_DB~13 (
// Equation(s):
// \lcd_display|LCD_DB~13_combout  = (\lcd_display|char_count [1] & ((\lcd_display|char_count [0]) # (!\lcd_display|char_count [2]))) # (!\lcd_display|char_count [1] & (\lcd_display|char_count [2] $ (\lcd_display|char_count [0])))

	.dataa(\lcd_display|char_count [1]),
	.datab(\lcd_display|char_count [2]),
	.datac(gnd),
	.datad(\lcd_display|char_count [0]),
	.cin(gnd),
	.combout(\lcd_display|LCD_DB~13_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|LCD_DB~13 .lut_mask = 16'hBB66;
defparam \lcd_display|LCD_DB~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y45_N22
cycloneive_lcell_comb \lcd_display|LCD_DB~16 (
// Equation(s):
// \lcd_display|LCD_DB~16_combout  = (\lcd_display|char_count [4] & ((\process_control|lcd_control [1] & (\lcd_display|char_count [3])) # (!\process_control|lcd_control [1] & ((\lcd_display|LCD_DB~13_combout ))))) # (!\lcd_display|char_count [4] & 
// (!\lcd_display|char_count [3] & ((!\lcd_display|LCD_DB~13_combout ))))

	.dataa(\lcd_display|char_count [3]),
	.datab(\lcd_display|char_count [4]),
	.datac(\process_control|lcd_control [1]),
	.datad(\lcd_display|LCD_DB~13_combout ),
	.cin(gnd),
	.combout(\lcd_display|LCD_DB~16_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|LCD_DB~16 .lut_mask = 16'h8C91;
defparam \lcd_display|LCD_DB~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y45_N18
cycloneive_lcell_comb \lcd_display|LCD_DB~17 (
// Equation(s):
// \lcd_display|LCD_DB~17_combout  = (\lcd_display|LCD_DB~12_combout  & (\lcd_display|LCD_DB~16_combout  & ((\process_control|lcd_control [1]) # (!\lcd_display|char_count [3])))) # (!\lcd_display|LCD_DB~12_combout  & ((\lcd_display|LCD_DB~16_combout ) # 
// ((!\lcd_display|char_count [3]))))

	.dataa(\lcd_display|LCD_DB~12_combout ),
	.datab(\lcd_display|LCD_DB~16_combout ),
	.datac(\process_control|lcd_control [1]),
	.datad(\lcd_display|char_count [3]),
	.cin(gnd),
	.combout(\lcd_display|LCD_DB~17_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|LCD_DB~17 .lut_mask = 16'hC4DD;
defparam \lcd_display|LCD_DB~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y45_N30
cycloneive_lcell_comb \lcd_display|LCD_DB~14 (
// Equation(s):
// \lcd_display|LCD_DB~14_combout  = ((\lcd_display|STATE.PRINT_STRING~q  & ((!\lcd_display|LCD_DB~17_combout ))) # (!\lcd_display|STATE.PRINT_STRING~q  & (\lcd_display|LCD_DB[4]~15_combout ))) # (!\rst[0]~input_o )

	.dataa(\lcd_display|STATE.PRINT_STRING~q ),
	.datab(\rst[0]~input_o ),
	.datac(\lcd_display|LCD_DB[4]~15_combout ),
	.datad(\lcd_display|LCD_DB~17_combout ),
	.cin(gnd),
	.combout(\lcd_display|LCD_DB~14_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|LCD_DB~14 .lut_mask = 16'h73FB;
defparam \lcd_display|LCD_DB~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y45_N31
dffeas \lcd_display|LCD_DB[5] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|LCD_DB~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lcd_display|LCD_DB[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|LCD_DB [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|LCD_DB[5] .is_wysiwyg = "true";
defparam \lcd_display|LCD_DB[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y45_N24
cycloneive_lcell_comb \lcd_display|Selector3~0 (
// Equation(s):
// \lcd_display|Selector3~0_combout  = (\lcd_display|STATE.LINE2~q ) # ((\lcd_display|LCD_DB [6] & ((\lcd_display|STATE.HOLD~q ) # (\lcd_display|STATE.DROP_LCD_E~q ))))

	.dataa(\lcd_display|STATE.LINE2~q ),
	.datab(\lcd_display|STATE.HOLD~q ),
	.datac(\lcd_display|STATE.DROP_LCD_E~q ),
	.datad(\lcd_display|LCD_DB [6]),
	.cin(gnd),
	.combout(\lcd_display|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Selector3~0 .lut_mask = 16'hFEAA;
defparam \lcd_display|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y45_N2
cycloneive_lcell_comb \lcd_display|Selector3~1 (
// Equation(s):
// \lcd_display|Selector3~1_combout  = (\lcd_display|Selector3~0_combout ) # ((\lcd_display|STATE.PRINT_STRING~q  & \lcd_display|LCD_DB~17_combout ))

	.dataa(gnd),
	.datab(\lcd_display|Selector3~0_combout ),
	.datac(\lcd_display|STATE.PRINT_STRING~q ),
	.datad(\lcd_display|LCD_DB~17_combout ),
	.cin(gnd),
	.combout(\lcd_display|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Selector3~1 .lut_mask = 16'hFCCC;
defparam \lcd_display|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y45_N3
dffeas \lcd_display|LCD_DB[6] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\lcd_display|NXT_CMD.RETURN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|LCD_DB [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|LCD_DB[6] .is_wysiwyg = "true";
defparam \lcd_display|LCD_DB[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y45_N16
cycloneive_lcell_comb \lcd_display|Selector2~0 (
// Equation(s):
// \lcd_display|Selector2~0_combout  = (\lcd_display|STATE.LINE2~q ) # ((\lcd_display|STATE.RETURN~q ) # ((\lcd_display|LCD_DB [7] & \lcd_display|LCD_RS~0_combout )))

	.dataa(\lcd_display|STATE.LINE2~q ),
	.datab(\lcd_display|STATE.RETURN~q ),
	.datac(\lcd_display|LCD_DB [7]),
	.datad(\lcd_display|LCD_RS~0_combout ),
	.cin(gnd),
	.combout(\lcd_display|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \lcd_display|Selector2~0 .lut_mask = 16'hFEEE;
defparam \lcd_display|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y45_N17
dffeas \lcd_display|LCD_DB[7] (
	.clk(\clk[0]~inputclkctrl_outclk ),
	.d(\lcd_display|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst[0]~input_o ),
	.sload(gnd),
	.ena(\lcd_display|NXT_CMD.RETURN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lcd_display|LCD_DB [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lcd_display|LCD_DB[7] .is_wysiwyg = "true";
defparam \lcd_display|LCD_DB[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \ToggleSwitch[16]~input (
	.i(ToggleSwitch[16]),
	.ibar(gnd),
	.o(\ToggleSwitch[16]~input_o ));
// synopsys translate_off
defparam \ToggleSwitch[16]~input .bus_hold = "false";
defparam \ToggleSwitch[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \ToggleSwitch[17]~input (
	.i(ToggleSwitch[17]),
	.ibar(gnd),
	.o(\ToggleSwitch[17]~input_o ));
// synopsys translate_off
defparam \ToggleSwitch[17]~input .bus_hold = "false";
defparam \ToggleSwitch[17]~input .simulate_z_as = "z";
// synopsys translate_on

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign display_0[0] = \display_0[0]~output_o ;

assign display_0[1] = \display_0[1]~output_o ;

assign display_0[2] = \display_0[2]~output_o ;

assign display_0[3] = \display_0[3]~output_o ;

assign display_0[4] = \display_0[4]~output_o ;

assign display_0[5] = \display_0[5]~output_o ;

assign display_0[6] = \display_0[6]~output_o ;

assign display_1[0] = \display_1[0]~output_o ;

assign display_1[1] = \display_1[1]~output_o ;

assign display_1[2] = \display_1[2]~output_o ;

assign display_1[3] = \display_1[3]~output_o ;

assign display_1[4] = \display_1[4]~output_o ;

assign display_1[5] = \display_1[5]~output_o ;

assign display_1[6] = \display_1[6]~output_o ;

assign display_2[0] = \display_2[0]~output_o ;

assign display_2[1] = \display_2[1]~output_o ;

assign display_2[2] = \display_2[2]~output_o ;

assign display_2[3] = \display_2[3]~output_o ;

assign display_2[4] = \display_2[4]~output_o ;

assign display_2[5] = \display_2[5]~output_o ;

assign display_2[6] = \display_2[6]~output_o ;

assign display_3[0] = \display_3[0]~output_o ;

assign display_3[1] = \display_3[1]~output_o ;

assign display_3[2] = \display_3[2]~output_o ;

assign display_3[3] = \display_3[3]~output_o ;

assign display_3[4] = \display_3[4]~output_o ;

assign display_3[5] = \display_3[5]~output_o ;

assign display_3[6] = \display_3[6]~output_o ;

assign display_4[0] = \display_4[0]~output_o ;

assign display_4[1] = \display_4[1]~output_o ;

assign display_4[2] = \display_4[2]~output_o ;

assign display_4[3] = \display_4[3]~output_o ;

assign display_4[4] = \display_4[4]~output_o ;

assign display_4[5] = \display_4[5]~output_o ;

assign display_4[6] = \display_4[6]~output_o ;

assign display_5[0] = \display_5[0]~output_o ;

assign display_5[1] = \display_5[1]~output_o ;

assign display_5[2] = \display_5[2]~output_o ;

assign display_5[3] = \display_5[3]~output_o ;

assign display_5[4] = \display_5[4]~output_o ;

assign display_5[5] = \display_5[5]~output_o ;

assign display_5[6] = \display_5[6]~output_o ;

assign display_6[0] = \display_6[0]~output_o ;

assign display_6[1] = \display_6[1]~output_o ;

assign display_6[2] = \display_6[2]~output_o ;

assign display_6[3] = \display_6[3]~output_o ;

assign display_6[4] = \display_6[4]~output_o ;

assign display_6[5] = \display_6[5]~output_o ;

assign display_6[6] = \display_6[6]~output_o ;

assign display_7[0] = \display_7[0]~output_o ;

assign display_7[1] = \display_7[1]~output_o ;

assign display_7[2] = \display_7[2]~output_o ;

assign display_7[3] = \display_7[3]~output_o ;

assign display_7[4] = \display_7[4]~output_o ;

assign display_7[5] = \display_7[5]~output_o ;

assign display_7[6] = \display_7[6]~output_o ;

assign matrix_row[0] = \matrix_row[0]~output_o ;

assign matrix_row[1] = \matrix_row[1]~output_o ;

assign matrix_row[2] = \matrix_row[2]~output_o ;

assign matrix_row[3] = \matrix_row[3]~output_o ;

assign matrix_row[4] = \matrix_row[4]~output_o ;

assign matrix_row[5] = \matrix_row[5]~output_o ;

assign matrix_row[6] = \matrix_row[6]~output_o ;

assign matrix_row[7] = \matrix_row[7]~output_o ;

assign matrix_col[0] = \matrix_col[0]~output_o ;

assign matrix_col[1] = \matrix_col[1]~output_o ;

assign matrix_col[2] = \matrix_col[2]~output_o ;

assign matrix_col[3] = \matrix_col[3]~output_o ;

assign matrix_col[4] = \matrix_col[4]~output_o ;

assign matrix_col[5] = \matrix_col[5]~output_o ;

assign matrix_col[6] = \matrix_col[6]~output_o ;

assign matrix_col[7] = \matrix_col[7]~output_o ;

assign lcd_RS = \lcd_RS~output_o ;

assign lcd_RW = \lcd_RW~output_o ;

assign lcd_E = \lcd_E~output_o ;

assign lcd_DB[0] = \lcd_DB[0]~output_o ;

assign lcd_DB[1] = \lcd_DB[1]~output_o ;

assign lcd_DB[2] = \lcd_DB[2]~output_o ;

assign lcd_DB[3] = \lcd_DB[3]~output_o ;

assign lcd_DB[4] = \lcd_DB[4]~output_o ;

assign lcd_DB[5] = \lcd_DB[5]~output_o ;

assign lcd_DB[6] = \lcd_DB[6]~output_o ;

assign lcd_DB[7] = \lcd_DB[7]~output_o ;

assign lcd_ON = \lcd_ON~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
