// Seed: 1543674916
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  id_6(
      .id_0(1), .id_1(id_7)
  );
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input supply1 id_4,
    input tri id_5,
    output wor id_6,
    output supply0 id_7,
    output logic id_8,
    input wor id_9,
    input wire id_10,
    input wand id_11,
    output tri id_12,
    output uwire id_13,
    input uwire id_14,
    input wor id_15,
    output wor id_16,
    input tri1 id_17,
    output tri id_18
);
  wand id_20 = 1;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_20
  );
  wire id_21;
  assign id_8 = 1'b0 - id_0.id_15(1, id_9) && 1;
  always @(posedge 1'b0) begin : LABEL_0
    id_8 <= 1;
  end
endmodule
