
Motor.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000005a  00800200  00000c4e  00000ce2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000c4e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000e09  0080025a  0080025a  00000d3c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000d3c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000d6c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000003d0  00000000  00000000  00000dac  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00006ca6  00000000  00000000  0000117c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001905  00000000  00000000  00007e22  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001f86  00000000  00000000  00009727  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000cfc  00000000  00000000  0000b6b0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001398  00000000  00000000  0000c3ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000054f4  00000000  00000000  0000d744  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000368  00000000  00000000  00012c38  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
   2:	00 00       	nop
   4:	8e c0       	rjmp	.+284    	; 0x122 <__bad_interrupt>
   6:	00 00       	nop
   8:	8c c0       	rjmp	.+280    	; 0x122 <__bad_interrupt>
   a:	00 00       	nop
   c:	8a c0       	rjmp	.+276    	; 0x122 <__bad_interrupt>
   e:	00 00       	nop
  10:	88 c0       	rjmp	.+272    	; 0x122 <__bad_interrupt>
  12:	00 00       	nop
  14:	86 c0       	rjmp	.+268    	; 0x122 <__bad_interrupt>
  16:	00 00       	nop
  18:	84 c0       	rjmp	.+264    	; 0x122 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	82 c0       	rjmp	.+260    	; 0x122 <__bad_interrupt>
  1e:	00 00       	nop
  20:	80 c0       	rjmp	.+256    	; 0x122 <__bad_interrupt>
  22:	00 00       	nop
  24:	7e c0       	rjmp	.+252    	; 0x122 <__bad_interrupt>
  26:	00 00       	nop
  28:	7c c0       	rjmp	.+248    	; 0x122 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	7a c0       	rjmp	.+244    	; 0x122 <__bad_interrupt>
  2e:	00 00       	nop
  30:	78 c0       	rjmp	.+240    	; 0x122 <__bad_interrupt>
  32:	00 00       	nop
  34:	76 c0       	rjmp	.+236    	; 0x122 <__bad_interrupt>
  36:	00 00       	nop
  38:	74 c0       	rjmp	.+232    	; 0x122 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	72 c0       	rjmp	.+228    	; 0x122 <__bad_interrupt>
  3e:	00 00       	nop
  40:	70 c0       	rjmp	.+224    	; 0x122 <__bad_interrupt>
  42:	00 00       	nop
  44:	6e c0       	rjmp	.+220    	; 0x122 <__bad_interrupt>
  46:	00 00       	nop
  48:	6c c0       	rjmp	.+216    	; 0x122 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	6a c0       	rjmp	.+212    	; 0x122 <__bad_interrupt>
  4e:	00 00       	nop
  50:	68 c0       	rjmp	.+208    	; 0x122 <__bad_interrupt>
  52:	00 00       	nop
  54:	66 c0       	rjmp	.+204    	; 0x122 <__bad_interrupt>
  56:	00 00       	nop
  58:	64 c0       	rjmp	.+200    	; 0x122 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	62 c0       	rjmp	.+196    	; 0x122 <__bad_interrupt>
  5e:	00 00       	nop
  60:	60 c0       	rjmp	.+192    	; 0x122 <__bad_interrupt>
  62:	00 00       	nop
  64:	83 c5       	rjmp	.+2822   	; 0xb6c <__vector_25>
  66:	00 00       	nop
  68:	44 c5       	rjmp	.+2696   	; 0xaf2 <__vector_26>
  6a:	00 00       	nop
  6c:	5a c0       	rjmp	.+180    	; 0x122 <__bad_interrupt>
  6e:	00 00       	nop
  70:	58 c0       	rjmp	.+176    	; 0x122 <__bad_interrupt>
  72:	00 00       	nop
  74:	56 c0       	rjmp	.+172    	; 0x122 <__bad_interrupt>
  76:	00 00       	nop
  78:	54 c0       	rjmp	.+168    	; 0x122 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	52 c0       	rjmp	.+164    	; 0x122 <__bad_interrupt>
  7e:	00 00       	nop
  80:	50 c0       	rjmp	.+160    	; 0x122 <__bad_interrupt>
  82:	00 00       	nop
  84:	4e c0       	rjmp	.+156    	; 0x122 <__bad_interrupt>
  86:	00 00       	nop
  88:	4c c0       	rjmp	.+152    	; 0x122 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	4a c0       	rjmp	.+148    	; 0x122 <__bad_interrupt>
  8e:	00 00       	nop
  90:	48 c0       	rjmp	.+144    	; 0x122 <__bad_interrupt>
  92:	00 00       	nop
  94:	46 c0       	rjmp	.+140    	; 0x122 <__bad_interrupt>
  96:	00 00       	nop
  98:	44 c0       	rjmp	.+136    	; 0x122 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	42 c0       	rjmp	.+132    	; 0x122 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	40 c0       	rjmp	.+128    	; 0x122 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	3e c0       	rjmp	.+124    	; 0x122 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	3c c0       	rjmp	.+120    	; 0x122 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	3a c0       	rjmp	.+116    	; 0x122 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	38 c0       	rjmp	.+112    	; 0x122 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	36 c0       	rjmp	.+108    	; 0x122 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	34 c0       	rjmp	.+104    	; 0x122 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	32 c0       	rjmp	.+100    	; 0x122 <__bad_interrupt>
  be:	00 00       	nop
  c0:	30 c0       	rjmp	.+96     	; 0x122 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	2e c0       	rjmp	.+92     	; 0x122 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	2c c0       	rjmp	.+88     	; 0x122 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	2a c0       	rjmp	.+84     	; 0x122 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	28 c0       	rjmp	.+80     	; 0x122 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	26 c0       	rjmp	.+76     	; 0x122 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	24 c0       	rjmp	.+72     	; 0x122 <__bad_interrupt>
  da:	00 00       	nop
  dc:	22 c0       	rjmp	.+68     	; 0x122 <__bad_interrupt>
  de:	00 00       	nop
  e0:	20 c0       	rjmp	.+64     	; 0x122 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
  e4:	11 24       	eor	r1, r1
  e6:	1f be       	out	0x3f, r1	; 63
  e8:	cf ef       	ldi	r28, 0xFF	; 255
  ea:	d1 e2       	ldi	r29, 0x21	; 33
  ec:	de bf       	out	0x3e, r29	; 62
  ee:	cd bf       	out	0x3d, r28	; 61
  f0:	00 e0       	ldi	r16, 0x00	; 0
  f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
  f4:	12 e0       	ldi	r17, 0x02	; 2
  f6:	a0 e0       	ldi	r26, 0x00	; 0
  f8:	b2 e0       	ldi	r27, 0x02	; 2
  fa:	ee e4       	ldi	r30, 0x4E	; 78
  fc:	fc e0       	ldi	r31, 0x0C	; 12
  fe:	00 e0       	ldi	r16, 0x00	; 0
 100:	0b bf       	out	0x3b, r16	; 59
 102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
 104:	07 90       	elpm	r0, Z+
 106:	0d 92       	st	X+, r0
 108:	aa 35       	cpi	r26, 0x5A	; 90
 10a:	b1 07       	cpc	r27, r17
 10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
 10e:	20 e1       	ldi	r18, 0x10	; 16
 110:	aa e5       	ldi	r26, 0x5A	; 90
 112:	b2 e0       	ldi	r27, 0x02	; 2
 114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
 116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
 118:	a3 36       	cpi	r26, 0x63	; 99
 11a:	b2 07       	cpc	r27, r18
 11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
 11e:	51 d5       	rcall	.+2722   	; 0xbc2 <main>
 120:	94 c5       	rjmp	.+2856   	; 0xc4a <_exit>

00000122 <__bad_interrupt>:
 122:	6e cf       	rjmp	.-292    	; 0x0 <__vectors>

00000124 <IO_init>:

//Init_IO

void IO_init(void)
{
	SPI_DDR = SPI_OUTPUT_MASK;
 124:	87 ec       	ldi	r24, 0xC7	; 199
 126:	84 b9       	out	0x04, r24	; 4
	SPI2_DDR = SPI2_OUTPUT_MASK;
 128:	81 e8       	ldi	r24, 0x81	; 129
 12a:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <__TEXT_REGION_LENGTH__+0x700101>
	SOFTSPI_DDR = SOFTSPI_OUTPUT_MASK;
 12e:	88 e8       	ldi	r24, 0x88	; 136
 130:	8d b9       	out	0x0d, r24	; 13
	PUMPE_DDR2 = PUMPE2_OUTPUT_MASK;
 132:	84 e2       	ldi	r24, 0x24	; 36
 134:	83 bb       	out	0x13, r24	; 19
 136:	08 95       	ret

00000138 <RB_init>:
		}
	}
	rb->tail = tail;
	
	return 1;
}
 138:	fc 01       	movw	r30, r24
 13a:	11 82       	std	Z+1, r1	; 0x01
 13c:	10 82       	st	Z, r1
 13e:	08 95       	ret

00000140 <RB_free>:
 140:	fc 01       	movw	r30, r24
 142:	90 81       	ld	r25, Z
 144:	81 81       	ldd	r24, Z+1	; 0x01
 146:	98 17       	cp	r25, r24
 148:	20 f0       	brcs	.+8      	; 0x152 <RB_free+0x12>
 14a:	98 1b       	sub	r25, r24
 14c:	89 2f       	mov	r24, r25
 14e:	80 95       	com	r24
 150:	08 95       	ret
 152:	89 1b       	sub	r24, r25
 154:	08 95       	ret

00000156 <RB_length>:
 156:	fc 01       	movw	r30, r24
 158:	20 81       	ld	r18, Z
 15a:	91 81       	ldd	r25, Z+1	; 0x01
 15c:	29 17       	cp	r18, r25
 15e:	18 f0       	brcs	.+6      	; 0x166 <RB_length+0x10>
 160:	82 2f       	mov	r24, r18
 162:	89 1b       	sub	r24, r25
 164:	08 95       	ret
 166:	89 2f       	mov	r24, r25
 168:	82 1b       	sub	r24, r18
 16a:	80 95       	com	r24
 16c:	08 95       	ret

0000016e <RB_readByte>:
 16e:	cf 93       	push	r28
 170:	df 93       	push	r29
 172:	ec 01       	movw	r28, r24
 174:	f0 df       	rcall	.-32     	; 0x156 <RB_length>
 176:	88 23       	and	r24, r24
 178:	39 f0       	breq	.+14     	; 0x188 <RB_readByte+0x1a>
 17a:	99 81       	ldd	r25, Y+1	; 0x01
 17c:	fe 01       	movw	r30, r28
 17e:	e9 0f       	add	r30, r25
 180:	f1 1d       	adc	r31, r1
 182:	82 81       	ldd	r24, Z+2	; 0x02
 184:	9f 5f       	subi	r25, 0xFF	; 255
 186:	99 83       	std	Y+1, r25	; 0x01
 188:	df 91       	pop	r29
 18a:	cf 91       	pop	r28
 18c:	08 95       	ret

0000018e <RB_writeByte>:
 18e:	0f 93       	push	r16
 190:	1f 93       	push	r17
 192:	cf 93       	push	r28
 194:	df 93       	push	r29
 196:	ec 01       	movw	r28, r24
 198:	06 2f       	mov	r16, r22
 19a:	18 81       	ld	r17, Y
 19c:	d1 df       	rcall	.-94     	; 0x140 <RB_free>
 19e:	88 23       	and	r24, r24
 1a0:	f1 f3       	breq	.-4      	; 0x19e <RB_writeByte+0x10>
 1a2:	01 11       	cpse	r16, r1
 1a4:	01 c0       	rjmp	.+2      	; 0x1a8 <RB_writeByte+0x1a>
 1a6:	0f ef       	ldi	r16, 0xFF	; 255
 1a8:	fe 01       	movw	r30, r28
 1aa:	e1 0f       	add	r30, r17
 1ac:	f1 1d       	adc	r31, r1
 1ae:	02 83       	std	Z+2, r16	; 0x02
 1b0:	1f 5f       	subi	r17, 0xFF	; 255
 1b2:	18 83       	st	Y, r17
 1b4:	81 e0       	ldi	r24, 0x01	; 1
 1b6:	df 91       	pop	r29
 1b8:	cf 91       	pop	r28
 1ba:	1f 91       	pop	r17
 1bc:	0f 91       	pop	r16
 1be:	08 95       	ret

000001c0 <RB_write>:

unsigned char RB_write( ring_buffer_t *rb, char *data, unsigned char datal )
{
 1c0:	ff 92       	push	r15
 1c2:	0f 93       	push	r16
 1c4:	1f 93       	push	r17
 1c6:	cf 93       	push	r28
 1c8:	df 93       	push	r29
	unsigned char head;
	
	head = rb->head;
	
	if (datal == 0)
 1ca:	44 23       	and	r20, r20
 1cc:	c9 f0       	breq	.+50     	; 0x200 <RB_write+0x40>
 1ce:	c4 2f       	mov	r28, r20
 1d0:	d7 2f       	mov	r29, r23
 1d2:	f6 2e       	mov	r15, r22
 1d4:	8c 01       	movw	r16, r24
	{
		return  0;
	}
	
	while(RB_free(rb) < datal);
 1d6:	b4 df       	rcall	.-152    	; 0x140 <RB_free>
 1d8:	8c 17       	cp	r24, r28
 1da:	f0 f3       	brcs	.-4      	; 0x1d8 <RB_write+0x18>

unsigned char RB_write( ring_buffer_t *rb, char *data, unsigned char datal )
{
	unsigned char head;
	
	head = rb->head;
 1dc:	f8 01       	movw	r30, r16
 1de:	90 81       	ld	r25, Z
 1e0:	ef 2d       	mov	r30, r15
 1e2:	fd 2f       	mov	r31, r29
 1e4:	c9 0f       	add	r28, r25
	
	while(RB_free(rb) < datal);
	
	while(datal--)
	{
		rb->data[head++] = *data++;
 1e6:	21 91       	ld	r18, Z+
 1e8:	d8 01       	movw	r26, r16
 1ea:	a9 0f       	add	r26, r25
 1ec:	b1 1d       	adc	r27, r1
 1ee:	12 96       	adiw	r26, 0x02	; 2
 1f0:	2c 93       	st	X, r18
 1f2:	9f 5f       	subi	r25, 0xFF	; 255
		return  0;
	}
	
	while(RB_free(rb) < datal);
	
	while(datal--)
 1f4:	9c 13       	cpse	r25, r28
 1f6:	f7 cf       	rjmp	.-18     	; 0x1e6 <RB_write+0x26>
		{
			head = 0;
		}
	}
	
	rb->head = head;
 1f8:	f8 01       	movw	r30, r16
 1fa:	c0 83       	st	Z, r28
	
	return 1;
 1fc:	81 e0       	ldi	r24, 0x01	; 1
 1fe:	01 c0       	rjmp	.+2      	; 0x202 <RB_write+0x42>
	
	head = rb->head;
	
	if (datal == 0)
	{
		return  0;
 200:	80 e0       	ldi	r24, 0x00	; 0
	}
	
	rb->head = head;
	
	return 1;
}
 202:	df 91       	pop	r29
 204:	cf 91       	pop	r28
 206:	1f 91       	pop	r17
 208:	0f 91       	pop	r16
 20a:	ff 90       	pop	r15
 20c:	08 95       	ret

0000020e <softspi_clk_low>:
}
void softspi_write_uint16(uint16_t x)
{
	softspi_write_uint8((uint8_t)(x >> 8));
	softspi_write_uint8((uint8_t)(x & 0xff));
}
 20e:	2e 98       	cbi	0x05, 6	; 5
 210:	08 95       	ret

00000212 <softspi_clk_high>:
 212:	2e 9a       	sbi	0x05, 6	; 5
 214:	08 95       	ret

00000216 <softspi_mosi_low>:
 216:	73 98       	cbi	0x0e, 3	; 14
 218:	08 95       	ret

0000021a <softspi_mosi_high>:
 21a:	73 9a       	sbi	0x0e, 3	; 14
 21c:	08 95       	ret

0000021e <softspi_write_bit>:
 21e:	cf 93       	push	r28
 220:	df 93       	push	r29
 222:	d8 2f       	mov	r29, r24
 224:	c6 2f       	mov	r28, r22
 226:	f3 df       	rcall	.-26     	; 0x20e <softspi_clk_low>
 228:	cd 23       	and	r28, r29
 22a:	11 f0       	breq	.+4      	; 0x230 <softspi_write_bit+0x12>
 22c:	f6 df       	rcall	.-20     	; 0x21a <softspi_mosi_high>
 22e:	01 c0       	rjmp	.+2      	; 0x232 <softspi_write_bit+0x14>
 230:	f2 df       	rcall	.-28     	; 0x216 <softspi_mosi_low>
 232:	8a e1       	ldi	r24, 0x1A	; 26
 234:	8a 95       	dec	r24
 236:	f1 f7       	brne	.-4      	; 0x234 <softspi_write_bit+0x16>
 238:	00 c0       	rjmp	.+0      	; 0x23a <softspi_write_bit+0x1c>
 23a:	eb df       	rcall	.-42     	; 0x212 <softspi_clk_high>
 23c:	8a e1       	ldi	r24, 0x1A	; 26
 23e:	8a 95       	dec	r24
 240:	f1 f7       	brne	.-4      	; 0x23e <softspi_write_bit+0x20>
 242:	00 c0       	rjmp	.+0      	; 0x244 <softspi_write_bit+0x26>
 244:	df 91       	pop	r29
 246:	cf 91       	pop	r28
 248:	08 95       	ret

0000024a <softspi_write_uint8>:
 24a:	cf 93       	push	r28
 24c:	c8 2f       	mov	r28, r24
 24e:	f8 94       	cli
 250:	60 e8       	ldi	r22, 0x80	; 128
 252:	e5 df       	rcall	.-54     	; 0x21e <softspi_write_bit>
 254:	60 e4       	ldi	r22, 0x40	; 64
 256:	8c 2f       	mov	r24, r28
 258:	e2 df       	rcall	.-60     	; 0x21e <softspi_write_bit>
 25a:	60 e2       	ldi	r22, 0x20	; 32
 25c:	8c 2f       	mov	r24, r28
 25e:	df df       	rcall	.-66     	; 0x21e <softspi_write_bit>
 260:	60 e1       	ldi	r22, 0x10	; 16
 262:	8c 2f       	mov	r24, r28
 264:	dc df       	rcall	.-72     	; 0x21e <softspi_write_bit>
 266:	68 e0       	ldi	r22, 0x08	; 8
 268:	8c 2f       	mov	r24, r28
 26a:	d9 df       	rcall	.-78     	; 0x21e <softspi_write_bit>
 26c:	64 e0       	ldi	r22, 0x04	; 4
 26e:	8c 2f       	mov	r24, r28
 270:	d6 df       	rcall	.-84     	; 0x21e <softspi_write_bit>
 272:	62 e0       	ldi	r22, 0x02	; 2
 274:	8c 2f       	mov	r24, r28
 276:	d3 df       	rcall	.-90     	; 0x21e <softspi_write_bit>
 278:	61 e0       	ldi	r22, 0x01	; 1
 27a:	8c 2f       	mov	r24, r28
 27c:	d0 df       	rcall	.-96     	; 0x21e <softspi_write_bit>
 27e:	78 94       	sei
 280:	cf 91       	pop	r28
 282:	08 95       	ret

00000284 <softspi_read_bit>:

#if (SOFTSPI_DONT_USE_MISO == 0)

void softspi_read_bit(uint8_t* x, uint8_t i)
{
 284:	1f 93       	push	r17
 286:	cf 93       	push	r28
 288:	df 93       	push	r29
 28a:	ec 01       	movw	r28, r24
 28c:	16 2f       	mov	r17, r22
	
	/* read at falling edge */
	softspi_clk_low();
 28e:	bf df       	rcall	.-130    	; 0x20e <softspi_clk_low>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 290:	8a e1       	ldi	r24, 0x1A	; 26
 292:	8a 95       	dec	r24
 294:	f1 f7       	brne	.-4      	; 0x292 <softspi_read_bit+0xe>
	_delay_us(5);
	#if 0
	/* no need, atmega328p clock below 50mhz */
	/* softspi_wait_clk(); */
	#endif
	softspi_clk_high();
 296:	00 c0       	rjmp	.+0      	; 0x298 <softspi_read_bit+0x14>
 298:	bc df       	rcall	.-136    	; 0x212 <softspi_clk_high>

	if (SOFTSPI_MISO_PIN & SOFTSPI_MISO_BIT) *x |= 1 << i;
 29a:	65 9b       	sbis	0x0c, 5	; 12
 29c:	0a c0       	rjmp	.+20     	; 0x2b2 <softspi_read_bit+0x2e>
 29e:	81 e0       	ldi	r24, 0x01	; 1
 2a0:	90 e0       	ldi	r25, 0x00	; 0
 2a2:	02 c0       	rjmp	.+4      	; 0x2a8 <softspi_read_bit+0x24>
 2a4:	88 0f       	add	r24, r24
 2a6:	99 1f       	adc	r25, r25
 2a8:	1a 95       	dec	r17
 2aa:	e2 f7       	brpl	.-8      	; 0x2a4 <softspi_read_bit+0x20>
 2ac:	98 81       	ld	r25, Y
 2ae:	89 2b       	or	r24, r25
 2b0:	88 83       	st	Y, r24
 2b2:	8a e1       	ldi	r24, 0x1A	; 26
 2b4:	8a 95       	dec	r24
 2b6:	f1 f7       	brne	.-4      	; 0x2b4 <softspi_read_bit+0x30>
 2b8:	00 c0       	rjmp	.+0      	; 0x2ba <softspi_read_bit+0x36>
	_delay_us(5);

}
 2ba:	df 91       	pop	r29
 2bc:	cf 91       	pop	r28
 2be:	1f 91       	pop	r17
 2c0:	08 95       	ret

000002c2 <softspi_read_uint8>:

uint8_t softspi_read_uint8(void)
{
 2c2:	cf 93       	push	r28
 2c4:	df 93       	push	r29
 2c6:	1f 92       	push	r1
 2c8:	cd b7       	in	r28, 0x3d	; 61
 2ca:	de b7       	in	r29, 0x3e	; 62
	/* receive msb first, sample at clock falling edge */

	/* must be initialized to 0 */
	uint8_t x = 0;
 2cc:	19 82       	std	Y+1, r1	; 0x01

	SOFTSPI_MISO_PORT &= ~SOFTSPI_MOSI_BIT;
 2ce:	73 98       	cbi	0x0e, 3	; 14
	softspi_read_bit(&x, 7);
 2d0:	67 e0       	ldi	r22, 0x07	; 7
 2d2:	ce 01       	movw	r24, r28
 2d4:	01 96       	adiw	r24, 0x01	; 1
 2d6:	d6 df       	rcall	.-84     	; 0x284 <softspi_read_bit>
	softspi_read_bit(&x, 6);
 2d8:	66 e0       	ldi	r22, 0x06	; 6
 2da:	ce 01       	movw	r24, r28
 2dc:	01 96       	adiw	r24, 0x01	; 1
 2de:	d2 df       	rcall	.-92     	; 0x284 <softspi_read_bit>
	softspi_read_bit(&x, 5);
 2e0:	65 e0       	ldi	r22, 0x05	; 5
 2e2:	ce 01       	movw	r24, r28
 2e4:	01 96       	adiw	r24, 0x01	; 1
 2e6:	ce df       	rcall	.-100    	; 0x284 <softspi_read_bit>
	softspi_read_bit(&x, 4);
 2e8:	64 e0       	ldi	r22, 0x04	; 4
 2ea:	ce 01       	movw	r24, r28
 2ec:	01 96       	adiw	r24, 0x01	; 1
 2ee:	ca df       	rcall	.-108    	; 0x284 <softspi_read_bit>
	softspi_read_bit(&x, 3);
 2f0:	63 e0       	ldi	r22, 0x03	; 3
 2f2:	ce 01       	movw	r24, r28
 2f4:	01 96       	adiw	r24, 0x01	; 1
 2f6:	c6 df       	rcall	.-116    	; 0x284 <softspi_read_bit>
	softspi_read_bit(&x, 2);
 2f8:	62 e0       	ldi	r22, 0x02	; 2
 2fa:	ce 01       	movw	r24, r28
 2fc:	01 96       	adiw	r24, 0x01	; 1
 2fe:	c2 df       	rcall	.-124    	; 0x284 <softspi_read_bit>
	softspi_read_bit(&x, 1);
 300:	61 e0       	ldi	r22, 0x01	; 1
 302:	ce 01       	movw	r24, r28
 304:	01 96       	adiw	r24, 0x01	; 1
 306:	be df       	rcall	.-132    	; 0x284 <softspi_read_bit>
	softspi_read_bit(&x, 0);
 308:	60 e0       	ldi	r22, 0x00	; 0
 30a:	ce 01       	movw	r24, r28
 30c:	01 96       	adiw	r24, 0x01	; 1
 30e:	ba df       	rcall	.-140    	; 0x284 <softspi_read_bit>
 310:	89 81       	ldd	r24, Y+1	; 0x01

	return x;
}
 312:	0f 90       	pop	r0
 314:	df 91       	pop	r29
 316:	cf 91       	pop	r28
 318:	08 95       	ret

0000031a <spi_transmit>:
 31a:	8e bd       	out	0x2e, r24	; 46
}

uint8_t spi_transmit(uint8_t data)
{
	SPDR = data;
	while(!(SPSR & (1<<SPIF)));
 31c:	0d b4       	in	r0, 0x2d	; 45
 31e:	07 fe       	sbrs	r0, 7
 320:	fd cf       	rjmp	.-6      	; 0x31c <spi_transmit+0x2>
	return data;
}
 322:	08 95       	ret

00000324 <spi_receive>:

char spi_receive(void)
{
	char data;
	// Wait for reception complete
	SPDR = 0x00;
 324:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & (1<<SPIF)));
 326:	0d b4       	in	r0, 0x2d	; 45
 328:	07 fe       	sbrs	r0, 7
 32a:	fd cf       	rjmp	.-6      	; 0x326 <spi_receive+0x2>
	data = SPDR;
 32c:	8e b5       	in	r24, 0x2e	; 46
	// Return data register
	return data;
}
 32e:	08 95       	ret

00000330 <enable_Slave>:

void enable_Slave(uint8_t Slave)
{
	switch (Slave)
 330:	88 23       	and	r24, r24
 332:	19 f0       	breq	.+6      	; 0x33a <enable_Slave+0xa>
 334:	81 30       	cpi	r24, 0x01	; 1
 336:	19 f0       	breq	.+6      	; 0x33e <enable_Slave+0xe>
 338:	08 95       	ret
	{
		case TMC4671:
		SPI_CS_TMC4671_PORT &= ~SPI_CS_TMC4671_BIT;
 33a:	77 98       	cbi	0x0e, 7	; 14
		break;
 33c:	08 95       	ret
		
		case TMC6200:
		SPI_CS_TMC6200_PORT &= ~SPI_CS_TMC6200_BIT;
 33e:	28 98       	cbi	0x05, 0	; 5
 340:	08 95       	ret

00000342 <disable_Slave>:
	}
}

void disable_Slave(uint8_t Slave)
{
	switch (Slave)
 342:	88 23       	and	r24, r24
 344:	19 f0       	breq	.+6      	; 0x34c <disable_Slave+0xa>
 346:	81 30       	cpi	r24, 0x01	; 1
 348:	19 f0       	breq	.+6      	; 0x350 <disable_Slave+0xe>
 34a:	08 95       	ret
	{
		case TMC4671:
		SPI_CS_TMC4671_PORT |= SPI_CS_TMC4671_BIT;
 34c:	77 9a       	sbi	0x0e, 7	; 14
		break;
 34e:	08 95       	ret
		
		case TMC6200:
		SPI_CS_TMC6200_PORT |= SPI_CS_TMC6200_BIT;
 350:	28 9a       	sbi	0x05, 0	; 5
 352:	08 95       	ret

00000354 <SPI_init>:

void SPI_init(void)
{
	// Einstellungen für TMC4671: CLK = 1MHz, SPI-Mode = 3, MSB first)

	SPCR = ((1<<SPE)|       // SPI Enable					(1 = Enable, 0 = Disable)					Datasheet S. 197 (Kapitel 21.2.1)
 354:	8f e5       	ldi	r24, 0x5F	; 95
 356:	8c bd       	out	0x2c, r24	; 44
	(1<<MSTR)|              // Master/Slave select			(0 = Slave, 1 = Master)						Datasheet S. 197 (Kapitel 21.2.1)
	(1<<SPR1)|(1<<SPR0)|    // SPI Clock Rate				(Divider Systemclock 16MHz)					Datasheet S. 198 (Kapitel 21.2.1)
	(1<<CPOL)|              // Clock Polarity when idle		(0 = low, 1 = SCK high)						Datasheet S. 197 (Kapitel 21.2.1)
	(1<<CPHA));             // Clock Phase edge sampling	(0 = leading, 1 = trailing edge sampling)	Datasheet S. 197 (Kapitel 21.2.1)

	SPSR = (0<<SPI2X);      // Double Clock Rate			(0 = Disable, 1 = Enable)					Datasheet S. 198 (Kapitel 21.2.1)
 358:	1d bc       	out	0x2d, r1	; 45

	disable_Slave(TMC4671);
 35a:	80 e0       	ldi	r24, 0x00	; 0
 35c:	f2 df       	rcall	.-28     	; 0x342 <disable_Slave>
	disable_Slave(TMC6200);
 35e:	81 e0       	ldi	r24, 0x01	; 1
 360:	f0 cf       	rjmp	.-32     	; 0x342 <disable_Slave>
 362:	08 95       	ret

00000364 <tmc40bit_writeInt>:
    tmc40bit_writeInt(motor, address, value);
}

void tmc4671_writeInt(unsigned int motor, unsigned char address, unsigned long value)
{
    tmc40bit_writeInt(motor, address, value);
 364:	cf 92       	push	r12
 366:	df 92       	push	r13
 368:	ef 92       	push	r14
 36a:	ff 92       	push	r15
 36c:	0f 93       	push	r16
 36e:	1f 93       	push	r17
 370:	cf 93       	push	r28
 372:	df 93       	push	r29
 374:	cd b7       	in	r28, 0x3d	; 61
 376:	de b7       	in	r29, 0x3e	; 62
 378:	2b 97       	sbiw	r28, 0x0b	; 11
 37a:	0f b6       	in	r0, 0x3f	; 63
 37c:	f8 94       	cli
 37e:	de bf       	out	0x3e, r29	; 62
 380:	0f be       	out	0x3f, r0	; 63
 382:	cd bf       	out	0x3d, r28	; 61
 384:	fe 01       	movw	r30, r28
 386:	31 96       	adiw	r30, 0x01	; 1
 388:	76 e0       	ldi	r23, 0x06	; 6
 38a:	df 01       	movw	r26, r30
 38c:	1d 92       	st	X+, r1
 38e:	7a 95       	dec	r23
 390:	e9 f7       	brne	.-6      	; 0x38c <tmc40bit_writeInt+0x28>
 392:	60 68       	ori	r22, 0x80	; 128
 394:	69 83       	std	Y+1, r22	; 0x01
 396:	5a 83       	std	Y+2, r21	; 0x02
 398:	4b 83       	std	Y+3, r20	; 0x03
 39a:	3c 83       	std	Y+4, r19	; 0x04
 39c:	2d 83       	std	Y+5, r18	; 0x05
 39e:	01 97       	sbiw	r24, 0x01	; 1
 3a0:	09 f0       	breq	.+2      	; 0x3a4 <tmc40bit_writeInt+0x40>
 3a2:	46 c0       	rjmp	.+140    	; 0x430 <__LOCK_REGION_LENGTH__+0x30>
 3a4:	36 96       	adiw	r30, 0x06	; 6
 3a6:	85 e0       	ldi	r24, 0x05	; 5
 3a8:	df 01       	movw	r26, r30
 3aa:	1d 92       	st	X+, r1
 3ac:	8a 95       	dec	r24
 3ae:	e9 f7       	brne	.-6      	; 0x3aa <tmc40bit_writeInt+0x46>
 3b0:	80 e0       	ldi	r24, 0x00	; 0
 3b2:	92 e0       	ldi	r25, 0x02	; 2
 3b4:	8c d3       	rcall	.+1816   	; 0xace <Uart_Transmit_IT_PC>
 3b6:	fe 01       	movw	r30, r28
 3b8:	31 96       	adiw	r30, 0x01	; 1
 3ba:	6f 01       	movw	r12, r30
 3bc:	00 e0       	ldi	r16, 0x00	; 0
 3be:	10 e0       	ldi	r17, 0x00	; 0
 3c0:	d6 01       	movw	r26, r12
 3c2:	fd 90       	ld	r15, X+
 3c4:	6d 01       	movw	r12, r26
 3c6:	f1 10       	cpse	r15, r1
 3c8:	04 c0       	rjmp	.+8      	; 0x3d2 <tmc40bit_writeInt+0x6e>
 3ca:	85 e1       	ldi	r24, 0x15	; 21
 3cc:	92 e0       	ldi	r25, 0x02	; 2
 3ce:	7f d3       	rcall	.+1790   	; 0xace <Uart_Transmit_IT_PC>
 3d0:	1b c0       	rjmp	.+54     	; 0x408 <__LOCK_REGION_LENGTH__+0x8>
 3d2:	bf e0       	ldi	r27, 0x0F	; 15
 3d4:	bf 15       	cp	r27, r15
 3d6:	70 f0       	brcs	.+28     	; 0x3f4 <tmc40bit_writeInt+0x90>
 3d8:	86 e1       	ldi	r24, 0x16	; 22
 3da:	92 e0       	ldi	r25, 0x02	; 2
 3dc:	78 d3       	rcall	.+1776   	; 0xace <Uart_Transmit_IT_PC>
 3de:	40 e1       	ldi	r20, 0x10	; 16
 3e0:	be 01       	movw	r22, r28
 3e2:	69 5f       	subi	r22, 0xF9	; 249
 3e4:	7f 4f       	sbci	r23, 0xFF	; 255
 3e6:	8f 2d       	mov	r24, r15
 3e8:	90 e0       	ldi	r25, 0x00	; 0
 3ea:	fc d3       	rcall	.+2040   	; 0xbe4 <__itoa_ncheck>
 3ec:	ce 01       	movw	r24, r28
 3ee:	07 96       	adiw	r24, 0x07	; 7
 3f0:	6e d3       	rcall	.+1756   	; 0xace <Uart_Transmit_IT_PC>
 3f2:	0a c0       	rjmp	.+20     	; 0x408 <__LOCK_REGION_LENGTH__+0x8>
 3f4:	40 e1       	ldi	r20, 0x10	; 16
 3f6:	be 01       	movw	r22, r28
 3f8:	69 5f       	subi	r22, 0xF9	; 249
 3fa:	7f 4f       	sbci	r23, 0xFF	; 255
 3fc:	8f 2d       	mov	r24, r15
 3fe:	90 e0       	ldi	r25, 0x00	; 0
 400:	f1 d3       	rcall	.+2018   	; 0xbe4 <__itoa_ncheck>
 402:	ce 01       	movw	r24, r28
 404:	07 96       	adiw	r24, 0x07	; 7
 406:	63 d3       	rcall	.+1734   	; 0xace <Uart_Transmit_IT_PC>
 408:	04 30       	cpi	r16, 0x04	; 4
 40a:	11 05       	cpc	r17, r1
 40c:	1c f4       	brge	.+6      	; 0x414 <__LOCK_REGION_LENGTH__+0x14>
 40e:	88 e1       	ldi	r24, 0x18	; 24
 410:	92 e0       	ldi	r25, 0x02	; 2
 412:	5d d3       	rcall	.+1722   	; 0xace <Uart_Transmit_IT_PC>
 414:	0f 5f       	subi	r16, 0xFF	; 255
 416:	1f 4f       	sbci	r17, 0xFF	; 255
 418:	05 30       	cpi	r16, 0x05	; 5
 41a:	11 05       	cpc	r17, r1
 41c:	89 f6       	brne	.-94     	; 0x3c0 <tmc40bit_writeInt+0x5c>
 41e:	ef e3       	ldi	r30, 0x3F	; 63
 420:	fc e9       	ldi	r31, 0x9C	; 156
 422:	31 97       	sbiw	r30, 0x01	; 1
 424:	f1 f7       	brne	.-4      	; 0x422 <__LOCK_REGION_LENGTH__+0x22>
 426:	00 c0       	rjmp	.+0      	; 0x428 <__LOCK_REGION_LENGTH__+0x28>
 428:	00 00       	nop
 42a:	8a e1       	ldi	r24, 0x1A	; 26
 42c:	92 e0       	ldi	r25, 0x02	; 2
 42e:	4f d3       	rcall	.+1694   	; 0xace <Uart_Transmit_IT_PC>
 430:	80 e0       	ldi	r24, 0x00	; 0
 432:	7e df       	rcall	.-260    	; 0x330 <enable_Slave>
 434:	8e 01       	movw	r16, r28
 436:	0f 5f       	subi	r16, 0xFF	; 255
 438:	1f 4f       	sbci	r17, 0xFF	; 255
 43a:	7e 01       	movw	r14, r28
 43c:	f6 e0       	ldi	r31, 0x06	; 6
 43e:	ef 0e       	add	r14, r31
 440:	f1 1c       	adc	r15, r1
 442:	d8 01       	movw	r26, r16
 444:	8d 91       	ld	r24, X+
 446:	8d 01       	movw	r16, r26
 448:	00 df       	rcall	.-512    	; 0x24a <softspi_write_uint8>
 44a:	0e 15       	cp	r16, r14
 44c:	1f 05       	cpc	r17, r15
 44e:	c9 f7       	brne	.-14     	; 0x442 <__LOCK_REGION_LENGTH__+0x42>
 450:	80 e0       	ldi	r24, 0x00	; 0
 452:	77 df       	rcall	.-274    	; 0x342 <disable_Slave>
 454:	2b 96       	adiw	r28, 0x0b	; 11
 456:	0f b6       	in	r0, 0x3f	; 63
 458:	f8 94       	cli
 45a:	de bf       	out	0x3e, r29	; 62
 45c:	0f be       	out	0x3f, r0	; 63
 45e:	cd bf       	out	0x3d, r28	; 61
 460:	df 91       	pop	r29
 462:	cf 91       	pop	r28
 464:	1f 91       	pop	r17
 466:	0f 91       	pop	r16
 468:	ff 90       	pop	r15
 46a:	ef 90       	pop	r14
 46c:	df 90       	pop	r13
 46e:	cf 90       	pop	r12
 470:	08 95       	ret

00000472 <tmc40bit_readInt>:
    // CS TMC6200 HIGH
    disable_Slave(TMC4671);
}

int32_t tmc40bit_readInt(unsigned int debug_message, unsigned char address)
{
 472:	5f 92       	push	r5
 474:	6f 92       	push	r6
 476:	7f 92       	push	r7
 478:	8f 92       	push	r8
 47a:	9f 92       	push	r9
 47c:	af 92       	push	r10
 47e:	bf 92       	push	r11
 480:	cf 92       	push	r12
 482:	df 92       	push	r13
 484:	ef 92       	push	r14
 486:	ff 92       	push	r15
 488:	0f 93       	push	r16
 48a:	1f 93       	push	r17
 48c:	cf 93       	push	r28
 48e:	df 93       	push	r29
 490:	cd b7       	in	r28, 0x3d	; 61
 492:	de b7       	in	r29, 0x3e	; 62
 494:	2b 97       	sbiw	r28, 0x0b	; 11
 496:	0f b6       	in	r0, 0x3f	; 63
 498:	f8 94       	cli
 49a:	de bf       	out	0x3e, r29	; 62
 49c:	0f be       	out	0x3f, r0	; 63
 49e:	cd bf       	out	0x3d, r28	; 61
 4a0:	8c 01       	movw	r16, r24
    // Read-Buffer (Array uint8_t)
    char rbuf[6] = {'\0'};
 4a2:	fe 01       	movw	r30, r28
 4a4:	31 96       	adiw	r30, 0x01	; 1
 4a6:	86 e0       	ldi	r24, 0x06	; 6
 4a8:	df 01       	movw	r26, r30
 4aa:	1d 92       	st	X+, r1
 4ac:	8a 95       	dec	r24
 4ae:	e9 f7       	brne	.-6      	; 0x4aa <tmc40bit_readInt+0x38>

    // Return-Value (uint32_t)
    int32_t value = 0;

    // Read-Mode (First Bit = 0)
    address &= 0x7F;
 4b0:	6f 77       	andi	r22, 0x7F	; 127
 4b2:	f6 2e       	mov	r15, r22

    rbuf[0] = (char)address;
 4b4:	69 83       	std	Y+1, r22	; 0x01

    // CS TMC6200 LOW
    enable_Slave(TMC4671);
 4b6:	80 e0       	ldi	r24, 0x00	; 0
 4b8:	3b df       	rcall	.-394    	; 0x330 <enable_Slave>

    // write address
    softspi_write_uint8(address);
 4ba:	8f 2d       	mov	r24, r15
 4bc:	c6 de       	rcall	.-628    	; 0x24a <softspi_write_uint8>
 4be:	7e 01       	movw	r14, r28
 4c0:	b2 e0       	ldi	r27, 0x02	; 2
 4c2:	eb 0e       	add	r14, r27
 4c4:	f1 1c       	adc	r15, r1
 4c6:	6e 01       	movw	r12, r28
 4c8:	e6 e0       	ldi	r30, 0x06	; 6
 4ca:	ce 0e       	add	r12, r30

    // read 4 Bytes data
    for(int k = 1 ; k<5 ; k++)
    {
        rbuf[k] = softspi_read_uint8();
 4cc:	d1 1c       	adc	r13, r1
 4ce:	f9 de       	rcall	.-526    	; 0x2c2 <softspi_read_uint8>
 4d0:	d7 01       	movw	r26, r14
 4d2:	8d 93       	st	X+, r24
 4d4:	7d 01       	movw	r14, r26

    // write address
    softspi_write_uint8(address);

    // read 4 Bytes data
    for(int k = 1 ; k<5 ; k++)
 4d6:	ac 15       	cp	r26, r12
 4d8:	bd 05       	cpc	r27, r13
    {
        rbuf[k] = softspi_read_uint8();
    }

    // CS TMC600 HIGH
    disable_Slave(TMC4671);
 4da:	c9 f7       	brne	.-14     	; 0x4ce <tmc40bit_readInt+0x5c>
 4dc:	80 e0       	ldi	r24, 0x00	; 0
 4de:	31 df       	rcall	.-414    	; 0x342 <disable_Slave>

    // Generate uint32_t return value
    value |= rbuf[1];
    value <<= 8;
 4e0:	8a 80       	ldd	r8, Y+2	; 0x02
 4e2:	91 2c       	mov	r9, r1
 4e4:	a1 2c       	mov	r10, r1
 4e6:	b1 2c       	mov	r11, r1
 4e8:	ba 2c       	mov	r11, r10
 4ea:	a9 2c       	mov	r10, r9
 4ec:	98 2c       	mov	r9, r8
 4ee:	88 24       	eor	r8, r8
    value |= rbuf[2];
 4f0:	8b 81       	ldd	r24, Y+3	; 0x03
 4f2:	88 2a       	or	r8, r24
    value <<= 8;
 4f4:	ba 2c       	mov	r11, r10
 4f6:	a9 2c       	mov	r10, r9
 4f8:	98 2c       	mov	r9, r8
 4fa:	88 24       	eor	r8, r8
    value |= rbuf[3];
 4fc:	8c 81       	ldd	r24, Y+4	; 0x04
 4fe:	88 2a       	or	r8, r24
    value <<= 8;
 500:	ba 2c       	mov	r11, r10
 502:	a9 2c       	mov	r10, r9
 504:	98 2c       	mov	r9, r8
 506:	88 24       	eor	r8, r8
    value |= rbuf[4];
 508:	8d 81       	ldd	r24, Y+5	; 0x05
 50a:	88 2a       	or	r8, r24

    if (debug_message == 1)
 50c:	01 30       	cpi	r16, 0x01	; 1
 50e:	11 05       	cpc	r17, r1
 510:	09 f0       	breq	.+2      	; 0x514 <tmc40bit_readInt+0xa2>
    {
        // Show received data via serial port
        Uart_Transmit_IT_PC("Read TMC4671 data: ");
 512:	4c c0       	rjmp	.+152    	; 0x5ac <tmc40bit_readInt+0x13a>
 514:	8c e1       	ldi	r24, 0x1C	; 28
 516:	92 e0       	ldi	r25, 0x02	; 2
 518:	da d2       	rcall	.+1460   	; 0xace <Uart_Transmit_IT_PC>
 51a:	fe 01       	movw	r30, r28
 51c:	31 96       	adiw	r30, 0x01	; 1
 51e:	6f 01       	movw	r12, r30
        for (int count = 0 ; count < 5 ; count++)
 520:	00 e0       	ldi	r16, 0x00	; 0
 522:	10 e0       	ldi	r17, 0x00	; 0
        {
            // itoa-Buffer (Debug)
            char buff[5] = {'0'};
 524:	0f 2e       	mov	r0, r31
 526:	f5 e0       	ldi	r31, 0x05	; 5
 528:	5f 2e       	mov	r5, r31
 52a:	f0 2d       	mov	r31, r0
 52c:	7e 01       	movw	r14, r28
 52e:	f7 e0       	ldi	r31, 0x07	; 7
 530:	ef 0e       	add	r14, r31
 532:	f1 1c       	adc	r15, r1
 534:	0f 2e       	mov	r0, r31
 536:	f0 e3       	ldi	r31, 0x30	; 48
 538:	6f 2e       	mov	r6, r31
 53a:	f0 2d       	mov	r31, r0
 53c:	d7 01       	movw	r26, r14
 53e:	e5 2d       	mov	r30, r5
 540:	1d 92       	st	X+, r1
 542:	ea 95       	dec	r30
 544:	e9 f7       	brne	.-6      	; 0x540 <tmc40bit_readInt+0xce>
 546:	6f 82       	std	Y+7, r6	; 0x07

            if (rbuf[count] == 0)
 548:	d6 01       	movw	r26, r12
 54a:	7d 90       	ld	r7, X+
 54c:	6d 01       	movw	r12, r26
 54e:	71 10       	cpse	r7, r1
            {
                Uart_Transmit_IT_PC("00");
 550:	04 c0       	rjmp	.+8      	; 0x55a <tmc40bit_readInt+0xe8>
 552:	85 e1       	ldi	r24, 0x15	; 21
 554:	92 e0       	ldi	r25, 0x02	; 2
 556:	bb d2       	rcall	.+1398   	; 0xace <Uart_Transmit_IT_PC>
            }
            else if (rbuf[count] < 0x10)
 558:	15 c0       	rjmp	.+42     	; 0x584 <tmc40bit_readInt+0x112>
 55a:	bf e0       	ldi	r27, 0x0F	; 15
 55c:	b7 15       	cp	r27, r7
            {
                Uart_Transmit_IT_PC("0");
 55e:	58 f0       	brcs	.+22     	; 0x576 <tmc40bit_readInt+0x104>
 560:	86 e1       	ldi	r24, 0x16	; 22
 562:	92 e0       	ldi	r25, 0x02	; 2
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
 564:	b4 d2       	rcall	.+1384   	; 0xace <Uart_Transmit_IT_PC>
 566:	40 e1       	ldi	r20, 0x10	; 16
 568:	b7 01       	movw	r22, r14
 56a:	87 2d       	mov	r24, r7
 56c:	90 e0       	ldi	r25, 0x00	; 0
                itoa(rbuf[count],(char *)buff, 16);
                Uart_Transmit_IT_PC((char *)buff);
 56e:	3a d3       	rcall	.+1652   	; 0xbe4 <__itoa_ncheck>
 570:	c7 01       	movw	r24, r14
 572:	ad d2       	rcall	.+1370   	; 0xace <Uart_Transmit_IT_PC>
 574:	07 c0       	rjmp	.+14     	; 0x584 <tmc40bit_readInt+0x112>
 576:	40 e1       	ldi	r20, 0x10	; 16
 578:	b7 01       	movw	r22, r14
 57a:	87 2d       	mov	r24, r7
 57c:	90 e0       	ldi	r25, 0x00	; 0
            }
            else
            {
                itoa(rbuf[count],(char *)buff, 16);
                Uart_Transmit_IT_PC((char *)buff);
 57e:	32 d3       	rcall	.+1636   	; 0xbe4 <__itoa_ncheck>
 580:	c7 01       	movw	r24, r14
 582:	a5 d2       	rcall	.+1354   	; 0xace <Uart_Transmit_IT_PC>
            }
            if (count <4)
 584:	04 30       	cpi	r16, 0x04	; 4
 586:	11 05       	cpc	r17, r1
 588:	1c f4       	brge	.+6      	; 0x590 <tmc40bit_readInt+0x11e>
            {
                Uart_Transmit_IT_PC(",");
 58a:	88 e1       	ldi	r24, 0x18	; 24
 58c:	92 e0       	ldi	r25, 0x02	; 2
 58e:	9f d2       	rcall	.+1342   	; 0xace <Uart_Transmit_IT_PC>
 590:	0f 5f       	subi	r16, 0xFF	; 255

    if (debug_message == 1)
    {
        // Show received data via serial port
        Uart_Transmit_IT_PC("Read TMC4671 data: ");
        for (int count = 0 ; count < 5 ; count++)
 592:	1f 4f       	sbci	r17, 0xFF	; 255
 594:	05 30       	cpi	r16, 0x05	; 5
 596:	11 05       	cpc	r17, r1
 598:	89 f6       	brne	.-94     	; 0x53c <tmc40bit_readInt+0xca>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 59a:	ef e3       	ldi	r30, 0x3F	; 63
 59c:	fc e9       	ldi	r31, 0x9C	; 156
 59e:	31 97       	sbiw	r30, 0x01	; 1
 5a0:	f1 f7       	brne	.-4      	; 0x59e <tmc40bit_readInt+0x12c>
 5a2:	00 c0       	rjmp	.+0      	; 0x5a4 <tmc40bit_readInt+0x132>
 5a4:	00 00       	nop
            {
                Uart_Transmit_IT_PC(",");
            }
        }
        _delay_ms(10);
        Uart_Transmit_IT_PC("\r");
 5a6:	8a e1       	ldi	r24, 0x1A	; 26
 5a8:	92 e0       	ldi	r25, 0x02	; 2
 5aa:	91 d2       	rcall	.+1314   	; 0xace <Uart_Transmit_IT_PC>
 5ac:	c5 01       	movw	r24, r10
    }

    // Return int32_t value
    return value;
}
 5ae:	b4 01       	movw	r22, r8
 5b0:	2b 96       	adiw	r28, 0x0b	; 11
 5b2:	0f b6       	in	r0, 0x3f	; 63
 5b4:	f8 94       	cli
 5b6:	de bf       	out	0x3e, r29	; 62
 5b8:	0f be       	out	0x3f, r0	; 63
 5ba:	cd bf       	out	0x3d, r28	; 61
 5bc:	df 91       	pop	r29
 5be:	cf 91       	pop	r28
 5c0:	1f 91       	pop	r17
 5c2:	0f 91       	pop	r16
 5c4:	ff 90       	pop	r15
 5c6:	ef 90       	pop	r14
 5c8:	df 90       	pop	r13
 5ca:	cf 90       	pop	r12
 5cc:	bf 90       	pop	r11
 5ce:	af 90       	pop	r10
 5d0:	9f 90       	pop	r9
 5d2:	8f 90       	pop	r8
 5d4:	7f 90       	pop	r7
 5d6:	6f 90       	pop	r6
 5d8:	5f 90       	pop	r5
 5da:	08 95       	ret

000005dc <tmc4671_readInt>:
 5dc:	4a cf       	rjmp	.-364    	; 0x472 <tmc40bit_readInt>
}

int32_t tmc4671_readInt(unsigned int motor, unsigned char address)
{
    return tmc40bit_readInt(motor, address);
}
 5de:	08 95       	ret

000005e0 <initTMC4671_Openloop>:
    tmc40bit_writeInt(motor, address, value);
}

void tmc4671_writeInt(unsigned int motor, unsigned char address, unsigned long value)
{
    tmc40bit_writeInt(motor, address, value);
 5e0:	20 e0       	ldi	r18, 0x00	; 0
 5e2:	30 e0       	ldi	r19, 0x00	; 0
 5e4:	a9 01       	movw	r20, r18
 5e6:	67 e1       	ldi	r22, 0x17	; 23
 5e8:	80 e0       	ldi	r24, 0x00	; 0
 5ea:	90 e0       	ldi	r25, 0x00	; 0
 5ec:	bb de       	rcall	.-650    	; 0x364 <tmc40bit_writeInt>
 5ee:	23 e0       	ldi	r18, 0x03	; 3
 5f0:	30 e0       	ldi	r19, 0x00	; 0
 5f2:	a9 01       	movw	r20, r18
 5f4:	6b e1       	ldi	r22, 0x1B	; 27
 5f6:	80 e0       	ldi	r24, 0x00	; 0
 5f8:	90 e0       	ldi	r25, 0x00	; 0
 5fa:	b4 de       	rcall	.-664    	; 0x364 <tmc40bit_writeInt>
 5fc:	2f e9       	ldi	r18, 0x9F	; 159
 5fe:	3f e0       	ldi	r19, 0x0F	; 15
 600:	40 e0       	ldi	r20, 0x00	; 0
 602:	50 e0       	ldi	r21, 0x00	; 0
 604:	68 e1       	ldi	r22, 0x18	; 24
 606:	80 e0       	ldi	r24, 0x00	; 0
 608:	90 e0       	ldi	r25, 0x00	; 0
 60a:	ac de       	rcall	.-680    	; 0x364 <tmc40bit_writeInt>
 60c:	29 e1       	ldi	r18, 0x19	; 25
 60e:	39 e1       	ldi	r19, 0x19	; 25
 610:	40 e0       	ldi	r20, 0x00	; 0
 612:	50 e0       	ldi	r21, 0x00	; 0
 614:	69 e1       	ldi	r22, 0x19	; 25
 616:	80 e0       	ldi	r24, 0x00	; 0
 618:	90 e0       	ldi	r25, 0x00	; 0
 61a:	a4 de       	rcall	.-696    	; 0x364 <tmc40bit_writeInt>
 61c:	27 e0       	ldi	r18, 0x07	; 7
 61e:	30 e0       	ldi	r19, 0x00	; 0
 620:	40 e0       	ldi	r20, 0x00	; 0
 622:	50 e0       	ldi	r21, 0x00	; 0
 624:	6a e1       	ldi	r22, 0x1A	; 26
 626:	80 e0       	ldi	r24, 0x00	; 0
 628:	90 e0       	ldi	r25, 0x00	; 0
 62a:	9c de       	rcall	.-712    	; 0x364 <tmc40bit_writeInt>
 62c:	20 e0       	ldi	r18, 0x00	; 0
 62e:	30 e0       	ldi	r19, 0x00	; 0
 630:	a9 01       	movw	r20, r18
 632:	6f e1       	ldi	r22, 0x1F	; 31
 634:	80 e0       	ldi	r24, 0x00	; 0
 636:	90 e0       	ldi	r25, 0x00	; 0
 638:	95 de       	rcall	.-726    	; 0x364 <tmc40bit_writeInt>
 63a:	2c e3       	ldi	r18, 0x3C	; 60
 63c:	30 e0       	ldi	r19, 0x00	; 0
 63e:	40 e0       	ldi	r20, 0x00	; 0
 640:	50 e0       	ldi	r21, 0x00	; 0
 642:	60 e2       	ldi	r22, 0x20	; 32
 644:	80 e0       	ldi	r24, 0x00	; 0
 646:	90 e0       	ldi	r25, 0x00	; 0
 648:	8d de       	rcall	.-742    	; 0x364 <tmc40bit_writeInt>
 64a:	26 ef       	ldi	r18, 0xF6	; 246
 64c:	3f ef       	ldi	r19, 0xFF	; 255
 64e:	4f ef       	ldi	r20, 0xFF	; 255
 650:	5f ef       	ldi	r21, 0xFF	; 255
 652:	61 e2       	ldi	r22, 0x21	; 33
 654:	80 e0       	ldi	r24, 0x00	; 0
 656:	90 e0       	ldi	r25, 0x00	; 0
 658:	85 de       	rcall	.-758    	; 0x364 <tmc40bit_writeInt>
 65a:	22 e0       	ldi	r18, 0x02	; 2
 65c:	30 e0       	ldi	r19, 0x00	; 0
 65e:	40 e0       	ldi	r20, 0x00	; 0
 660:	50 e0       	ldi	r21, 0x00	; 0
 662:	62 e5       	ldi	r22, 0x52	; 82
 664:	80 e0       	ldi	r24, 0x00	; 0
 666:	90 e0       	ldi	r25, 0x00	; 0
 668:	7d de       	rcall	.-774    	; 0x364 <tmc40bit_writeInt>
 66a:	20 ea       	ldi	r18, 0xA0	; 160
 66c:	3f e0       	ldi	r19, 0x0F	; 15
 66e:	40 e0       	ldi	r20, 0x00	; 0
 670:	50 e0       	ldi	r21, 0x00	; 0
 672:	64 e2       	ldi	r22, 0x24	; 36
 674:	80 e0       	ldi	r24, 0x00	; 0
 676:	90 e0       	ldi	r25, 0x00	; 0
 678:	75 de       	rcall	.-790    	; 0x364 <tmc40bit_writeInt>
 67a:	28 e0       	ldi	r18, 0x08	; 8
 67c:	30 e0       	ldi	r19, 0x00	; 0
 67e:	40 e0       	ldi	r20, 0x00	; 0
 680:	50 e0       	ldi	r21, 0x00	; 0
 682:	63 e6       	ldi	r22, 0x63	; 99
 684:	80 e0       	ldi	r24, 0x00	; 0
 686:	90 e0       	ldi	r25, 0x00	; 0
 688:	6d de       	rcall	.-806    	; 0x364 <tmc40bit_writeInt>
 68a:	2c e3       	ldi	r18, 0x3C	; 60
 68c:	30 e0       	ldi	r19, 0x00	; 0
 68e:	40 e0       	ldi	r20, 0x00	; 0
 690:	50 e0       	ldi	r21, 0x00	; 0
 692:	61 e2       	ldi	r22, 0x21	; 33
 694:	80 e0       	ldi	r24, 0x00	; 0
 696:	90 e0       	ldi	r25, 0x00	; 0
 698:	65 de       	rcall	.-822    	; 0x364 <tmc40bit_writeInt>
 69a:	2f ef       	ldi	r18, 0xFF	; 255
 69c:	87 ea       	ldi	r24, 0xA7	; 167
 69e:	91 e6       	ldi	r25, 0x61	; 97
 6a0:	21 50       	subi	r18, 0x01	; 1
 6a2:	80 40       	sbci	r24, 0x00	; 0
 6a4:	90 40       	sbci	r25, 0x00	; 0
 6a6:	e1 f7       	brne	.-8      	; 0x6a0 <initTMC4671_Openloop+0xc0>
 6a8:	00 c0       	rjmp	.+0      	; 0x6aa <initTMC4671_Openloop+0xca>
 6aa:	00 00       	nop
 6ac:	24 ec       	ldi	r18, 0xC4	; 196
 6ae:	3f ef       	ldi	r19, 0xFF	; 255
 6b0:	4f ef       	ldi	r20, 0xFF	; 255
 6b2:	5f ef       	ldi	r21, 0xFF	; 255
 6b4:	61 e2       	ldi	r22, 0x21	; 33
 6b6:	80 e0       	ldi	r24, 0x00	; 0
 6b8:	90 e0       	ldi	r25, 0x00	; 0
 6ba:	54 de       	rcall	.-856    	; 0x364 <tmc40bit_writeInt>
 6bc:	2f ef       	ldi	r18, 0xFF	; 255
 6be:	8f e4       	ldi	r24, 0x4F	; 79
 6c0:	93 ec       	ldi	r25, 0xC3	; 195
 6c2:	21 50       	subi	r18, 0x01	; 1
 6c4:	80 40       	sbci	r24, 0x00	; 0
 6c6:	90 40       	sbci	r25, 0x00	; 0
 6c8:	e1 f7       	brne	.-8      	; 0x6c2 <initTMC4671_Openloop+0xe2>
 6ca:	00 c0       	rjmp	.+0      	; 0x6cc <initTMC4671_Openloop+0xec>
 6cc:	00 00       	nop
 6ce:	20 e0       	ldi	r18, 0x00	; 0
 6d0:	30 e0       	ldi	r19, 0x00	; 0
 6d2:	a9 01       	movw	r20, r18
 6d4:	61 e2       	ldi	r22, 0x21	; 33
 6d6:	80 e0       	ldi	r24, 0x00	; 0
 6d8:	90 e0       	ldi	r25, 0x00	; 0
 6da:	44 de       	rcall	.-888    	; 0x364 <tmc40bit_writeInt>
 6dc:	2f ef       	ldi	r18, 0xFF	; 255
 6de:	87 ea       	ldi	r24, 0xA7	; 167
 6e0:	91 e6       	ldi	r25, 0x61	; 97
 6e2:	21 50       	subi	r18, 0x01	; 1
 6e4:	80 40       	sbci	r24, 0x00	; 0
 6e6:	90 40       	sbci	r25, 0x00	; 0
 6e8:	e1 f7       	brne	.-8      	; 0x6e2 <initTMC4671_Openloop+0x102>
 6ea:	00 c0       	rjmp	.+0      	; 0x6ec <initTMC4671_Openloop+0x10c>
 6ec:	00 00       	nop
 6ee:	20 e0       	ldi	r18, 0x00	; 0
 6f0:	30 e0       	ldi	r19, 0x00	; 0
 6f2:	a9 01       	movw	r20, r18
 6f4:	64 e2       	ldi	r22, 0x24	; 36
 6f6:	80 e0       	ldi	r24, 0x00	; 0
 6f8:	90 e0       	ldi	r25, 0x00	; 0
 6fa:	34 ce       	rjmp	.-920    	; 0x364 <tmc40bit_writeInt>
 6fc:	08 95       	ret

000006fe <read_registers_TMC4671>:
}

void read_registers_TMC4671(void)
{
	uint8_t deb = 1;
    tmc4671_readInt(deb, TMC4671_MOTOR_TYPE_N_POLE_PAIRS);
 6fe:	6b e1       	ldi	r22, 0x1B	; 27
 700:	81 e0       	ldi	r24, 0x01	; 1
 702:	90 e0       	ldi	r25, 0x00	; 0
 704:	6b df       	rcall	.-298    	; 0x5dc <tmc4671_readInt>
    tmc4671_readInt(deb, TMC4671_PWM_POLARITIES);
 706:	67 e1       	ldi	r22, 0x17	; 23
 708:	81 e0       	ldi	r24, 0x01	; 1
 70a:	90 e0       	ldi	r25, 0x00	; 0
 70c:	67 df       	rcall	.-306    	; 0x5dc <tmc4671_readInt>
    tmc4671_readInt(deb, TMC4671_PWM_MAXCNT);
 70e:	68 e1       	ldi	r22, 0x18	; 24
 710:	81 e0       	ldi	r24, 0x01	; 1
 712:	90 e0       	ldi	r25, 0x00	; 0
 714:	63 df       	rcall	.-314    	; 0x5dc <tmc4671_readInt>
    tmc4671_readInt(deb, TMC4671_PWM_BBM_H_BBM_L);
 716:	69 e1       	ldi	r22, 0x19	; 25
 718:	81 e0       	ldi	r24, 0x01	; 1
 71a:	90 e0       	ldi	r25, 0x00	; 0
 71c:	5f df       	rcall	.-322    	; 0x5dc <tmc4671_readInt>
    tmc4671_readInt(deb, TMC4671_PWM_SV_CHOP);
 71e:	6a e1       	ldi	r22, 0x1A	; 26
 720:	81 e0       	ldi	r24, 0x01	; 1
 722:	90 e0       	ldi	r25, 0x00	; 0
 724:	5b df       	rcall	.-330    	; 0x5dc <tmc4671_readInt>
    tmc4671_readInt(deb, TMC4671_OPENLOOP_MODE);
 726:	6f e1       	ldi	r22, 0x1F	; 31
 728:	81 e0       	ldi	r24, 0x01	; 1
 72a:	90 e0       	ldi	r25, 0x00	; 0
 72c:	57 df       	rcall	.-338    	; 0x5dc <tmc4671_readInt>
    tmc4671_readInt(deb, TMC4671_OPENLOOP_ACCELERATION);
 72e:	60 e2       	ldi	r22, 0x20	; 32
 730:	81 e0       	ldi	r24, 0x01	; 1
 732:	90 e0       	ldi	r25, 0x00	; 0
 734:	53 df       	rcall	.-346    	; 0x5dc <tmc4671_readInt>
    tmc4671_readInt(deb, TMC4671_OPENLOOP_VELOCITY_TARGET);
 736:	61 e2       	ldi	r22, 0x21	; 33
 738:	81 e0       	ldi	r24, 0x01	; 1
 73a:	90 e0       	ldi	r25, 0x00	; 0
 73c:	4f cf       	rjmp	.-354    	; 0x5dc <tmc4671_readInt>
 73e:	08 95       	ret

00000740 <tmc6200_readInt>:
 740:	5f 92       	push	r5
#include "TMC6200.h"
#include <util/delay.h>

// spi access
int tmc6200_readInt(uint8_t debug_message, uint8_t address)
{	
 742:	6f 92       	push	r6
 744:	7f 92       	push	r7
 746:	8f 92       	push	r8
 748:	9f 92       	push	r9
 74a:	af 92       	push	r10
 74c:	bf 92       	push	r11
 74e:	cf 92       	push	r12
 750:	df 92       	push	r13
 752:	ef 92       	push	r14
 754:	ff 92       	push	r15
 756:	0f 93       	push	r16
 758:	1f 93       	push	r17
 75a:	cf 93       	push	r28
 75c:	df 93       	push	r29
 75e:	cd b7       	in	r28, 0x3d	; 61
 760:	de b7       	in	r29, 0x3e	; 62
 762:	2b 97       	sbiw	r28, 0x0b	; 11
 764:	0f b6       	in	r0, 0x3f	; 63
 766:	f8 94       	cli
 768:	de bf       	out	0x3e, r29	; 62
 76a:	0f be       	out	0x3f, r0	; 63
 76c:	cd bf       	out	0x3d, r28	; 61
 76e:	18 2f       	mov	r17, r24
	// Read-Buffer (Array uint8_t)
	char rbuf[6] = {'\0'};
 770:	fe 01       	movw	r30, r28
 772:	31 96       	adiw	r30, 0x01	; 1
 774:	86 e0       	ldi	r24, 0x06	; 6
 776:	df 01       	movw	r26, r30
 778:	1d 92       	st	X+, r1
 77a:	8a 95       	dec	r24
 77c:	e9 f7       	brne	.-6      	; 0x778 <tmc6200_readInt+0x38>
	
	// Return-Value (uint32_t)
	int32_t value;
	
	// Read-Mode (First Bit = 0)
	address &= 0x7F;
 77e:	06 2f       	mov	r16, r22
 780:	0f 77       	andi	r16, 0x7F	; 127
	
	rbuf[0] = address;
 782:	09 83       	std	Y+1, r16	; 0x01
	
	// CS TMC6200 LOW
	enable_Slave(TMC6200);
 784:	81 e0       	ldi	r24, 0x01	; 1
 786:	d4 dd       	rcall	.-1112   	; 0x330 <enable_Slave>

	// write address
	spi_transmit(address);
 788:	80 2f       	mov	r24, r16
 78a:	c7 dd       	rcall	.-1138   	; 0x31a <spi_transmit>
 78c:	7e 01       	movw	r14, r28
 78e:	b2 e0       	ldi	r27, 0x02	; 2
 790:	eb 0e       	add	r14, r27
 792:	f1 1c       	adc	r15, r1
 794:	6e 01       	movw	r12, r28
 796:	e6 e0       	ldi	r30, 0x06	; 6
 798:	ce 0e       	add	r12, r30

	// read 4 Bytes data
	for(int k = 1 ; k<5 ; k++)
	{
		rbuf[k] = spi_receive();
 79a:	d1 1c       	adc	r13, r1
 79c:	c3 dd       	rcall	.-1146   	; 0x324 <spi_receive>
 79e:	d7 01       	movw	r26, r14
 7a0:	8d 93       	st	X+, r24
 7a2:	7d 01       	movw	r14, r26

	// write address
	spi_transmit(address);

	// read 4 Bytes data
	for(int k = 1 ; k<5 ; k++)
 7a4:	ac 15       	cp	r26, r12
 7a6:	bd 05       	cpc	r27, r13
	{
		rbuf[k] = spi_receive();
	}
	
	// CS TMC600 HIGH
	disable_Slave(TMC6200);
 7a8:	c9 f7       	brne	.-14     	; 0x79c <tmc6200_readInt+0x5c>
 7aa:	81 e0       	ldi	r24, 0x01	; 1
 7ac:	ca dd       	rcall	.-1132   	; 0x342 <disable_Slave>
	
	// Generate uint32_t return value
	value = rbuf[1];
 7ae:	8a 80       	ldd	r8, Y+2	; 0x02
 7b0:	91 2c       	mov	r9, r1
 7b2:	a1 2c       	mov	r10, r1
 7b4:	b1 2c       	mov	r11, r1
	value <<= 8;
 7b6:	ba 2c       	mov	r11, r10
 7b8:	a9 2c       	mov	r10, r9
 7ba:	98 2c       	mov	r9, r8
 7bc:	88 24       	eor	r8, r8
	value |= rbuf[2];
 7be:	8b 81       	ldd	r24, Y+3	; 0x03
 7c0:	88 2a       	or	r8, r24
	value <<= 8;
 7c2:	ba 2c       	mov	r11, r10
 7c4:	a9 2c       	mov	r10, r9
 7c6:	98 2c       	mov	r9, r8
 7c8:	88 24       	eor	r8, r8
	value |= rbuf[3];
 7ca:	8c 81       	ldd	r24, Y+4	; 0x04
 7cc:	88 2a       	or	r8, r24
	value <<= 8;
 7ce:	ba 2c       	mov	r11, r10
 7d0:	a9 2c       	mov	r10, r9
 7d2:	98 2c       	mov	r9, r8
 7d4:	88 24       	eor	r8, r8
	value |= rbuf[4];
 7d6:	8d 81       	ldd	r24, Y+5	; 0x05
 7d8:	88 2a       	or	r8, r24

	if (debug_message == 1)
 7da:	11 30       	cpi	r17, 0x01	; 1
 7dc:	09 f0       	breq	.+2      	; 0x7e0 <tmc6200_readInt+0xa0>
	{
		// Show received data via serial port
		Uart_Transmit_IT_PC("Read TMC6200 data: ");
 7de:	4c c0       	rjmp	.+152    	; 0x878 <tmc6200_readInt+0x138>
 7e0:	80 e3       	ldi	r24, 0x30	; 48
 7e2:	92 e0       	ldi	r25, 0x02	; 2
 7e4:	74 d1       	rcall	.+744    	; 0xace <Uart_Transmit_IT_PC>
 7e6:	fe 01       	movw	r30, r28
 7e8:	31 96       	adiw	r30, 0x01	; 1
 7ea:	6f 01       	movw	r12, r30
		for (int count = 0 ; count < 5 ; count++)
 7ec:	00 e0       	ldi	r16, 0x00	; 0
 7ee:	10 e0       	ldi	r17, 0x00	; 0
		{
			// itoa-Buffer (Debug)
			char buff[5] = {'0'};
 7f0:	0f 2e       	mov	r0, r31
 7f2:	f5 e0       	ldi	r31, 0x05	; 5
 7f4:	5f 2e       	mov	r5, r31
 7f6:	f0 2d       	mov	r31, r0
 7f8:	7e 01       	movw	r14, r28
 7fa:	f7 e0       	ldi	r31, 0x07	; 7
 7fc:	ef 0e       	add	r14, r31
 7fe:	f1 1c       	adc	r15, r1
 800:	0f 2e       	mov	r0, r31
 802:	f0 e3       	ldi	r31, 0x30	; 48
 804:	6f 2e       	mov	r6, r31
 806:	f0 2d       	mov	r31, r0
 808:	d7 01       	movw	r26, r14
 80a:	e5 2d       	mov	r30, r5
 80c:	1d 92       	st	X+, r1
 80e:	ea 95       	dec	r30
 810:	e9 f7       	brne	.-6      	; 0x80c <tmc6200_readInt+0xcc>
 812:	6f 82       	std	Y+7, r6	; 0x07
			
			if (rbuf[count] == 0)
 814:	d6 01       	movw	r26, r12
 816:	7d 90       	ld	r7, X+
 818:	6d 01       	movw	r12, r26
 81a:	71 10       	cpse	r7, r1
			{
				Uart_Transmit_IT_PC("00");
 81c:	04 c0       	rjmp	.+8      	; 0x826 <tmc6200_readInt+0xe6>
 81e:	85 e1       	ldi	r24, 0x15	; 21
 820:	92 e0       	ldi	r25, 0x02	; 2
 822:	55 d1       	rcall	.+682    	; 0xace <Uart_Transmit_IT_PC>
			}
			else if (rbuf[count] < 0x10)
 824:	15 c0       	rjmp	.+42     	; 0x850 <tmc6200_readInt+0x110>
 826:	bf e0       	ldi	r27, 0x0F	; 15
 828:	b7 15       	cp	r27, r7
			{
				Uart_Transmit_IT_PC("0");
 82a:	58 f0       	brcs	.+22     	; 0x842 <tmc6200_readInt+0x102>
 82c:	86 e1       	ldi	r24, 0x16	; 22
 82e:	92 e0       	ldi	r25, 0x02	; 2
 830:	4e d1       	rcall	.+668    	; 0xace <Uart_Transmit_IT_PC>
 832:	40 e1       	ldi	r20, 0x10	; 16
 834:	b7 01       	movw	r22, r14
 836:	87 2d       	mov	r24, r7
 838:	90 e0       	ldi	r25, 0x00	; 0
				itoa(rbuf[count],(char *)buff, 16);
				Uart_Transmit_IT_PC((char *)buff);
 83a:	d4 d1       	rcall	.+936    	; 0xbe4 <__itoa_ncheck>
 83c:	c7 01       	movw	r24, r14
 83e:	47 d1       	rcall	.+654    	; 0xace <Uart_Transmit_IT_PC>
 840:	07 c0       	rjmp	.+14     	; 0x850 <tmc6200_readInt+0x110>
 842:	40 e1       	ldi	r20, 0x10	; 16
 844:	b7 01       	movw	r22, r14
 846:	87 2d       	mov	r24, r7
 848:	90 e0       	ldi	r25, 0x00	; 0
			}
			else
			{
				itoa(rbuf[count],(char *)buff, 16);
				Uart_Transmit_IT_PC((char *)buff);
 84a:	cc d1       	rcall	.+920    	; 0xbe4 <__itoa_ncheck>
 84c:	c7 01       	movw	r24, r14
 84e:	3f d1       	rcall	.+638    	; 0xace <Uart_Transmit_IT_PC>
			}
			if (count <4)
 850:	04 30       	cpi	r16, 0x04	; 4
 852:	11 05       	cpc	r17, r1
 854:	1c f4       	brge	.+6      	; 0x85c <tmc6200_readInt+0x11c>
			{
				Uart_Transmit_IT_PC(",");
 856:	88 e1       	ldi	r24, 0x18	; 24
 858:	92 e0       	ldi	r25, 0x02	; 2
 85a:	39 d1       	rcall	.+626    	; 0xace <Uart_Transmit_IT_PC>
 85c:	0f 5f       	subi	r16, 0xFF	; 255

	if (debug_message == 1)
	{
		// Show received data via serial port
		Uart_Transmit_IT_PC("Read TMC6200 data: ");
		for (int count = 0 ; count < 5 ; count++)
 85e:	1f 4f       	sbci	r17, 0xFF	; 255
 860:	05 30       	cpi	r16, 0x05	; 5
 862:	11 05       	cpc	r17, r1
 864:	89 f6       	brne	.-94     	; 0x808 <tmc6200_readInt+0xc8>
 866:	ef e3       	ldi	r30, 0x3F	; 63
 868:	fc e9       	ldi	r31, 0x9C	; 156
 86a:	31 97       	sbiw	r30, 0x01	; 1
 86c:	f1 f7       	brne	.-4      	; 0x86a <tmc6200_readInt+0x12a>
 86e:	00 c0       	rjmp	.+0      	; 0x870 <tmc6200_readInt+0x130>
 870:	00 00       	nop
			{
				Uart_Transmit_IT_PC(",");
			}
		}
		_delay_ms(10);
		Uart_Transmit_IT_PC("\r");
 872:	8a e1       	ldi	r24, 0x1A	; 26
 874:	92 e0       	ldi	r25, 0x02	; 2
 876:	2b d1       	rcall	.+598    	; 0xace <Uart_Transmit_IT_PC>
 878:	c4 01       	movw	r24, r8
	}
	
	// Return int32_t value
	return value;
}
 87a:	2b 96       	adiw	r28, 0x0b	; 11
 87c:	0f b6       	in	r0, 0x3f	; 63
 87e:	f8 94       	cli
 880:	de bf       	out	0x3e, r29	; 62
 882:	0f be       	out	0x3f, r0	; 63
 884:	cd bf       	out	0x3d, r28	; 61
 886:	df 91       	pop	r29
 888:	cf 91       	pop	r28
 88a:	1f 91       	pop	r17
 88c:	0f 91       	pop	r16
 88e:	ff 90       	pop	r15
 890:	ef 90       	pop	r14
 892:	df 90       	pop	r13
 894:	cf 90       	pop	r12
 896:	bf 90       	pop	r11
 898:	af 90       	pop	r10
 89a:	9f 90       	pop	r9
 89c:	8f 90       	pop	r8
 89e:	7f 90       	pop	r7
 8a0:	6f 90       	pop	r6
 8a2:	5f 90       	pop	r5
 8a4:	08 95       	ret

000008a6 <tmc6200_writeInt>:
 8a6:	cf 92       	push	r12

void tmc6200_writeInt(uint8_t debug_message, uint8_t address, uint32_t value)
{
 8a8:	df 92       	push	r13
 8aa:	ef 92       	push	r14
 8ac:	ff 92       	push	r15
 8ae:	0f 93       	push	r16
 8b0:	1f 93       	push	r17
 8b2:	cf 93       	push	r28
 8b4:	df 93       	push	r29
 8b6:	cd b7       	in	r28, 0x3d	; 61
 8b8:	de b7       	in	r29, 0x3e	; 62
 8ba:	2b 97       	sbiw	r28, 0x0b	; 11
 8bc:	0f b6       	in	r0, 0x3f	; 63
 8be:	f8 94       	cli
 8c0:	de bf       	out	0x3e, r29	; 62
 8c2:	0f be       	out	0x3f, r0	; 63
 8c4:	cd bf       	out	0x3d, r28	; 61
	// Buffer transmit Data
	char tbuf[6] = {'\0'};
 8c6:	fe 01       	movw	r30, r28
 8c8:	31 96       	adiw	r30, 0x01	; 1
 8ca:	96 e0       	ldi	r25, 0x06	; 6
 8cc:	df 01       	movw	r26, r30
 8ce:	1d 92       	st	X+, r1
 8d0:	9a 95       	dec	r25
 8d2:	e9 f7       	brne	.-6      	; 0x8ce <tmc6200_writeInt+0x28>
		
	// Write-mode (first Bit = 1)
	address |= 0x80;
	
	// Write address at first place
	tbuf[0] = address;
 8d4:	60 68       	ori	r22, 0x80	; 128
 8d6:	69 83       	std	Y+1, r22	; 0x01
	
	// Generate Array out of data
	tbuf[1] = 0xFF & (value>>24);
 8d8:	5a 83       	std	Y+2, r21	; 0x02
	tbuf[2] = 0xFF & (value>>16);
 8da:	4b 83       	std	Y+3, r20	; 0x03
	tbuf[3] = 0xFF & (value>>8);
 8dc:	3c 83       	std	Y+4, r19	; 0x04
	tbuf[4] = 0xFF & value;
 8de:	2d 83       	std	Y+5, r18	; 0x05
		
	// Show transmitted data via serial port

	if (debug_message==1)
 8e0:	81 30       	cpi	r24, 0x01	; 1
 8e2:	09 f0       	breq	.+2      	; 0x8e6 <tmc6200_writeInt+0x40>
 8e4:	46 c0       	rjmp	.+140    	; 0x972 <tmc6200_writeInt+0xcc>
	{
		// itoa-Buffer (Debug)
		char buff[5] = {'\0'};
 8e6:	36 96       	adiw	r30, 0x06	; 6
 8e8:	85 e0       	ldi	r24, 0x05	; 5
 8ea:	df 01       	movw	r26, r30
 8ec:	1d 92       	st	X+, r1
 8ee:	8a 95       	dec	r24
 8f0:	e9 f7       	brne	.-6      	; 0x8ec <tmc6200_writeInt+0x46>
		
		Uart_Transmit_IT_PC("Write TMC6200 data: ");
 8f2:	84 e4       	ldi	r24, 0x44	; 68
 8f4:	92 e0       	ldi	r25, 0x02	; 2
 8f6:	eb d0       	rcall	.+470    	; 0xace <Uart_Transmit_IT_PC>
 8f8:	fe 01       	movw	r30, r28
 8fa:	31 96       	adiw	r30, 0x01	; 1
 8fc:	6f 01       	movw	r12, r30
		for (int count = 0 ; count < 5 ; count++)
 8fe:	00 e0       	ldi	r16, 0x00	; 0
 900:	10 e0       	ldi	r17, 0x00	; 0
		{
			if (tbuf[count] == 0)
 902:	d6 01       	movw	r26, r12
 904:	fd 90       	ld	r15, X+
 906:	6d 01       	movw	r12, r26
 908:	f1 10       	cpse	r15, r1
 90a:	04 c0       	rjmp	.+8      	; 0x914 <tmc6200_writeInt+0x6e>
			{
				Uart_Transmit_IT_PC("00");
 90c:	85 e1       	ldi	r24, 0x15	; 21
 90e:	92 e0       	ldi	r25, 0x02	; 2
 910:	de d0       	rcall	.+444    	; 0xace <Uart_Transmit_IT_PC>
 912:	1b c0       	rjmp	.+54     	; 0x94a <tmc6200_writeInt+0xa4>
			}
			else if (tbuf[count] < 0x10)
 914:	bf e0       	ldi	r27, 0x0F	; 15
 916:	bf 15       	cp	r27, r15
 918:	70 f0       	brcs	.+28     	; 0x936 <tmc6200_writeInt+0x90>
			{
				Uart_Transmit_IT_PC("0");
 91a:	86 e1       	ldi	r24, 0x16	; 22
 91c:	92 e0       	ldi	r25, 0x02	; 2
 91e:	d7 d0       	rcall	.+430    	; 0xace <Uart_Transmit_IT_PC>
 920:	40 e1       	ldi	r20, 0x10	; 16
 922:	be 01       	movw	r22, r28
 924:	69 5f       	subi	r22, 0xF9	; 249
 926:	7f 4f       	sbci	r23, 0xFF	; 255
 928:	8f 2d       	mov	r24, r15
 92a:	90 e0       	ldi	r25, 0x00	; 0
				itoa(tbuf[count],(char *)buff, 16);
				Uart_Transmit_IT_PC((char *)buff);
 92c:	5b d1       	rcall	.+694    	; 0xbe4 <__itoa_ncheck>
 92e:	ce 01       	movw	r24, r28
 930:	07 96       	adiw	r24, 0x07	; 7
 932:	cd d0       	rcall	.+410    	; 0xace <Uart_Transmit_IT_PC>
 934:	0a c0       	rjmp	.+20     	; 0x94a <tmc6200_writeInt+0xa4>
 936:	40 e1       	ldi	r20, 0x10	; 16
 938:	be 01       	movw	r22, r28
 93a:	69 5f       	subi	r22, 0xF9	; 249
 93c:	7f 4f       	sbci	r23, 0xFF	; 255
 93e:	8f 2d       	mov	r24, r15
 940:	90 e0       	ldi	r25, 0x00	; 0
			}
			else
			{
				itoa(tbuf[count],(char *)buff, 16);
				Uart_Transmit_IT_PC((char *)buff);
 942:	50 d1       	rcall	.+672    	; 0xbe4 <__itoa_ncheck>
 944:	ce 01       	movw	r24, r28
 946:	07 96       	adiw	r24, 0x07	; 7
			}
			if (count <4)
 948:	c2 d0       	rcall	.+388    	; 0xace <Uart_Transmit_IT_PC>
 94a:	04 30       	cpi	r16, 0x04	; 4
 94c:	11 05       	cpc	r17, r1
			{
				Uart_Transmit_IT_PC(",");
 94e:	1c f4       	brge	.+6      	; 0x956 <tmc6200_writeInt+0xb0>
 950:	88 e1       	ldi	r24, 0x18	; 24
 952:	92 e0       	ldi	r25, 0x02	; 2
 954:	bc d0       	rcall	.+376    	; 0xace <Uart_Transmit_IT_PC>
	{
		// itoa-Buffer (Debug)
		char buff[5] = {'\0'};
		
		Uart_Transmit_IT_PC("Write TMC6200 data: ");
		for (int count = 0 ; count < 5 ; count++)
 956:	0f 5f       	subi	r16, 0xFF	; 255
 958:	1f 4f       	sbci	r17, 0xFF	; 255
 95a:	05 30       	cpi	r16, 0x05	; 5
 95c:	11 05       	cpc	r17, r1
 95e:	89 f6       	brne	.-94     	; 0x902 <tmc6200_writeInt+0x5c>
 960:	ef e3       	ldi	r30, 0x3F	; 63
 962:	fc e9       	ldi	r31, 0x9C	; 156
 964:	31 97       	sbiw	r30, 0x01	; 1
 966:	f1 f7       	brne	.-4      	; 0x964 <tmc6200_writeInt+0xbe>
			{
				Uart_Transmit_IT_PC(",");
			}
		}
		_delay_ms(10);
		Uart_Transmit_IT_PC("\r");
 968:	00 c0       	rjmp	.+0      	; 0x96a <tmc6200_writeInt+0xc4>
 96a:	00 00       	nop
 96c:	8a e1       	ldi	r24, 0x1A	; 26
 96e:	92 e0       	ldi	r25, 0x02	; 2
	}

	// CS TMC6200 LOW
	enable_Slave(TMC6200);
 970:	ae d0       	rcall	.+348    	; 0xace <Uart_Transmit_IT_PC>
 972:	81 e0       	ldi	r24, 0x01	; 1
 974:	dd dc       	rcall	.-1606   	; 0x330 <enable_Slave>
 976:	8e 01       	movw	r16, r28
 978:	0f 5f       	subi	r16, 0xFF	; 255
 97a:	1f 4f       	sbci	r17, 0xFF	; 255
 97c:	7e 01       	movw	r14, r28
 97e:	f6 e0       	ldi	r31, 0x06	; 6
	
    // Transmit address and data
    for (int count = 0 ; count < 5; count ++)
    {
//          softspi_write_uint8(tbuf[count]);
	    spi_transmit(tbuf[count]);
 980:	ef 0e       	add	r14, r31
 982:	f1 1c       	adc	r15, r1
 984:	d8 01       	movw	r26, r16
 986:	8d 91       	ld	r24, X+
 988:	8d 01       	movw	r16, r26

	// CS TMC6200 LOW
	enable_Slave(TMC6200);
	
    // Transmit address and data
    for (int count = 0 ; count < 5; count ++)
 98a:	c7 dc       	rcall	.-1650   	; 0x31a <spi_transmit>
 98c:	0e 15       	cp	r16, r14
 98e:	1f 05       	cpc	r17, r15
//          softspi_write_uint8(tbuf[count]);
	    spi_transmit(tbuf[count]);
    }
	
	// CS TMC6200 HIGH
	disable_Slave(TMC6200);
 990:	c9 f7       	brne	.-14     	; 0x984 <tmc6200_writeInt+0xde>
 992:	81 e0       	ldi	r24, 0x01	; 1
 994:	d6 dc       	rcall	.-1620   	; 0x342 <disable_Slave>
}
 996:	2b 96       	adiw	r28, 0x0b	; 11
 998:	0f b6       	in	r0, 0x3f	; 63
 99a:	f8 94       	cli
 99c:	de bf       	out	0x3e, r29	; 62
 99e:	0f be       	out	0x3f, r0	; 63
 9a0:	cd bf       	out	0x3d, r28	; 61
 9a2:	df 91       	pop	r29
 9a4:	cf 91       	pop	r28
 9a6:	1f 91       	pop	r17
 9a8:	0f 91       	pop	r16
 9aa:	ff 90       	pop	r15
 9ac:	ef 90       	pop	r14
 9ae:	df 90       	pop	r13
 9b0:	cf 90       	pop	r12
 9b2:	08 95       	ret

000009b4 <initTMC6200>:

void initTMC6200(void)
{
	EN_TMC6200_PORT |= EN_TMC6200_BIT;						// Enable TMC6200 (Active High)
 9b4:	2f 9a       	sbi	0x05, 7	; 5
 9b6:	2f ef       	ldi	r18, 0xFF	; 255
 9b8:	81 ee       	ldi	r24, 0xE1	; 225
 9ba:	94 e0       	ldi	r25, 0x04	; 4
 9bc:	21 50       	subi	r18, 0x01	; 1
 9be:	80 40       	sbci	r24, 0x00	; 0
 9c0:	90 40       	sbci	r25, 0x00	; 0
 9c2:	e1 f7       	brne	.-8      	; 0x9bc <initTMC6200+0x8>
 9c4:	00 c0       	rjmp	.+0      	; 0x9c6 <initTMC6200+0x12>
 9c6:	00 00       	nop
	_delay_ms(100);
	EN_TMC6200_PORT &= ~EN_TMC6200_BIT;						// Enable TMC6200 (Active High)
 9c8:	2f 98       	cbi	0x05, 7	; 5
 9ca:	2f ef       	ldi	r18, 0xFF	; 255
 9cc:	81 ee       	ldi	r24, 0xE1	; 225
 9ce:	94 e0       	ldi	r25, 0x04	; 4
 9d0:	21 50       	subi	r18, 0x01	; 1
 9d2:	80 40       	sbci	r24, 0x00	; 0
 9d4:	90 40       	sbci	r25, 0x00	; 0
 9d6:	e1 f7       	brne	.-8      	; 0x9d0 <initTMC6200+0x1c>
 9d8:	00 c0       	rjmp	.+0      	; 0x9da <initTMC6200+0x26>
 9da:	00 00       	nop
	_delay_ms(100);
	EN_TMC6200_PORT |= EN_TMC6200_BIT;						// Enable TMC6200 (Active High)
 9dc:	2f 9a       	sbi	0x05, 7	; 5
 9de:	2f ef       	ldi	r18, 0xFF	; 255
 9e0:	83 ed       	ldi	r24, 0xD3	; 211
 9e2:	90 e3       	ldi	r25, 0x30	; 48
 9e4:	21 50       	subi	r18, 0x01	; 1
 9e6:	80 40       	sbci	r24, 0x00	; 0
 9e8:	90 40       	sbci	r25, 0x00	; 0
 9ea:	e1 f7       	brne	.-8      	; 0x9e4 <initTMC6200+0x30>
 9ec:	00 c0       	rjmp	.+0      	; 0x9ee <initTMC6200+0x3a>
 9ee:	00 00       	nop
	_delay_ms(1000);
	
	tmc6200_writeInt(1, TMC6200_GCONF, 0x00000010);		// current amplification: 10
 9f0:	20 e1       	ldi	r18, 0x10	; 16
 9f2:	30 e0       	ldi	r19, 0x00	; 0
 9f4:	40 e0       	ldi	r20, 0x00	; 0
 9f6:	50 e0       	ldi	r21, 0x00	; 0
 9f8:	60 e0       	ldi	r22, 0x00	; 0
 9fa:	81 e0       	ldi	r24, 0x01	; 1
 9fc:	54 df       	rcall	.-344    	; 0x8a6 <tmc6200_writeInt>
	tmc6200_writeInt(1, TMC6200_GSTAT, 0x00000000);
 9fe:	20 e0       	ldi	r18, 0x00	; 0
 a00:	30 e0       	ldi	r19, 0x00	; 0
 a02:	a9 01       	movw	r20, r18
 a04:	61 e0       	ldi	r22, 0x01	; 1
 a06:	81 e0       	ldi	r24, 0x01	; 1
 a08:	4e df       	rcall	.-356    	; 0x8a6 <tmc6200_writeInt>
	tmc6200_writeInt(1, TMC6200_OTP_PROG, 0x00000000);     //
 a0a:	20 e0       	ldi	r18, 0x00	; 0
 a0c:	30 e0       	ldi	r19, 0x00	; 0
 a0e:	a9 01       	movw	r20, r18
 a10:	66 e0       	ldi	r22, 0x06	; 6
 a12:	81 e0       	ldi	r24, 0x01	; 1
 a14:	48 df       	rcall	.-368    	; 0x8a6 <tmc6200_writeInt>
	tmc6200_writeInt(1, TMC6200_FACTORY_CONF, 0x0000000F); // clock frequency: 12MHz
 a16:	2f e0       	ldi	r18, 0x0F	; 15
 a18:	30 e0       	ldi	r19, 0x00	; 0
 a1a:	40 e0       	ldi	r20, 0x00	; 0
 a1c:	50 e0       	ldi	r21, 0x00	; 0
 a1e:	68 e0       	ldi	r22, 0x08	; 8
 a20:	81 e0       	ldi	r24, 0x01	; 1
 a22:	41 df       	rcall	.-382    	; 0x8a6 <tmc6200_writeInt>
	tmc6200_writeInt(1, TMC6200_SHORT_CONF, 0x13010606);	// default
 a24:	26 e0       	ldi	r18, 0x06	; 6
 a26:	36 e0       	ldi	r19, 0x06	; 6
 a28:	41 e0       	ldi	r20, 0x01	; 1
 a2a:	53 e1       	ldi	r21, 0x13	; 19
 a2c:	69 e0       	ldi	r22, 0x09	; 9
 a2e:	81 e0       	ldi	r24, 0x01	; 1
 a30:	3a df       	rcall	.-396    	; 0x8a6 <tmc6200_writeInt>
	tmc6200_writeInt(1, TMC6200_DRV_CONF, 0x00080004);		// DRVSTRENGTH = 2 (medium), BBMCLKS: 4
 a32:	24 e0       	ldi	r18, 0x04	; 4
 a34:	30 e0       	ldi	r19, 0x00	; 0
 a36:	48 e0       	ldi	r20, 0x08	; 8
 a38:	50 e0       	ldi	r21, 0x00	; 0
 a3a:	6a e0       	ldi	r22, 0x0A	; 10
 a3c:	81 e0       	ldi	r24, 0x01	; 1
 a3e:	33 cf       	rjmp	.-410    	; 0x8a6 <tmc6200_writeInt>
 a40:	08 95       	ret

00000a42 <read_registers_TMC6200>:
}

void read_registers_TMC6200(void)
{	
	tmc6200_readInt(1, TMC6200_GCONF);
 a42:	60 e0       	ldi	r22, 0x00	; 0
 a44:	81 e0       	ldi	r24, 0x01	; 1
 a46:	7c de       	rcall	.-776    	; 0x740 <tmc6200_readInt>
	tmc6200_readInt(1, TMC6200_GSTAT);
 a48:	61 e0       	ldi	r22, 0x01	; 1
 a4a:	81 e0       	ldi	r24, 0x01	; 1
 a4c:	79 de       	rcall	.-782    	; 0x740 <tmc6200_readInt>
	tmc6200_readInt(1, TMC6200_IOIN_OUTPUT);
 a4e:	64 e0       	ldi	r22, 0x04	; 4
 a50:	81 e0       	ldi	r24, 0x01	; 1
 a52:	76 de       	rcall	.-788    	; 0x740 <tmc6200_readInt>
	tmc6200_readInt(1, TMC6200_OTP_PROG);
 a54:	66 e0       	ldi	r22, 0x06	; 6
 a56:	81 e0       	ldi	r24, 0x01	; 1
 a58:	73 de       	rcall	.-794    	; 0x740 <tmc6200_readInt>
	tmc6200_readInt(1, TMC6200_OTP_READ);
 a5a:	67 e0       	ldi	r22, 0x07	; 7
 a5c:	81 e0       	ldi	r24, 0x01	; 1
 a5e:	70 de       	rcall	.-800    	; 0x740 <tmc6200_readInt>
	tmc6200_readInt(1, TMC6200_FACTORY_CONF);
 a60:	68 e0       	ldi	r22, 0x08	; 8
 a62:	81 e0       	ldi	r24, 0x01	; 1
 a64:	6d de       	rcall	.-806    	; 0x740 <tmc6200_readInt>
	tmc6200_readInt(1, TMC6200_SHORT_CONF);
 a66:	69 e0       	ldi	r22, 0x09	; 9
 a68:	81 e0       	ldi	r24, 0x01	; 1
 a6a:	6a de       	rcall	.-812    	; 0x740 <tmc6200_readInt>
 a6c:	6a e0       	ldi	r22, 0x0A	; 10
	tmc6200_readInt(1, TMC6200_DRV_CONF);
 a6e:	81 e0       	ldi	r24, 0x01	; 1
 a70:	67 de       	rcall	.-818    	; 0x740 <tmc6200_readInt>
 a72:	2f ef       	ldi	r18, 0xFF	; 255
 a74:	81 ee       	ldi	r24, 0xE1	; 225
 a76:	94 e0       	ldi	r25, 0x04	; 4
 a78:	21 50       	subi	r18, 0x01	; 1
 a7a:	80 40       	sbci	r24, 0x00	; 0
 a7c:	90 40       	sbci	r25, 0x00	; 0
 a7e:	e1 f7       	brne	.-8      	; 0xa78 <read_registers_TMC6200+0x36>
 a80:	00 c0       	rjmp	.+0      	; 0xa82 <read_registers_TMC6200+0x40>
 a82:	00 00       	nop
 a84:	08 95       	ret

00000a86 <tx_completed>:
void tx_completed()
{
/*
	- Warte zwei Arbeitsschritte (Nulloperation) wenn Übertragung zu Ende
*/
	asm("nop");
 a86:	00 00       	nop
	asm("nop");
 a88:	00 00       	nop
 a8a:	08 95       	ret

00000a8c <UART_init>:
#define F_CPU 16000000UL



void UART_init()
{
 a8c:	cf 93       	push	r28
 a8e:	df 93       	push	r29
#define BRC9600 ((F_CPU/16/BAUD9600) -1)				// Define für Baudrate-Register
/******************************************************************************************************************************/


/******************************************************************************************************************************/
	UBRR0H = (BRC9600>>8);										// Baudrate Register1 (9600) UART0
 a90:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (BRC9600);											// Baudrate Register2 (9600) UART0
 a94:	80 e1       	ldi	r24, 0x10	; 16
 a96:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);								// Enable RX und TX UART 0
 a9a:	c1 ec       	ldi	r28, 0xC1	; 193
 a9c:	d0 e0       	ldi	r29, 0x00	; 0
 a9e:	88 e1       	ldi	r24, 0x18	; 24
 aa0:	88 83       	st	Y, r24
	UCSR0C = (1<<UCSZ00)|(1<<UCSZ01);							// Übertragene Bits: 8 und parity disabled UART0
 aa2:	86 e0       	ldi	r24, 0x06	; 6
 aa4:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
/******************************************************************************************************************************/


/******************************************************************************************************************************/
	RB_init(&rb_tx_PC);											// Initialisiere Ring-Buffer (head = 0, tail = 0) TX UART0
 aa8:	8a e5       	ldi	r24, 0x5A	; 90
 aaa:	92 e0       	ldi	r25, 0x02	; 2
 aac:	45 db       	rcall	.-2422   	; 0x138 <RB_init>
	RB_init(&rb_rx_PC);											// Initialisiere Ring-Buffer (head = 0, tail = 0) RX UART0
 aae:	8e e5       	ldi	r24, 0x5E	; 94
 ab0:	9a e0       	ldi	r25, 0x0A	; 10
 ab2:	42 db       	rcall	.-2428   	; 0x138 <RB_init>
	
/******************************************************************************************************************************/

	
/******************************************************************************************************************************/
	Uart_EnableRxIT_0();										// Enable RX-Interrupt: Receive Complete UART 0
 ab4:	88 81       	ld	r24, Y
 ab6:	80 68       	ori	r24, 0x80	; 128
 ab8:	88 83       	st	Y, r24

/******************************************************************************************************************************/
	sei();														// Enable globale Interrupts
 aba:	78 94       	sei
/******************************************************************************************************************************/

	
/******************************************************************************************************************************/
	ptr_tx_completed_0=tx_completed;							// Pointer tx Completed UART0 auf Funktion (Kurz warten) setzen
 abc:	83 e4       	ldi	r24, 0x43	; 67
 abe:	95 e0       	ldi	r25, 0x05	; 5
 ac0:	90 93 62 10 	sts	0x1062, r25	; 0x801062 <ptr_tx_completed_0+0x1>
 ac4:	80 93 61 10 	sts	0x1061, r24	; 0x801061 <ptr_tx_completed_0>
/******************************************************************************************************************************/

}
 ac8:	df 91       	pop	r29
 aca:	cf 91       	pop	r28
 acc:	08 95       	ret

00000ace <Uart_Transmit_IT_PC>:
	- Schreibe n Bytes in den Buffer für PC
	- Enable Interrupt wenn Datenregister leer ist
	
	PROBLEM: Buffer overflow wenn lange Strings gesendet werden.
*/
	uint8_t nbytes = strlen((const char *)data);
 ace:	fc 01       	movw	r30, r24
 ad0:	01 90       	ld	r0, Z+
 ad2:	00 20       	and	r0, r0
 ad4:	e9 f7       	brne	.-6      	; 0xad0 <Uart_Transmit_IT_PC+0x2>
 ad6:	31 97       	sbiw	r30, 0x01	; 1
 ad8:	af 01       	movw	r20, r30
 ada:	48 1b       	sub	r20, r24
 adc:	59 0b       	sbc	r21, r25
	RB_write(&rb_tx_PC, data, nbytes);
 ade:	bc 01       	movw	r22, r24
 ae0:	8a e5       	ldi	r24, 0x5A	; 90
 ae2:	92 e0       	ldi	r25, 0x02	; 2
 ae4:	6d db       	rcall	.-2342   	; 0x1c0 <RB_write>
	Uart_EnableTransmitIT_0();
 ae6:	e1 ec       	ldi	r30, 0xC1	; 193
 ae8:	f0 e0       	ldi	r31, 0x00	; 0
 aea:	80 81       	ld	r24, Z
 aec:	80 62       	ori	r24, 0x20	; 32
 aee:	80 83       	st	Z, r24
 af0:	08 95       	ret

00000af2 <__vector_26>:
	asm("nop");
	asm("nop");
}

ISR(USART0_UDRE_vect)
{
 af2:	1f 92       	push	r1
 af4:	0f 92       	push	r0
 af6:	0f b6       	in	r0, 0x3f	; 63
 af8:	0f 92       	push	r0
 afa:	11 24       	eor	r1, r1
 afc:	0b b6       	in	r0, 0x3b	; 59
 afe:	0f 92       	push	r0
 b00:	2f 93       	push	r18
 b02:	3f 93       	push	r19
 b04:	4f 93       	push	r20
 b06:	5f 93       	push	r21
 b08:	6f 93       	push	r22
 b0a:	7f 93       	push	r23
 b0c:	8f 93       	push	r24
 b0e:	9f 93       	push	r25
 b10:	af 93       	push	r26
 b12:	bf 93       	push	r27
 b14:	ef 93       	push	r30
 b16:	ff 93       	push	r31
/*
	- Befinden sich Daten im Buffer, wird das nächste Byte aus dem Buffer gesendet
	- Ansonsten wird das Interrupt deaktiviert und zwei Schritte gewartet	
*/
	if (RB_length(&rb_tx_PC) > 0)
 b18:	8a e5       	ldi	r24, 0x5A	; 90
 b1a:	92 e0       	ldi	r25, 0x02	; 2
 b1c:	1c db       	rcall	.-2504   	; 0x156 <RB_length>
 b1e:	88 23       	and	r24, r24
 b20:	31 f0       	breq	.+12     	; 0xb2e <__vector_26+0x3c>
	{
		UDR0 = RB_readByte(&rb_tx_PC);
 b22:	8a e5       	ldi	r24, 0x5A	; 90
 b24:	92 e0       	ldi	r25, 0x02	; 2
 b26:	23 db       	rcall	.-2490   	; 0x16e <RB_readByte>
 b28:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
 b2c:	0c c0       	rjmp	.+24     	; 0xb46 <__vector_26+0x54>
	}
	else
	{
		Uart_DisableTransmitIT_0();
 b2e:	e1 ec       	ldi	r30, 0xC1	; 193
 b30:	f0 e0       	ldi	r31, 0x00	; 0
 b32:	80 81       	ld	r24, Z
 b34:	8f 7d       	andi	r24, 0xDF	; 223
 b36:	80 83       	st	Z, r24
		if(ptr_tx_completed_0 != 0)
 b38:	e0 91 61 10 	lds	r30, 0x1061	; 0x801061 <ptr_tx_completed_0>
 b3c:	f0 91 62 10 	lds	r31, 0x1062	; 0x801062 <ptr_tx_completed_0+0x1>
 b40:	30 97       	sbiw	r30, 0x00	; 0
 b42:	09 f0       	breq	.+2      	; 0xb46 <__vector_26+0x54>
			ptr_tx_completed_0();
 b44:	19 95       	eicall
	}
}
 b46:	ff 91       	pop	r31
 b48:	ef 91       	pop	r30
 b4a:	bf 91       	pop	r27
 b4c:	af 91       	pop	r26
 b4e:	9f 91       	pop	r25
 b50:	8f 91       	pop	r24
 b52:	7f 91       	pop	r23
 b54:	6f 91       	pop	r22
 b56:	5f 91       	pop	r21
 b58:	4f 91       	pop	r20
 b5a:	3f 91       	pop	r19
 b5c:	2f 91       	pop	r18
 b5e:	0f 90       	pop	r0
 b60:	0b be       	out	0x3b, r0	; 59
 b62:	0f 90       	pop	r0
 b64:	0f be       	out	0x3f, r0	; 63
 b66:	0f 90       	pop	r0
 b68:	1f 90       	pop	r1
 b6a:	18 95       	reti

00000b6c <__vector_25>:

ISR(USART0_RX_vect)
{	
 b6c:	1f 92       	push	r1
 b6e:	0f 92       	push	r0
 b70:	0f b6       	in	r0, 0x3f	; 63
 b72:	0f 92       	push	r0
 b74:	11 24       	eor	r1, r1
 b76:	0b b6       	in	r0, 0x3b	; 59
 b78:	0f 92       	push	r0
 b7a:	2f 93       	push	r18
 b7c:	3f 93       	push	r19
 b7e:	4f 93       	push	r20
 b80:	5f 93       	push	r21
 b82:	6f 93       	push	r22
 b84:	7f 93       	push	r23
 b86:	8f 93       	push	r24
 b88:	9f 93       	push	r25
 b8a:	af 93       	push	r26
 b8c:	bf 93       	push	r27
 b8e:	ef 93       	push	r30
 b90:	ff 93       	push	r31
/*
	- Wird ein Empfangs-Interrupt seitens PC ausgelöst, wird das empfangene Byte in den PC-Buffer geschrieben
*/
	char ch = UDR0;
 b92:	60 91 c6 00 	lds	r22, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
	RB_writeByte(&rb_rx_PC,ch);
 b96:	8e e5       	ldi	r24, 0x5E	; 94
 b98:	9a e0       	ldi	r25, 0x0A	; 10
 b9a:	f9 da       	rcall	.-2574   	; 0x18e <RB_writeByte>
 b9c:	ff 91       	pop	r31
 b9e:	ef 91       	pop	r30
 ba0:	bf 91       	pop	r27
 ba2:	af 91       	pop	r26
 ba4:	9f 91       	pop	r25
 ba6:	8f 91       	pop	r24
 ba8:	7f 91       	pop	r23
 baa:	6f 91       	pop	r22
 bac:	5f 91       	pop	r21
 bae:	4f 91       	pop	r20
 bb0:	3f 91       	pop	r19
 bb2:	2f 91       	pop	r18
 bb4:	0f 90       	pop	r0
 bb6:	0b be       	out	0x3b, r0	; 59
 bb8:	0f 90       	pop	r0
 bba:	0f be       	out	0x3f, r0	; 63
 bbc:	0f 90       	pop	r0
 bbe:	1f 90       	pop	r1
 bc0:	18 95       	reti

00000bc2 <main>:
#include "libraries/TMC6200/TMC6200.h"
#include "libraries/TMC4671/TMC4671.h"

int main(void)
{
	IO_init();												// Ein-/Ausgangspins initialisieren
 bc2:	b0 da       	rcall	.-2720   	; 0x124 <IO_init>
	SPI_init();												// SPI-Schnittstelle initialisieren
 bc4:	c7 db       	rcall	.-2162   	; 0x354 <SPI_init>
	UART_init();											// UART-Schnittstelle initialisieren
 bc6:	62 df       	rcall	.-316    	; 0xa8c <UART_init>
	initTMC6200();											// Gate-Treiber initialisieren
 bc8:	f5 de       	rcall	.-534    	; 0x9b4 <initTMC6200>
	initTMC4671_Openloop();											// FOC-Treiber initialisieren
 bca:	0a dd       	rcall	.-1516   	; 0x5e0 <initTMC4671_Openloop>
 bcc:	98 dd       	rcall	.-1232   	; 0x6fe <read_registers_TMC4671>

    while (1) 
    {
		read_registers_TMC4671();
 bce:	39 df       	rcall	.-398    	; 0xa42 <read_registers_TMC6200>
 bd0:	2f ef       	ldi	r18, 0xFF	; 255
		read_registers_TMC6200();
 bd2:	83 e2       	ldi	r24, 0x23	; 35
 bd4:	94 ef       	ldi	r25, 0xF4	; 244
 bd6:	21 50       	subi	r18, 0x01	; 1
 bd8:	80 40       	sbci	r24, 0x00	; 0
 bda:	90 40       	sbci	r25, 0x00	; 0
 bdc:	e1 f7       	brne	.-8      	; 0xbd6 <main+0x14>
 bde:	00 c0       	rjmp	.+0      	; 0xbe0 <main+0x1e>
 be0:	00 00       	nop
 be2:	f4 cf       	rjmp	.-24     	; 0xbcc <main+0xa>

00000be4 <__itoa_ncheck>:
 be4:	bb 27       	eor	r27, r27
 be6:	4a 30       	cpi	r20, 0x0A	; 10
 be8:	31 f4       	brne	.+12     	; 0xbf6 <__itoa_ncheck+0x12>
 bea:	99 23       	and	r25, r25
 bec:	22 f4       	brpl	.+8      	; 0xbf6 <__itoa_ncheck+0x12>
 bee:	bd e2       	ldi	r27, 0x2D	; 45
 bf0:	90 95       	com	r25
 bf2:	81 95       	neg	r24
 bf4:	9f 4f       	sbci	r25, 0xFF	; 255
 bf6:	01 c0       	rjmp	.+2      	; 0xbfa <__utoa_common>

00000bf8 <__utoa_ncheck>:
 bf8:	bb 27       	eor	r27, r27

00000bfa <__utoa_common>:
 bfa:	fb 01       	movw	r30, r22
 bfc:	55 27       	eor	r21, r21
 bfe:	aa 27       	eor	r26, r26
 c00:	88 0f       	add	r24, r24
 c02:	99 1f       	adc	r25, r25
 c04:	aa 1f       	adc	r26, r26
 c06:	a4 17       	cp	r26, r20
 c08:	10 f0       	brcs	.+4      	; 0xc0e <__utoa_common+0x14>
 c0a:	a4 1b       	sub	r26, r20
 c0c:	83 95       	inc	r24
 c0e:	50 51       	subi	r21, 0x10	; 16
 c10:	b9 f7       	brne	.-18     	; 0xc00 <__utoa_common+0x6>
 c12:	a0 5d       	subi	r26, 0xD0	; 208
 c14:	aa 33       	cpi	r26, 0x3A	; 58
 c16:	08 f0       	brcs	.+2      	; 0xc1a <__utoa_common+0x20>
 c18:	a9 5d       	subi	r26, 0xD9	; 217
 c1a:	a1 93       	st	Z+, r26
 c1c:	00 97       	sbiw	r24, 0x00	; 0
 c1e:	79 f7       	brne	.-34     	; 0xbfe <__utoa_common+0x4>
 c20:	b1 11       	cpse	r27, r1
 c22:	b1 93       	st	Z+, r27
 c24:	11 92       	st	Z+, r1
 c26:	cb 01       	movw	r24, r22
 c28:	00 c0       	rjmp	.+0      	; 0xc2a <strrev>

00000c2a <strrev>:
 c2a:	dc 01       	movw	r26, r24
 c2c:	fc 01       	movw	r30, r24
 c2e:	67 2f       	mov	r22, r23
 c30:	71 91       	ld	r23, Z+
 c32:	77 23       	and	r23, r23
 c34:	e1 f7       	brne	.-8      	; 0xc2e <strrev+0x4>
 c36:	32 97       	sbiw	r30, 0x02	; 2
 c38:	04 c0       	rjmp	.+8      	; 0xc42 <strrev+0x18>
 c3a:	7c 91       	ld	r23, X
 c3c:	6d 93       	st	X+, r22
 c3e:	70 83       	st	Z, r23
 c40:	62 91       	ld	r22, -Z
 c42:	ae 17       	cp	r26, r30
 c44:	bf 07       	cpc	r27, r31
 c46:	c8 f3       	brcs	.-14     	; 0xc3a <strrev+0x10>
 c48:	08 95       	ret

00000c4a <_exit>:
 c4a:	f8 94       	cli

00000c4c <__stop_program>:
 c4c:	ff cf       	rjmp	.-2      	; 0xc4c <__stop_program>
