{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "CPU/RegisterToSegment/debugger",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "FDEA93F8135F59E595B5419947D4DD60",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 15,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "CPU/RegisterToSegment/latchedRegData",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "CPU/RegisterToSegment/latchedRegData[15]"
                                            },
                                            {
                                                "name": "CPU/RegisterToSegment/latchedRegData[14]"
                                            },
                                            {
                                                "name": "CPU/RegisterToSegment/latchedRegData[13]"
                                            },
                                            {
                                                "name": "CPU/RegisterToSegment/latchedRegData[12]"
                                            },
                                            {
                                                "name": "CPU/RegisterToSegment/latchedRegData[11]"
                                            },
                                            {
                                                "name": "CPU/RegisterToSegment/latchedRegData[10]"
                                            },
                                            {
                                                "name": "CPU/RegisterToSegment/latchedRegData[9]"
                                            },
                                            {
                                                "name": "CPU/RegisterToSegment/latchedRegData[8]"
                                            },
                                            {
                                                "name": "CPU/RegisterToSegment/latchedRegData[7]"
                                            },
                                            {
                                                "name": "CPU/RegisterToSegment/latchedRegData[6]"
                                            },
                                            {
                                                "name": "CPU/RegisterToSegment/latchedRegData[5]"
                                            },
                                            {
                                                "name": "CPU/RegisterToSegment/latchedRegData[4]"
                                            },
                                            {
                                                "name": "CPU/RegisterToSegment/latchedRegData[3]"
                                            },
                                            {
                                                "name": "CPU/RegisterToSegment/latchedRegData[2]"
                                            },
                                            {
                                                "name": "CPU/RegisterToSegment/latchedRegData[1]"
                                            },
                                            {
                                                "name": "CPU/RegisterToSegment/latchedRegData[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 16,
                                "rightIndex": 16,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "CPU/RegisterToSegment/<const0>_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 17,
                                "rightIndex": 17,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "CPU/RegisterToSegment/<const0>_2",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 18,
                                "rightIndex": 18,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "CPU/RegisterToSegment/<const0>_3",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 19,
                                "rightIndex": 19,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "CPU/RegisterToSegment/<const0>_4",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 20,
                                "rightIndex": 20,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "CPU/RegisterToSegment/<const0>_5",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 21,
                                "rightIndex": 21,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "CPU/RegisterToSegment/<const0>_6",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 7,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 22,
                                "rightIndex": 22,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "CPU/RegisterToSegment/<const0>_7",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 8,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 23,
                                "rightIndex": 23,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "CPU/RegisterToSegment/<const0>_8",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 9,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 24,
                                "rightIndex": 24,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "CPU/RegisterToSegment/<const0>_9",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 10,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 25,
                                "rightIndex": 25,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "CPU/RegisterToSegment/<const0>_10",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 11,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 26,
                                "rightIndex": 26,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "CPU/RegisterToSegment/<const0>_11",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 12,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 27,
                                "rightIndex": 27,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "CPU/RegisterToSegment/<const0>_12",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 13,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 28,
                                "rightIndex": 28,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "CPU/RegisterToSegment/<const0>_13",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 14,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 29,
                                "rightIndex": 29,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "CPU/RegisterToSegment/<const0>_14",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 15,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 30,
                                "rightIndex": 30,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "CPU/RegisterToSegment/<const0>_15",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 16,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 31,
                                "rightIndex": 31,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "CPU/RegisterToSegment/<const0>",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 17,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "CPU/RegisterToSegment/d0",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "CPU/RegisterToSegment/d0[3]"
                                            },
                                            {
                                                "name": "CPU/RegisterToSegment/d0[2]"
                                            },
                                            {
                                                "name": "CPU/RegisterToSegment/d0[1]"
                                            },
                                            {
                                                "name": "CPU/RegisterToSegment/d0[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 18,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "CPU/RegisterToSegment/d1",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "CPU/RegisterToSegment/d1[3]"
                                            },
                                            {
                                                "name": "CPU/RegisterToSegment/d1[2]"
                                            },
                                            {
                                                "name": "CPU/RegisterToSegment/d1[1]"
                                            },
                                            {
                                                "name": "CPU/RegisterToSegment/d1[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 19,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "CPU/RegisterToSegment/d2",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "CPU/RegisterToSegment/d2[3]"
                                            },
                                            {
                                                "name": "CPU/RegisterToSegment/d2[2]"
                                            },
                                            {
                                                "name": "CPU/RegisterToSegment/d2[1]"
                                            },
                                            {
                                                "name": "CPU/RegisterToSegment/d2[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 20,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "CPU/RegisterToSegment/d3",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "CPU/RegisterToSegment/d3[3]"
                                            },
                                            {
                                                "name": "CPU/RegisterToSegment/d3[2]"
                                            },
                                            {
                                                "name": "CPU/RegisterToSegment/d3[1]"
                                            },
                                            {
                                                "name": "CPU/RegisterToSegment/d3[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 21,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "CPU/RegisterToSegment/enable",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}