<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.1 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml mt9v034_top.twx mt9v034_top.ncd -o mt9v034_top.twr
mt9v034_top.pcf -ucf mt9v034_top.ucf

</twCmdLine><twDesign>mt9v034_top.ncd</twDesign><twDesignPath>mt9v034_top.ncd</twDesignPath><twPCF>mt9v034_top.pcf</twPCF><twPcfPath>mt9v034_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.21 2012-04-23</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="NET &quot;sysclk&quot; PERIOD = 10ns HIGH 50%;" ScopeName="">NET &quot;CLK_24MHz/clkin1&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;CLK_24MHz/clkin1&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1" logResource="CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="CLK_24MHz/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1" logResource="CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="CLK_24MHz/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKIN(Finmax)" slack="8.148" period="10.000" constraintValue="10.000" deviceLimit="1.852" freqLimit="539.957" physResource="CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1" logResource="CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="CLK_24MHz/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;CLK_24MHz/clkout0&quot; derived from  NET &quot;CLK_24MHz/clkin1&quot; PERIOD = 10 ns HIGH 50%;  multiplied by 4.00 to 40 nS   </twConstName><twItemCnt>1524</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>166</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.167</twMinPer></twConstHead><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point vgaOut/blank (SLICE_X9Y16.SR), 9 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.833</twSlack><twSrc BELType="FF">vgaOut/vcounter_8</twSrc><twDest BELType="FF">vgaOut/blank</twDest><twTotPathDel>4.038</twTotPathDel><twClkSkew dest = "0.266" src = "0.269">0.003</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.241" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.126</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vgaOut/vcounter_8</twSrc><twDest BELType='FF'>vgaOut/blank</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X12Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>vgaOut/vcounter&lt;9&gt;</twComp><twBEL>vgaOut/vcounter_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.871</twDelInfo><twComp>vgaOut/vcounter&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>vgaOut/blank</twComp><twBEL>vgaOut/video_enable_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>N19</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vgaOut/blank</twComp><twBEL>vgaOut/video_enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>vgaOut/video_enable</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>vgaOut/blank</twComp><twBEL>vgaOut/blank</twBEL></twPathDel><twLogDel>1.402</twLogDel><twRouteDel>2.636</twRouteDel><twTotDel>4.038</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.165</twSlack><twSrc BELType="FF">vgaOut/vcounter_5</twSrc><twDest BELType="FF">vgaOut/blank</twDest><twTotPathDel>3.707</twTotPathDel><twClkSkew dest = "0.266" src = "0.268">0.002</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.241" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.126</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vgaOut/vcounter_5</twSrc><twDest BELType='FF'>vgaOut/blank</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X12Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>vgaOut/vcounter&lt;7&gt;</twComp><twBEL>vgaOut/vcounter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.D5</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">1.540</twDelInfo><twComp>vgaOut/vcounter&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>vgaOut/blank</twComp><twBEL>vgaOut/video_enable_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>N19</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vgaOut/blank</twComp><twBEL>vgaOut/video_enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>vgaOut/video_enable</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>vgaOut/blank</twComp><twBEL>vgaOut/blank</twBEL></twPathDel><twLogDel>1.402</twLogDel><twRouteDel>2.305</twRouteDel><twTotDel>3.707</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.184</twSlack><twSrc BELType="FF">vgaOut/vcounter_7</twSrc><twDest BELType="FF">vgaOut/blank</twDest><twTotPathDel>3.688</twTotPathDel><twClkSkew dest = "0.266" src = "0.268">0.002</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.241" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.126</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vgaOut/vcounter_7</twSrc><twDest BELType='FF'>vgaOut/blank</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X12Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>vgaOut/vcounter&lt;7&gt;</twComp><twBEL>vgaOut/vcounter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.521</twDelInfo><twComp>vgaOut/vcounter&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>vgaOut/blank</twComp><twBEL>vgaOut/video_enable_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>N19</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vgaOut/blank</twComp><twBEL>vgaOut/video_enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>vgaOut/video_enable</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>vgaOut/blank</twComp><twBEL>vgaOut/blank</twBEL></twPathDel><twLogDel>1.402</twLogDel><twRouteDel>2.286</twRouteDel><twTotDel>3.688</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="85" iCriticalPaths="0" sType="EndPoint">Paths for end point vgaOut/vcounter_9 (SLICE_X12Y30.CIN), 85 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.856</twSlack><twSrc BELType="FF">vgaOut/vcounter_8</twSrc><twDest BELType="FF">vgaOut/vcounter_9</twDest><twTotPathDel>4.018</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.241" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.126</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vgaOut/vcounter_8</twSrc><twDest BELType='FF'>vgaOut/vcounter_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X12Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>vgaOut/vcounter&lt;9&gt;</twComp><twBEL>vgaOut/vcounter_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>vgaOut/vcounter&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y25.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>vgaOut/VS</twComp><twBEL>vgaOut/vcounter[10]_GND_15_o_equal_9_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>N23</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vgaOut/VS</twComp><twBEL>vgaOut/vcounter[10]_GND_15_o_equal_9_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>vgaOut/vcounter[10]_GND_15_o_equal_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>vgaOut/vcounter&lt;3&gt;</twComp><twBEL>vgaOut/Mcount_vcounter_lut&lt;1&gt;</twBEL><twBEL>vgaOut/Mcount_vcounter_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>vgaOut/Mcount_vcounter_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>vgaOut/vcounter&lt;7&gt;</twComp><twBEL>vgaOut/Mcount_vcounter_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>vgaOut/Mcount_vcounter_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y30.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>vgaOut/vcounter&lt;9&gt;</twComp><twBEL>vgaOut/Mcount_vcounter_xor&lt;9&gt;</twBEL><twBEL>vgaOut/vcounter_9</twBEL></twPathDel><twLogDel>1.644</twLogDel><twRouteDel>2.374</twRouteDel><twTotDel>4.018</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.875</twSlack><twSrc BELType="FF">vgaOut/vcounter_8</twSrc><twDest BELType="FF">vgaOut/vcounter_9</twDest><twTotPathDel>3.999</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.241" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.126</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vgaOut/vcounter_8</twSrc><twDest BELType='FF'>vgaOut/vcounter_9</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X12Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X12Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>vgaOut/vcounter&lt;9&gt;</twComp><twBEL>vgaOut/vcounter_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>vgaOut/vcounter&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y25.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>vgaOut/VS</twComp><twBEL>vgaOut/vcounter[10]_GND_15_o_equal_9_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>N23</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vgaOut/VS</twComp><twBEL>vgaOut/vcounter[10]_GND_15_o_equal_9_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y29.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>vgaOut/vcounter[10]_GND_15_o_equal_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>vgaOut/vcounter&lt;7&gt;</twComp><twBEL>vgaOut/Mcount_vcounter_lut&lt;7&gt;</twBEL><twBEL>vgaOut/Mcount_vcounter_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>vgaOut/Mcount_vcounter_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y30.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>vgaOut/vcounter&lt;9&gt;</twComp><twBEL>vgaOut/Mcount_vcounter_xor&lt;9&gt;</twBEL><twBEL>vgaOut/vcounter_9</twBEL></twPathDel><twLogDel>1.453</twLogDel><twRouteDel>2.546</twRouteDel><twTotDel>3.999</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.880</twSlack><twSrc BELType="FF">vgaOut/vcounter_8</twSrc><twDest BELType="FF">vgaOut/vcounter_9</twDest><twTotPathDel>3.994</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.241" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.126</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vgaOut/vcounter_8</twSrc><twDest BELType='FF'>vgaOut/vcounter_9</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X12Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X12Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>vgaOut/vcounter&lt;9&gt;</twComp><twBEL>vgaOut/vcounter_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>vgaOut/vcounter&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y25.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>vgaOut/VS</twComp><twBEL>vgaOut/vcounter[10]_GND_15_o_equal_9_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>N23</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vgaOut/VS</twComp><twBEL>vgaOut/vcounter[10]_GND_15_o_equal_9_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>vgaOut/vcounter[10]_GND_15_o_equal_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y29.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>vgaOut/vcounter&lt;7&gt;</twComp><twBEL>vgaOut/Mcount_vcounter_lut&lt;5&gt;</twBEL><twBEL>vgaOut/Mcount_vcounter_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>vgaOut/Mcount_vcounter_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y30.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>vgaOut/vcounter&lt;9&gt;</twComp><twBEL>vgaOut/Mcount_vcounter_xor&lt;9&gt;</twBEL><twBEL>vgaOut/vcounter_9</twBEL></twPathDel><twLogDel>1.568</twLogDel><twRouteDel>2.426</twRouteDel><twTotDel>3.994</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="51" iCriticalPaths="0" sType="EndPoint">Paths for end point vgaOut/vcounter_6 (SLICE_X12Y29.CIN), 51 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.913</twSlack><twSrc BELType="FF">vgaOut/vcounter_8</twSrc><twDest BELType="FF">vgaOut/vcounter_6</twDest><twTotPathDel>3.951</twTotPathDel><twClkSkew dest = "0.153" src = "0.163">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.241" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.126</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vgaOut/vcounter_8</twSrc><twDest BELType='FF'>vgaOut/vcounter_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X12Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X12Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>vgaOut/vcounter&lt;9&gt;</twComp><twBEL>vgaOut/vcounter_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>vgaOut/vcounter&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y25.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>vgaOut/VS</twComp><twBEL>vgaOut/vcounter[10]_GND_15_o_equal_9_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>N23</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vgaOut/VS</twComp><twBEL>vgaOut/vcounter[10]_GND_15_o_equal_9_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>vgaOut/vcounter[10]_GND_15_o_equal_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>vgaOut/vcounter&lt;3&gt;</twComp><twBEL>vgaOut/Mcount_vcounter_lut&lt;1&gt;</twBEL><twBEL>vgaOut/Mcount_vcounter_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>vgaOut/Mcount_vcounter_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y29.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>vgaOut/vcounter&lt;7&gt;</twComp><twBEL>vgaOut/Mcount_vcounter_cy&lt;7&gt;</twBEL><twBEL>vgaOut/vcounter_6</twBEL></twPathDel><twLogDel>1.580</twLogDel><twRouteDel>2.371</twRouteDel><twTotDel>3.951</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.077</twSlack><twSrc BELType="FF">vgaOut/vcounter_7</twSrc><twDest BELType="FF">vgaOut/vcounter_6</twDest><twTotPathDel>3.797</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.241" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.126</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vgaOut/vcounter_7</twSrc><twDest BELType='FF'>vgaOut/vcounter_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X12Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X12Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>vgaOut/vcounter&lt;7&gt;</twComp><twBEL>vgaOut/vcounter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y25.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>vgaOut/vcounter&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y25.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>vgaOut/VS</twComp><twBEL>vgaOut/vcounter[10]_GND_15_o_equal_9_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>N23</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vgaOut/VS</twComp><twBEL>vgaOut/vcounter[10]_GND_15_o_equal_9_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>vgaOut/vcounter[10]_GND_15_o_equal_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>vgaOut/vcounter&lt;3&gt;</twComp><twBEL>vgaOut/Mcount_vcounter_lut&lt;1&gt;</twBEL><twBEL>vgaOut/Mcount_vcounter_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>vgaOut/Mcount_vcounter_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y29.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>vgaOut/vcounter&lt;7&gt;</twComp><twBEL>vgaOut/Mcount_vcounter_cy&lt;7&gt;</twBEL><twBEL>vgaOut/vcounter_6</twBEL></twPathDel><twLogDel>1.580</twLogDel><twRouteDel>2.217</twRouteDel><twTotDel>3.797</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.101</twSlack><twSrc BELType="FF">vgaOut/vcounter_5</twSrc><twDest BELType="FF">vgaOut/vcounter_6</twDest><twTotPathDel>3.773</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.241" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.126</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vgaOut/vcounter_5</twSrc><twDest BELType='FF'>vgaOut/vcounter_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X12Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X12Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>vgaOut/vcounter&lt;7&gt;</twComp><twBEL>vgaOut/vcounter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>vgaOut/vcounter&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y25.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>vgaOut/VS</twComp><twBEL>vgaOut/vcounter[10]_GND_15_o_equal_9_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>N23</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vgaOut/VS</twComp><twBEL>vgaOut/vcounter[10]_GND_15_o_equal_9_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>vgaOut/vcounter[10]_GND_15_o_equal_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>vgaOut/vcounter&lt;3&gt;</twComp><twBEL>vgaOut/Mcount_vcounter_lut&lt;1&gt;</twBEL><twBEL>vgaOut/Mcount_vcounter_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>vgaOut/Mcount_vcounter_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y29.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>vgaOut/vcounter&lt;7&gt;</twComp><twBEL>vgaOut/Mcount_vcounter_cy&lt;7&gt;</twBEL><twBEL>vgaOut/vcounter_6</twBEL></twPathDel><twLogDel>1.580</twLogDel><twRouteDel>2.193</twRouteDel><twTotDel>3.773</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;CLK_24MHz/clkout0&quot; derived from
 NET &quot;CLK_24MHz/clkin1&quot; PERIOD = 10 ns HIGH 50%;
 multiplied by 4.00 to 40 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vgaOut/hcounter_8 (SLICE_X4Y16.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.481</twSlack><twSrc BELType="FF">vgaOut/hcounter_8</twSrc><twDest BELType="FF">vgaOut/hcounter_8</twDest><twTotPathDel>0.481</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vgaOut/hcounter_8</twSrc><twDest BELType='FF'>vgaOut/hcounter_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X4Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>vgaOut/hcounter&lt;10&gt;</twComp><twBEL>vgaOut/hcounter_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y16.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>vgaOut/hcounter&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y16.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>vgaOut/hcounter&lt;10&gt;</twComp><twBEL>vgaOut/Mcount_hcounter_lut&lt;8&gt;</twBEL><twBEL>vgaOut/Mcount_hcounter_xor&lt;10&gt;</twBEL><twBEL>vgaOut/hcounter_8</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>0.043</twRouteDel><twTotDel>0.481</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vgaOut/vcounter_3 (SLICE_X12Y28.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.496</twSlack><twSrc BELType="FF">vgaOut/vcounter_3</twSrc><twDest BELType="FF">vgaOut/vcounter_3</twDest><twTotPathDel>0.496</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vgaOut/vcounter_3</twSrc><twDest BELType='FF'>vgaOut/vcounter_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X12Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>vgaOut/vcounter&lt;3&gt;</twComp><twBEL>vgaOut/vcounter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>vgaOut/vcounter&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y28.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>vgaOut/vcounter&lt;3&gt;</twComp><twBEL>vgaOut/Mcount_vcounter_lut&lt;3&gt;</twBEL><twBEL>vgaOut/Mcount_vcounter_cy&lt;3&gt;</twBEL><twBEL>vgaOut/vcounter_3</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>0.059</twRouteDel><twTotDel>0.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twDestClk><twPctLog>88.1</twPctLog><twPctRoute>11.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vgaOut/hcounter_9 (SLICE_X4Y16.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.504</twSlack><twSrc BELType="FF">vgaOut/hcounter_8</twSrc><twDest BELType="FF">vgaOut/hcounter_9</twDest><twTotPathDel>0.504</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vgaOut/hcounter_8</twSrc><twDest BELType='FF'>vgaOut/hcounter_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X4Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>vgaOut/hcounter&lt;10&gt;</twComp><twBEL>vgaOut/hcounter_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y16.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>vgaOut/hcounter&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y16.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>vgaOut/hcounter&lt;10&gt;</twComp><twBEL>vgaOut/Mcount_hcounter_lut&lt;8&gt;</twBEL><twBEL>vgaOut/Mcount_hcounter_xor&lt;10&gt;</twBEL><twBEL>vgaOut/hcounter_9</twBEL></twPathDel><twLogDel>0.461</twLogDel><twRouteDel>0.043</twRouteDel><twTotDel>0.504</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twDestClk><twPctLog>91.5</twPctLog><twPctRoute>8.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;CLK_24MHz/clkout0&quot; derived from
 NET &quot;CLK_24MHz/clkin1&quot; PERIOD = 10 ns HIGH 50%;
 multiplied by 4.00 to 40 nS  
</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tbcper_I" slack="38.270" period="40.000" constraintValue="40.000" deviceLimit="1.730" freqLimit="578.035" physResource="CLK_24MHz/clkout1_buf/I0" logResource="CLK_24MHz/clkout1_buf/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="CLK_24MHz/clkout0"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="39.075" period="40.000" constraintValue="40.000" deviceLimit="0.925" freqLimit="1081.081" physResource="CLK_24MHz/pll_base_inst/PLL_ADV/CLKOUT0" logResource="CLK_24MHz/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="CLK_24MHz/clkout0"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tcp" slack="39.570" period="40.000" constraintValue="40.000" deviceLimit="0.430" freqLimit="2325.581" physResource="vgaOut/hcounter&lt;3&gt;/CLK" logResource="vgaOut/hcounter_0/CK" locationPin="SLICE_X4Y14.CLK" clockNet="clk_25MHz"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;CLK_24MHz/clkout1&quot; derived from  NET &quot;CLK_24MHz/clkin1&quot; PERIOD = 10 ns HIGH 50%;  multiplied by 4.17 to 41.667 nS   </twConstName><twItemCnt>1332</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>244</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.825</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point segs/currentVal_0 (SLICE_X19Y33.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.168</twSlack><twSrc BELType="FF">imgbuf/num_lines_4</twSrc><twDest BELType="FF">segs/currentVal_0</twDest><twTotPathDel>1.767</twTotPathDel><twClkSkew dest = "1.397" src = "1.506">0.109</twClkSkew><twDelConst>8.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.330" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>imgbuf/num_lines_4</twSrc><twDest BELType='FF'>segs/currentVal_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="200.000">clk_5MHz</twSrcClk><twPathDel><twSite>SLICE_X19Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>imgbuf/num_lines&lt;10&gt;</twComp><twBEL>imgbuf/num_lines_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y33.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.054</twDelInfo><twComp>imgbuf/num_lines&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>segs/currentVal&lt;3&gt;</twComp><twBEL>segs/Mmux_count[1]_values[15]_wide_mux_5_OUT11</twBEL><twBEL>segs/currentVal_0</twBEL></twPathDel><twLogDel>0.713</twLogDel><twRouteDel>1.054</twRouteDel><twTotDel>1.767</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="208.333">clk_24MHz</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point segs/currentVal_1 (SLICE_X19Y33.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.320</twSlack><twSrc BELType="FF">imgbuf/num_lines_5</twSrc><twDest BELType="FF">segs/currentVal_1</twDest><twTotPathDel>1.616</twTotPathDel><twClkSkew dest = "1.397" src = "1.505">0.108</twClkSkew><twDelConst>8.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.330" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>imgbuf/num_lines_5</twSrc><twDest BELType='FF'>segs/currentVal_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="200.000">clk_5MHz</twSrcClk><twPathDel><twSite>SLICE_X19Y35.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>imgbuf/num_lines&lt;14&gt;</twComp><twBEL>imgbuf/num_lines_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y33.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>imgbuf/num_lines&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>segs/currentVal&lt;3&gt;</twComp><twBEL>segs/Mmux_count[1]_values[15]_wide_mux_5_OUT21</twBEL><twBEL>segs/currentVal_1</twBEL></twPathDel><twLogDel>0.783</twLogDel><twRouteDel>0.833</twRouteDel><twTotDel>1.616</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="208.333">clk_24MHz</twDestClk><twPctLog>48.5</twPctLog><twPctRoute>51.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point segs/currentVal_3 (SLICE_X19Y33.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.356</twSlack><twSrc BELType="FF">imgbuf/num_lines_3</twSrc><twDest BELType="FF">segs/currentVal_3</twDest><twTotPathDel>1.574</twTotPathDel><twClkSkew dest = "1.397" src = "1.511">0.114</twClkSkew><twDelConst>8.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.330" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>imgbuf/num_lines_3</twSrc><twDest BELType='FF'>segs/currentVal_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="200.000">clk_5MHz</twSrcClk><twPathDel><twSite>SLICE_X21Y34.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>imgbuf/num_lines&lt;3&gt;</twComp><twBEL>imgbuf/num_lines_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y33.D1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>imgbuf/num_lines&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>segs/currentVal&lt;3&gt;</twComp><twBEL>segs/Mmux_count[1]_values[15]_wide_mux_5_OUT41</twBEL><twBEL>segs/currentVal_3</twBEL></twPathDel><twLogDel>0.713</twLogDel><twRouteDel>0.861</twRouteDel><twTotDel>1.574</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="208.333">clk_24MHz</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;CLK_24MHz/clkout1&quot; derived from
 NET &quot;CLK_24MHz/clkin1&quot; PERIOD = 10 ns HIGH 50%;
 multiplied by 4.17 to 41.667 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clks/fifo_count_4 (SLICE_X28Y17.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">clks/fifo_count_4</twSrc><twDest BELType="FF">clks/fifo_count_4</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clks/fifo_count_4</twSrc><twDest BELType='FF'>clks/fifo_count_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_24MHz</twSrcClk><twPathDel><twSite>SLICE_X28Y17.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>clks/fifo_count&lt;4&gt;</twComp><twBEL>clks/fifo_count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y17.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>clks/fifo_count&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y17.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>clks/fifo_count&lt;4&gt;</twComp><twBEL>clks/Result&lt;4&gt;21</twBEL><twBEL>clks/fifo_count_4</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_24MHz</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clks/fifo_count_3 (SLICE_X28Y17.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.462</twSlack><twSrc BELType="FF">clks/fifo_count_3</twSrc><twDest BELType="FF">clks/fifo_count_3</twDest><twTotPathDel>0.462</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clks/fifo_count_3</twSrc><twDest BELType='FF'>clks/fifo_count_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_24MHz</twSrcClk><twPathDel><twSite>SLICE_X28Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>clks/fifo_count&lt;4&gt;</twComp><twBEL>clks/fifo_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y17.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.072</twDelInfo><twComp>clks/fifo_count&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y17.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>clks/fifo_count&lt;4&gt;</twComp><twBEL>clks/Result&lt;3&gt;21</twBEL><twBEL>clks/fifo_count_3</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.072</twRouteDel><twTotDel>0.462</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_24MHz</twDestClk><twPctLog>84.4</twPctLog><twPctRoute>15.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clks/seg_count_15 (SLICE_X32Y16.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.467</twSlack><twSrc BELType="FF">clks/seg_count_15</twSrc><twDest BELType="FF">clks/seg_count_15</twDest><twTotPathDel>0.467</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clks/seg_count_15</twSrc><twDest BELType='FF'>clks/seg_count_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_24MHz</twSrcClk><twPathDel><twSite>SLICE_X32Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>clks/seg_count&lt;15&gt;</twComp><twBEL>clks/seg_count_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y16.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>clks/seg_count&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y16.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>clks/seg_count&lt;15&gt;</twComp><twBEL>clks/seg_count&lt;15&gt;_rt</twBEL><twBEL>clks/Mcount_seg_count_xor&lt;15&gt;</twBEL><twBEL>clks/seg_count_15</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>0.030</twRouteDel><twTotDel>0.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_24MHz</twDestClk><twPctLog>93.6</twPctLog><twPctRoute>6.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="52"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;CLK_24MHz/clkout1&quot; derived from
 NET &quot;CLK_24MHz/clkin1&quot; PERIOD = 10 ns HIGH 50%;
 multiplied by 4.17 to 41.667 nS  
</twPinLimitBanner><twPinLimit anchorID="53" type="MINPERIOD" name="Tbcper_I" slack="39.936" period="41.666" constraintValue="41.666" deviceLimit="1.730" freqLimit="578.035" physResource="CLK_24MHz/clkout2_buf/I0" logResource="CLK_24MHz/clkout2_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="CLK_24MHz/clkout1"/><twPinLimit anchorID="54" type="MINPERIOD" name="Tockper" slack="40.027" period="41.666" constraintValue="41.666" deviceLimit="1.639" freqLimit="610.128" physResource="cam_sysclk_OBUF/CLK0" logResource="clkfwd0/CK0" locationPin="OLOGIC_X0Y32.CLK0" clockNet="clk_24MHz"/><twPinLimit anchorID="55" type="MINPERIOD" name="Tockper" slack="40.263" period="41.666" constraintValue="41.666" deviceLimit="1.403" freqLimit="712.758" physResource="cam_sysclk_OBUF/CLK1" logResource="clkfwd0/CK1" locationPin="OLOGIC_X0Y32.CLK1" clockNet="clk_24MHz"/></twPinLimitRpt></twConst><twConst anchorID="56" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;CLK_24MHz/clkout2&quot; derived from  NET &quot;CLK_24MHz/clkin1&quot; PERIOD = 10 ns HIGH 50%;  multiplied by 20.00 to 200 nS   </twConstName><twItemCnt>144703</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10922</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.251</twMinPer></twConstHead><twPathRptBanner iPaths="66" iCriticalPaths="0" sType="EndPoint">Paths for end point imgbuf/Mram_pixel_array_572_RAMA (SLICE_X22Y2.CE), 66 paths
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>189.749</twSlack><twSrc BELType="FF">imgbuf/pixel_5</twSrc><twDest BELType="RAM">imgbuf/Mram_pixel_array_572_RAMA</twDest><twTotPathDel>10.059</twTotPathDel><twClkSkew dest = "0.431" src = "0.454">0.023</twClkSkew><twDelConst>200.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.330" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.169</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>imgbuf/pixel_5</twSrc><twDest BELType='RAM'>imgbuf/Mram_pixel_array_572_RAMA</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X15Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_5MHz</twSrcClk><twPathDel><twSite>SLICE_X15Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>imgbuf/pixel&lt;7&gt;</twComp><twBEL>imgbuf/pixel_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.694</twDelInfo><twComp>imgbuf/pixel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imgbuf/write_ctrl101</twComp><twBEL>imgbuf/Mmux_BUS_000116</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>imgbuf/Mmux_BUS_000115</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imgbuf/write_ctrl101</twComp><twBEL>imgbuf/Mmux_BUS_000118</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>imgbuf/Mmux_BUS_000117</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>imgbuf/num_lines_1_2</twComp><twBEL>imgbuf/PWR_21_o_BUS_0001_AND_79_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y3.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.128</twDelInfo><twComp>imgbuf/PWR_21_o_BUS_0001_AND_79_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y3.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imgbuf/write_ctrl62</twComp><twBEL>imgbuf/write_ctrl62</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>imgbuf/write_ctrl62</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>imgbuf/Mram_pixel_array_572_RAMD_O</twComp><twBEL>imgbuf/Mram_pixel_array_572_RAMA</twBEL></twPathDel><twLogDel>1.677</twLogDel><twRouteDel>8.382</twRouteDel><twTotDel>10.059</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">clk_5MHz</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>189.759</twSlack><twSrc BELType="FF">imgbuf/pixel_4</twSrc><twDest BELType="RAM">imgbuf/Mram_pixel_array_572_RAMA</twDest><twTotPathDel>10.050</twTotPathDel><twClkSkew dest = "0.431" src = "0.453">0.022</twClkSkew><twDelConst>200.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.330" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.169</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>imgbuf/pixel_4</twSrc><twDest BELType='RAM'>imgbuf/Mram_pixel_array_572_RAMA</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X14Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_5MHz</twSrcClk><twPathDel><twSite>SLICE_X14Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>imgbuf/pixel&lt;4&gt;</twComp><twBEL>imgbuf/pixel_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.629</twDelInfo><twComp>imgbuf/pixel&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imgbuf/write_ctrl101</twComp><twBEL>imgbuf/Mmux_BUS_000116</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>imgbuf/Mmux_BUS_000115</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imgbuf/write_ctrl101</twComp><twBEL>imgbuf/Mmux_BUS_000118</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>imgbuf/Mmux_BUS_000117</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>imgbuf/num_lines_1_2</twComp><twBEL>imgbuf/PWR_21_o_BUS_0001_AND_79_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y3.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.128</twDelInfo><twComp>imgbuf/PWR_21_o_BUS_0001_AND_79_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y3.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imgbuf/write_ctrl62</twComp><twBEL>imgbuf/write_ctrl62</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>imgbuf/write_ctrl62</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>imgbuf/Mram_pixel_array_572_RAMD_O</twComp><twBEL>imgbuf/Mram_pixel_array_572_RAMA</twBEL></twPathDel><twLogDel>1.733</twLogDel><twRouteDel>8.317</twRouteDel><twTotDel>10.050</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">clk_5MHz</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>190.173</twSlack><twSrc BELType="FF">imgbuf/pixel_3</twSrc><twDest BELType="RAM">imgbuf/Mram_pixel_array_572_RAMA</twDest><twTotPathDel>9.636</twTotPathDel><twClkSkew dest = "0.431" src = "0.453">0.022</twClkSkew><twDelConst>200.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.330" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.169</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>imgbuf/pixel_3</twSrc><twDest BELType='RAM'>imgbuf/Mram_pixel_array_572_RAMA</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X14Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_5MHz</twSrcClk><twPathDel><twSite>SLICE_X14Y46.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>imgbuf/pixel&lt;4&gt;</twComp><twBEL>imgbuf/pixel_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.215</twDelInfo><twComp>imgbuf/pixel&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imgbuf/write_ctrl101</twComp><twBEL>imgbuf/Mmux_BUS_000116</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>imgbuf/Mmux_BUS_000115</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imgbuf/write_ctrl101</twComp><twBEL>imgbuf/Mmux_BUS_000118</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>imgbuf/Mmux_BUS_000117</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>imgbuf/num_lines_1_2</twComp><twBEL>imgbuf/PWR_21_o_BUS_0001_AND_79_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y3.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.128</twDelInfo><twComp>imgbuf/PWR_21_o_BUS_0001_AND_79_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y3.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imgbuf/write_ctrl62</twComp><twBEL>imgbuf/write_ctrl62</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>imgbuf/write_ctrl62</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>imgbuf/Mram_pixel_array_572_RAMD_O</twComp><twBEL>imgbuf/Mram_pixel_array_572_RAMA</twBEL></twPathDel><twLogDel>1.733</twLogDel><twRouteDel>7.903</twRouteDel><twTotDel>9.636</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">clk_5MHz</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="66" iCriticalPaths="0" sType="EndPoint">Paths for end point imgbuf/Mram_pixel_array_572_RAMB (SLICE_X22Y2.CE), 66 paths
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>189.749</twSlack><twSrc BELType="FF">imgbuf/pixel_5</twSrc><twDest BELType="RAM">imgbuf/Mram_pixel_array_572_RAMB</twDest><twTotPathDel>10.059</twTotPathDel><twClkSkew dest = "0.431" src = "0.454">0.023</twClkSkew><twDelConst>200.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.330" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.169</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>imgbuf/pixel_5</twSrc><twDest BELType='RAM'>imgbuf/Mram_pixel_array_572_RAMB</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X15Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_5MHz</twSrcClk><twPathDel><twSite>SLICE_X15Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>imgbuf/pixel&lt;7&gt;</twComp><twBEL>imgbuf/pixel_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.694</twDelInfo><twComp>imgbuf/pixel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imgbuf/write_ctrl101</twComp><twBEL>imgbuf/Mmux_BUS_000116</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>imgbuf/Mmux_BUS_000115</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imgbuf/write_ctrl101</twComp><twBEL>imgbuf/Mmux_BUS_000118</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>imgbuf/Mmux_BUS_000117</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>imgbuf/num_lines_1_2</twComp><twBEL>imgbuf/PWR_21_o_BUS_0001_AND_79_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y3.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.128</twDelInfo><twComp>imgbuf/PWR_21_o_BUS_0001_AND_79_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y3.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imgbuf/write_ctrl62</twComp><twBEL>imgbuf/write_ctrl62</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>imgbuf/write_ctrl62</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>imgbuf/Mram_pixel_array_572_RAMD_O</twComp><twBEL>imgbuf/Mram_pixel_array_572_RAMB</twBEL></twPathDel><twLogDel>1.677</twLogDel><twRouteDel>8.382</twRouteDel><twTotDel>10.059</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">clk_5MHz</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>189.759</twSlack><twSrc BELType="FF">imgbuf/pixel_4</twSrc><twDest BELType="RAM">imgbuf/Mram_pixel_array_572_RAMB</twDest><twTotPathDel>10.050</twTotPathDel><twClkSkew dest = "0.431" src = "0.453">0.022</twClkSkew><twDelConst>200.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.330" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.169</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>imgbuf/pixel_4</twSrc><twDest BELType='RAM'>imgbuf/Mram_pixel_array_572_RAMB</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X14Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_5MHz</twSrcClk><twPathDel><twSite>SLICE_X14Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>imgbuf/pixel&lt;4&gt;</twComp><twBEL>imgbuf/pixel_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.629</twDelInfo><twComp>imgbuf/pixel&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imgbuf/write_ctrl101</twComp><twBEL>imgbuf/Mmux_BUS_000116</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>imgbuf/Mmux_BUS_000115</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imgbuf/write_ctrl101</twComp><twBEL>imgbuf/Mmux_BUS_000118</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>imgbuf/Mmux_BUS_000117</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>imgbuf/num_lines_1_2</twComp><twBEL>imgbuf/PWR_21_o_BUS_0001_AND_79_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y3.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.128</twDelInfo><twComp>imgbuf/PWR_21_o_BUS_0001_AND_79_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y3.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imgbuf/write_ctrl62</twComp><twBEL>imgbuf/write_ctrl62</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>imgbuf/write_ctrl62</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>imgbuf/Mram_pixel_array_572_RAMD_O</twComp><twBEL>imgbuf/Mram_pixel_array_572_RAMB</twBEL></twPathDel><twLogDel>1.733</twLogDel><twRouteDel>8.317</twRouteDel><twTotDel>10.050</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">clk_5MHz</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>190.173</twSlack><twSrc BELType="FF">imgbuf/pixel_3</twSrc><twDest BELType="RAM">imgbuf/Mram_pixel_array_572_RAMB</twDest><twTotPathDel>9.636</twTotPathDel><twClkSkew dest = "0.431" src = "0.453">0.022</twClkSkew><twDelConst>200.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.330" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.169</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>imgbuf/pixel_3</twSrc><twDest BELType='RAM'>imgbuf/Mram_pixel_array_572_RAMB</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X14Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_5MHz</twSrcClk><twPathDel><twSite>SLICE_X14Y46.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>imgbuf/pixel&lt;4&gt;</twComp><twBEL>imgbuf/pixel_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.215</twDelInfo><twComp>imgbuf/pixel&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imgbuf/write_ctrl101</twComp><twBEL>imgbuf/Mmux_BUS_000116</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>imgbuf/Mmux_BUS_000115</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imgbuf/write_ctrl101</twComp><twBEL>imgbuf/Mmux_BUS_000118</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>imgbuf/Mmux_BUS_000117</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>imgbuf/num_lines_1_2</twComp><twBEL>imgbuf/PWR_21_o_BUS_0001_AND_79_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y3.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.128</twDelInfo><twComp>imgbuf/PWR_21_o_BUS_0001_AND_79_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y3.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imgbuf/write_ctrl62</twComp><twBEL>imgbuf/write_ctrl62</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>imgbuf/write_ctrl62</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>imgbuf/Mram_pixel_array_572_RAMD_O</twComp><twBEL>imgbuf/Mram_pixel_array_572_RAMB</twBEL></twPathDel><twLogDel>1.733</twLogDel><twRouteDel>7.903</twRouteDel><twTotDel>9.636</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">clk_5MHz</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="66" iCriticalPaths="0" sType="EndPoint">Paths for end point imgbuf/Mram_pixel_array_572_RAMC (SLICE_X22Y2.CE), 66 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>189.749</twSlack><twSrc BELType="FF">imgbuf/pixel_5</twSrc><twDest BELType="RAM">imgbuf/Mram_pixel_array_572_RAMC</twDest><twTotPathDel>10.059</twTotPathDel><twClkSkew dest = "0.431" src = "0.454">0.023</twClkSkew><twDelConst>200.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.330" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.169</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>imgbuf/pixel_5</twSrc><twDest BELType='RAM'>imgbuf/Mram_pixel_array_572_RAMC</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X15Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_5MHz</twSrcClk><twPathDel><twSite>SLICE_X15Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>imgbuf/pixel&lt;7&gt;</twComp><twBEL>imgbuf/pixel_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.694</twDelInfo><twComp>imgbuf/pixel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imgbuf/write_ctrl101</twComp><twBEL>imgbuf/Mmux_BUS_000116</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>imgbuf/Mmux_BUS_000115</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imgbuf/write_ctrl101</twComp><twBEL>imgbuf/Mmux_BUS_000118</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>imgbuf/Mmux_BUS_000117</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>imgbuf/num_lines_1_2</twComp><twBEL>imgbuf/PWR_21_o_BUS_0001_AND_79_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y3.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.128</twDelInfo><twComp>imgbuf/PWR_21_o_BUS_0001_AND_79_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y3.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imgbuf/write_ctrl62</twComp><twBEL>imgbuf/write_ctrl62</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>imgbuf/write_ctrl62</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>imgbuf/Mram_pixel_array_572_RAMD_O</twComp><twBEL>imgbuf/Mram_pixel_array_572_RAMC</twBEL></twPathDel><twLogDel>1.677</twLogDel><twRouteDel>8.382</twRouteDel><twTotDel>10.059</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">clk_5MHz</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>189.759</twSlack><twSrc BELType="FF">imgbuf/pixel_4</twSrc><twDest BELType="RAM">imgbuf/Mram_pixel_array_572_RAMC</twDest><twTotPathDel>10.050</twTotPathDel><twClkSkew dest = "0.431" src = "0.453">0.022</twClkSkew><twDelConst>200.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.330" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.169</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>imgbuf/pixel_4</twSrc><twDest BELType='RAM'>imgbuf/Mram_pixel_array_572_RAMC</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X14Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_5MHz</twSrcClk><twPathDel><twSite>SLICE_X14Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>imgbuf/pixel&lt;4&gt;</twComp><twBEL>imgbuf/pixel_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.629</twDelInfo><twComp>imgbuf/pixel&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imgbuf/write_ctrl101</twComp><twBEL>imgbuf/Mmux_BUS_000116</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>imgbuf/Mmux_BUS_000115</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imgbuf/write_ctrl101</twComp><twBEL>imgbuf/Mmux_BUS_000118</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>imgbuf/Mmux_BUS_000117</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>imgbuf/num_lines_1_2</twComp><twBEL>imgbuf/PWR_21_o_BUS_0001_AND_79_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y3.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.128</twDelInfo><twComp>imgbuf/PWR_21_o_BUS_0001_AND_79_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y3.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imgbuf/write_ctrl62</twComp><twBEL>imgbuf/write_ctrl62</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>imgbuf/write_ctrl62</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>imgbuf/Mram_pixel_array_572_RAMD_O</twComp><twBEL>imgbuf/Mram_pixel_array_572_RAMC</twBEL></twPathDel><twLogDel>1.733</twLogDel><twRouteDel>8.317</twRouteDel><twTotDel>10.050</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">clk_5MHz</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>190.173</twSlack><twSrc BELType="FF">imgbuf/pixel_3</twSrc><twDest BELType="RAM">imgbuf/Mram_pixel_array_572_RAMC</twDest><twTotPathDel>9.636</twTotPathDel><twClkSkew dest = "0.431" src = "0.453">0.022</twClkSkew><twDelConst>200.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.330" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.169</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>imgbuf/pixel_3</twSrc><twDest BELType='RAM'>imgbuf/Mram_pixel_array_572_RAMC</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X14Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_5MHz</twSrcClk><twPathDel><twSite>SLICE_X14Y46.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>imgbuf/pixel&lt;4&gt;</twComp><twBEL>imgbuf/pixel_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.215</twDelInfo><twComp>imgbuf/pixel&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imgbuf/write_ctrl101</twComp><twBEL>imgbuf/Mmux_BUS_000116</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>imgbuf/Mmux_BUS_000115</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imgbuf/write_ctrl101</twComp><twBEL>imgbuf/Mmux_BUS_000118</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>imgbuf/Mmux_BUS_000117</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>imgbuf/num_lines_1_2</twComp><twBEL>imgbuf/PWR_21_o_BUS_0001_AND_79_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y3.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.128</twDelInfo><twComp>imgbuf/PWR_21_o_BUS_0001_AND_79_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y3.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>imgbuf/write_ctrl62</twComp><twBEL>imgbuf/write_ctrl62</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>imgbuf/write_ctrl62</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>imgbuf/Mram_pixel_array_572_RAMD_O</twComp><twBEL>imgbuf/Mram_pixel_array_572_RAMC</twBEL></twPathDel><twLogDel>1.733</twLogDel><twRouteDel>7.903</twRouteDel><twTotDel>9.636</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">clk_5MHz</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;CLK_24MHz/clkout2&quot; derived from
 NET &quot;CLK_24MHz/clkin1&quot; PERIOD = 10 ns HIGH 50%;
 multiplied by 20.00 to 200 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point imgbuf/pixel_7 (SLICE_X15Y47.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.444</twSlack><twSrc BELType="FF">imgbuf/pixel_7</twSrc><twDest BELType="FF">imgbuf/pixel_7</twDest><twTotPathDel>0.444</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>imgbuf/pixel_7</twSrc><twDest BELType='FF'>imgbuf/pixel_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="200.000">clk_5MHz</twSrcClk><twPathDel><twSite>SLICE_X15Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>imgbuf/pixel&lt;7&gt;</twComp><twBEL>imgbuf/pixel_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y47.D6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.031</twDelInfo><twComp>imgbuf/pixel&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y47.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>imgbuf/pixel&lt;7&gt;</twComp><twBEL>imgbuf/Mmux_pixel[9]_pixel[9]_mux_39_OUT8</twBEL><twBEL>imgbuf/pixel_7</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.031</twRouteDel><twTotDel>0.444</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">clk_5MHz</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point imgbuf/pixel_0 (SLICE_X14Y46.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">imgbuf/pixel_0</twSrc><twDest BELType="FF">imgbuf/pixel_0</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>imgbuf/pixel_0</twSrc><twDest BELType='FF'>imgbuf/pixel_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="200.000">clk_5MHz</twSrcClk><twPathDel><twSite>SLICE_X14Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>imgbuf/pixel&lt;4&gt;</twComp><twBEL>imgbuf/pixel_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y46.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>imgbuf/pixel&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y46.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>imgbuf/pixel&lt;4&gt;</twComp><twBEL>imgbuf/Mmux_pixel[9]_pixel[9]_mux_39_OUT11</twBEL><twBEL>imgbuf/pixel_0</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.034</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">clk_5MHz</twDestClk><twPctLog>92.7</twPctLog><twPctRoute>7.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point imgbuf/pixel_4 (SLICE_X14Y46.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.480</twSlack><twSrc BELType="FF">imgbuf/pixel_4</twSrc><twDest BELType="FF">imgbuf/pixel_4</twDest><twTotPathDel>0.480</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>imgbuf/pixel_4</twSrc><twDest BELType='FF'>imgbuf/pixel_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="200.000">clk_5MHz</twSrcClk><twPathDel><twSite>SLICE_X14Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>imgbuf/pixel&lt;4&gt;</twComp><twBEL>imgbuf/pixel_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y46.D6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">0.049</twDelInfo><twComp>imgbuf/pixel&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y46.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>imgbuf/pixel&lt;4&gt;</twComp><twBEL>imgbuf/Mmux_pixel[9]_pixel[9]_mux_39_OUT51</twBEL><twBEL>imgbuf/pixel_4</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.049</twRouteDel><twTotDel>0.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">clk_5MHz</twDestClk><twPctLog>89.8</twPctLog><twPctRoute>10.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="81"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;CLK_24MHz/clkout2&quot; derived from
 NET &quot;CLK_24MHz/clkin1&quot; PERIOD = 10 ns HIGH 50%;
 multiplied by 20.00 to 200 nS  
</twPinLimitBanner><twPinLimit anchorID="82" type="MINPERIOD" name="Tbcper_I" slack="198.270" period="200.000" constraintValue="200.000" deviceLimit="1.730" freqLimit="578.035" physResource="CLK_24MHz/clkout3_buf/I0" logResource="CLK_24MHz/clkout3_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="CLK_24MHz/clkout2"/><twPinLimit anchorID="83" type="MINPERIOD" name="Tockper" slack="198.361" period="200.000" constraintValue="200.000" deviceLimit="1.639" freqLimit="610.128" physResource="FIFO_RCK_OBUF/CLK0" logResource="clkfwd1/CK0" locationPin="OLOGIC_X0Y34.CLK0" clockNet="clk_5MHz"/><twPinLimit anchorID="84" type="MINPERIOD" name="Tockper" slack="198.597" period="200.000" constraintValue="200.000" deviceLimit="1.403" freqLimit="712.758" physResource="FIFO_RCK_OBUF/CLK1" logResource="clkfwd1/CK1" locationPin="OLOGIC_X0Y34.CLK1" clockNet="clk_5MHz"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="85"><twConstRollup name="CLK_24MHz/clkin1" fullName="NET &quot;CLK_24MHz/clkin1&quot; PERIOD = 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="2.598" errors="0" errorRollup="0" items="0" itemsRollup="147559"/><twConstRollup name="CLK_24MHz/clkout0" fullName="PERIOD analysis for net &quot;CLK_24MHz/clkout0&quot; derived from  NET &quot;CLK_24MHz/clkin1&quot; PERIOD = 10 ns HIGH 50%;  multiplied by 4.00 to 40 nS   " type="child" depth="1" requirement="40.000" prefType="period" actual="4.167" actualRollup="N/A" errors="0" errorRollup="0" items="1524" itemsRollup="0"/><twConstRollup name="CLK_24MHz/clkout1" fullName="PERIOD analysis for net &quot;CLK_24MHz/clkout1&quot; derived from  NET &quot;CLK_24MHz/clkin1&quot; PERIOD = 10 ns HIGH 50%;  multiplied by 4.17 to 41.667 nS   " type="child" depth="1" requirement="41.667" prefType="period" actual="10.825" actualRollup="N/A" errors="0" errorRollup="0" items="1332" itemsRollup="0"/><twConstRollup name="CLK_24MHz/clkout2" fullName="PERIOD analysis for net &quot;CLK_24MHz/clkout2&quot; derived from  NET &quot;CLK_24MHz/clkin1&quot; PERIOD = 10 ns HIGH 50%;  multiplied by 20.00 to 200 nS   " type="child" depth="1" requirement="200.000" prefType="period" actual="10.251" actualRollup="N/A" errors="0" errorRollup="0" items="144703" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="86">0</twUnmetConstCnt><twDataSheet anchorID="87" twNameLen="15"><twClk2SUList anchorID="88" twDestWidth="6"><twDest>sysclk</twDest><twClk2SU><twSrc>sysclk</twSrc><twRiseRise>10.251</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="89"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>147559</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>3729</twConnCnt></twConstCov><twStats anchorID="90"><twMinPer>10.825</twMinPer><twFootnote number="1" /><twMaxFreq>92.379</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Aug 03 09:41:20 2016 </twTimestamp></twFoot><twClientInfo anchorID="91"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 284 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
