# Design-of-NAND2-using-32nm-PDK
1. Designed a 2 input NAND cell schematic, symbol and layout in cadence virtuoso.
2. Verified functionality by simulation using HSPICE testbenches and Wave Viewer, performed DRC/LVS checks on layout.
