INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'ddr_clk_mod' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'ddr_clk_mod'...
WARNING:sim - A core named 'ddr_clk_mod' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'ddr_clk_mod'...
Delivering associated files for 'ddr_clk_mod'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'ddr_clk_mod'...
Delivered 3 files into directory D:/Google
Drive/Projects/FPGA/ddr_sdram/ipcore_dir/tmp/_cg/ddr_clk_mod
Delivered 1 file into directory D:/Google
Drive/Projects/FPGA/ddr_sdram/ipcore_dir/tmp/_cg/ddr_clk_mod
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx9.nph' in environment
D:\Xilinx\14.7\ISE_DS\ISE\.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'ddr_clk_mod'...
Generating ISE project...
XCO file found: ddr_clk_mod.xco
XMDF file found: ddr_clk_mod_xmdf.tcl
Adding D:/Google
Drive/Projects/FPGA/ddr_sdram/ipcore_dir/tmp/_cg/ddr_clk_mod.asy -view all
-origin_type imported
Adding D:/Google
Drive/Projects/FPGA/ddr_sdram/ipcore_dir/tmp/_cg/ddr_clk_mod.ucf -view all
-origin_type created
Adding D:/Google Drive/Projects/FPGA/ddr_sdram/ipcore_dir/tmp/_cg/ddr_clk_mod.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file "D:/Google
   Drive/Projects/FPGA/ddr_sdram/ipcore_dir/tmp/_cg/ddr_clk_mod.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/Google
Drive/Projects/FPGA/ddr_sdram/ipcore_dir/tmp/_cg/ddr_clk_mod.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ddr_clk_mod"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ddr_clk_mod'.
