<profile>

<section name = "Vitis HLS Report for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s'" level="0">
<item name = "Date">Tue Aug  1 18:03:01 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">processapa</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 1.506 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">0, 0, 0 ns, 0 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, 128, 64, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 1, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer_1_U">shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s_void_conv_2d_buffer_bkb, 0, 64, 32, 0, 128, 16, 1, 2048</column>
<column name="void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer_U">shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s_void_conv_2d_buffer_bkb, 0, 64, 32, 0, 128, 16, 1, 2048</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30_o">9, 2, 16, 32</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32_o">9, 2, 16, 32</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33_o">9, 2, 16, 32</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35_o">9, 2, 16, 32</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36_o">9, 2, 16, 32</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38_o">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, shift_line_buffer&lt;array&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, 1u&gt;, config3&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, shift_line_buffer&lt;array&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, 1u&gt;, config3&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, shift_line_buffer&lt;array&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, 1u&gt;, config3&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, shift_line_buffer&lt;array&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, 1u&gt;, config3&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, shift_line_buffer&lt;array&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, 1u&gt;, config3&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, shift_line_buffer&lt;array&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, 1u&gt;, config3&gt;, return value</column>
<column name="in_elem_0_0_0_0_0_val">in, 16, ap_none, in_elem_0_0_0_0_0_val, scalar</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36_i">in, 16, ap_ovld, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36, pointer</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36_o">out, 16, ap_ovld, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36, pointer</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36_o_ap_vld">out, 1, ap_ovld, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36, pointer</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33_i">in, 16, ap_ovld, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33, pointer</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33_o">out, 16, ap_ovld, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33, pointer</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33_o_ap_vld">out, 1, ap_ovld, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33, pointer</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30_i">in, 16, ap_ovld, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30, pointer</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30_o">out, 16, ap_ovld, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30, pointer</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30_o_ap_vld">out, 1, ap_ovld, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30, pointer</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35_i">in, 16, ap_ovld, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35, pointer</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35_o">out, 16, ap_ovld, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35, pointer</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35_o_ap_vld">out, 1, ap_ovld, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35, pointer</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32_i">in, 16, ap_ovld, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32, pointer</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32_o">out, 16, ap_ovld, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32, pointer</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32_o_ap_vld">out, 1, ap_ovld, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32, pointer</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38_i">in, 16, ap_ovld, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38, pointer</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38_o">out, 16, ap_ovld, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38, pointer</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38_o_ap_vld">out, 1, ap_ovld, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38, pointer</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37">out, 16, ap_vld, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37, pointer</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37_ap_vld">out, 1, ap_vld, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37, pointer</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34">out, 16, ap_vld, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34, pointer</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34_ap_vld">out, 1, ap_vld, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34, pointer</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31">out, 16, ap_vld, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31, pointer</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31_ap_vld">out, 1, ap_vld, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31, pointer</column>
</table>
</item>
</section>
</profile>
