

================================================================
== Vitis HLS Report for 'makePatch_alignedToLine'
================================================================
* Date:           Thu Jul 18 14:09:15 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionTEST (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.069 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1116_1_VITIS_LOOP_1118_2_VITIS_LOOP_1120_3  |      160|      160|         1|          1|          1|   160|       yes|
        |- makeSuperpoint_loop                                    |        ?|        ?|         ?|          -|          -|     5|        no|
        |- VITIS_LOOP_1141_4_VITIS_LOOP_1143_5_VITIS_LOOP_1145_6  |      160|      160|         1|          1|          1|   160|       yes|
        |- VITIS_LOOP_1153_7_VITIS_LOOP_1155_8_VITIS_LOOP_1157_9  |      120|      120|         1|          1|          1|   120|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 6 }
  Pipeline-2 : II = 1, D = 1, States = { 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 6 
5 --> 4 
6 --> 7 6 
7 --> 8 
8 --> 9 8 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_14, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints, void @empty_14, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%leftRight_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %leftRight"   --->   Operation 15 'read' 'leftRight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 16 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%z_top_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top"   --->   Operation 17 'read' 'z_top_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%apexZ0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %apexZ0"   --->   Operation 18 'read' 'apexZ0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%init_patch_V_0 = alloca i64 1" [patchMaker.cpp:1114]   --->   Operation 19 'alloca' 'init_patch_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%init_patch_V_1 = alloca i64 1" [patchMaker.cpp:1114]   --->   Operation 20 'alloca' 'init_patch_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%init_patch_V_2 = alloca i64 1" [patchMaker.cpp:1114]   --->   Operation 21 'alloca' 'init_patch_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%init_patch_V_3 = alloca i64 1" [patchMaker.cpp:1114]   --->   Operation 22 'alloca' 'init_patch_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%init_patch_V_4 = alloca i64 1" [patchMaker.cpp:1114]   --->   Operation 23 'alloca' 'init_patch_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%NPpatches_superpoints_0_V = alloca i64 1" [patchMaker.cpp:1140]   --->   Operation 24 'alloca' 'NPpatches_superpoints_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%NPpatches_superpoints_1_V = alloca i64 1" [patchMaker.cpp:1140]   --->   Operation 25 'alloca' 'NPpatches_superpoints_1_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%NPpatches_superpoints_2_V = alloca i64 1" [patchMaker.cpp:1140]   --->   Operation 26 'alloca' 'NPpatches_superpoints_2_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%NPpatches_superpoints_3_V = alloca i64 1" [patchMaker.cpp:1140]   --->   Operation 27 'alloca' 'NPpatches_superpoints_3_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%NPpatches_superpoints_4_V = alloca i64 1" [patchMaker.cpp:1140]   --->   Operation 28 'alloca' 'NPpatches_superpoints_4_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%NPpatches_parameters_V_0 = alloca i64 1" [patchMaker.cpp:1152]   --->   Operation 29 'alloca' 'NPpatches_parameters_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%NPpatches_parameters_V_1 = alloca i64 1" [patchMaker.cpp:1152]   --->   Operation 30 'alloca' 'NPpatches_parameters_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 24> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%NPpatches_parameters_V_2 = alloca i64 1" [patchMaker.cpp:1152]   --->   Operation 31 'alloca' 'NPpatches_parameters_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%NPpatches_parameters_V_3 = alloca i64 1" [patchMaker.cpp:1152]   --->   Operation 32 'alloca' 'NPpatches_parameters_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 24> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%NPpatches_parameters_V_4 = alloca i64 1" [patchMaker.cpp:1152]   --->   Operation 33 'alloca' 'NPpatches_parameters_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln1116 = br void" [patchMaker.cpp:1116]   --->   Operation 34 'br' 'br_ln1116' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.99>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i8 0, void, i8 %add_ln1116_2, void %.split197" [patchMaker.cpp:1116]   --->   Operation 35 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%a = phi i3 0, void, i3 %select_ln1116_3, void %.split197" [patchMaker.cpp:1122]   --->   Operation 36 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 0, void, i7 %select_ln1118_6, void %.split197" [patchMaker.cpp:1118]   --->   Operation 37 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%b = phi i5 0, void, i5 %select_ln1118_5, void %.split197" [patchMaker.cpp:1118]   --->   Operation 38 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%c = phi i2 0, void, i2 %add_ln1120, void %.split197" [patchMaker.cpp:1120]   --->   Operation 39 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln1116_2 = add i8 %indvar_flatten13, i8 1" [patchMaker.cpp:1116]   --->   Operation 40 'add' 'add_ln1116_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 41 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.58ns)   --->   "%icmp_ln1116 = icmp_eq  i8 %indvar_flatten13, i8 160" [patchMaker.cpp:1116]   --->   Operation 42 'icmp' 'icmp_ln1116' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln1116 = br i1 %icmp_ln1116, void %.split23, void %.preheader27.preheader" [patchMaker.cpp:1116]   --->   Operation 43 'br' 'br_ln1116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.57ns)   --->   "%add_ln1116 = add i3 %a, i3 1" [patchMaker.cpp:1116]   --->   Operation 44 'add' 'add_ln1116' <Predicate = (!icmp_ln1116)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1116_1_VITIS_LOOP_1118_2_VITIS_LOOP_1120_3_str"   --->   Operation 45 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160"   --->   Operation 46 'speclooptripcount' 'empty' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.59ns)   --->   "%icmp_ln1118 = icmp_eq  i7 %indvar_flatten, i7 32" [patchMaker.cpp:1118]   --->   Operation 47 'icmp' 'icmp_ln1118' <Predicate = (!icmp_ln1116)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.27ns)   --->   "%select_ln1116 = select i1 %icmp_ln1118, i5 0, i5 %b" [patchMaker.cpp:1116]   --->   Operation 48 'select' 'select_ln1116' <Predicate = (!icmp_ln1116)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 49 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln1116)   --->   "%xor_ln1116 = xor i1 %icmp_ln1118, i1 1" [patchMaker.cpp:1116]   --->   Operation 50 'xor' 'xor_ln1116' <Predicate = (!icmp_ln1116)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.34ns)   --->   "%icmp_ln1120 = icmp_eq  i2 %c, i2 2" [patchMaker.cpp:1120]   --->   Operation 51 'icmp' 'icmp_ln1120' <Predicate = (!icmp_ln1116)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1116 = and i1 %icmp_ln1120, i1 %xor_ln1116" [patchMaker.cpp:1116]   --->   Operation 52 'and' 'and_ln1116' <Predicate = (!icmp_ln1116)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.27ns)   --->   "%select_ln1116_3 = select i1 %icmp_ln1118, i3 %add_ln1116, i3 %a" [patchMaker.cpp:1116]   --->   Operation 53 'select' 'select_ln1116_3' <Predicate = (!icmp_ln1116)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.70ns)   --->   "%add_ln1118 = add i5 %select_ln1116, i5 1" [patchMaker.cpp:1118]   --->   Operation 54 'add' 'add_ln1118' <Predicate = (!icmp_ln1116)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1118_2_VITIS_LOOP_1120_3_str"   --->   Operation 55 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln1118)   --->   "%or_ln1118 = or i1 %and_ln1116, i1 %icmp_ln1118" [patchMaker.cpp:1118]   --->   Operation 56 'or' 'or_ln1118' <Predicate = (!icmp_ln1116)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1118 = select i1 %or_ln1118, i2 0, i2 %c" [patchMaker.cpp:1118]   --->   Operation 57 'select' 'select_ln1118' <Predicate = (!icmp_ln1116)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln1122)   --->   "%trunc_ln1122 = trunc i5 %add_ln1118" [patchMaker.cpp:1122]   --->   Operation 58 'trunc' 'trunc_ln1122' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln1122)   --->   "%trunc_ln1122_2 = trunc i5 %b" [patchMaker.cpp:1122]   --->   Operation 59 'trunc' 'trunc_ln1122_2' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln1122)   --->   "%select_ln1116_4 = select i1 %icmp_ln1118, i4 0, i4 %trunc_ln1122_2" [patchMaker.cpp:1116]   --->   Operation 60 'select' 'select_ln1116_4' <Predicate = (!icmp_ln1116)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln1122)   --->   "%select_ln1118_4 = select i1 %and_ln1116, i4 %trunc_ln1122, i4 %select_ln1116_4" [patchMaker.cpp:1118]   --->   Operation 61 'select' 'select_ln1118_4' <Predicate = (!icmp_ln1116)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln1122)   --->   "%tmp_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln1118_4, i1 0" [patchMaker.cpp:1118]   --->   Operation 62 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 63 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.27ns)   --->   "%select_ln1118_5 = select i1 %and_ln1116, i5 %add_ln1118, i5 %select_ln1116" [patchMaker.cpp:1118]   --->   Operation 64 'select' 'select_ln1118_5' <Predicate = (!icmp_ln1116)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln1122)   --->   "%zext_ln1122 = zext i2 %select_ln1118" [patchMaker.cpp:1122]   --->   Operation 65 'zext' 'zext_ln1122' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln1122 = add i5 %tmp_cast, i5 %zext_ln1122" [patchMaker.cpp:1122]   --->   Operation 66 'add' 'add_ln1122' <Predicate = (!icmp_ln1116)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1122_2 = zext i5 %add_ln1122" [patchMaker.cpp:1122]   --->   Operation 67 'zext' 'zext_ln1122_2' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%init_patch_V_0_addr = getelementptr i32 %init_patch_V_0, i64 0, i64 %zext_ln1122_2" [patchMaker.cpp:1122]   --->   Operation 68 'getelementptr' 'init_patch_V_0_addr' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%init_patch_V_1_addr = getelementptr i32 %init_patch_V_1, i64 0, i64 %zext_ln1122_2" [patchMaker.cpp:1122]   --->   Operation 69 'getelementptr' 'init_patch_V_1_addr' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%init_patch_V_2_addr = getelementptr i32 %init_patch_V_2, i64 0, i64 %zext_ln1122_2" [patchMaker.cpp:1122]   --->   Operation 70 'getelementptr' 'init_patch_V_2_addr' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%init_patch_V_3_addr = getelementptr i32 %init_patch_V_3, i64 0, i64 %zext_ln1122_2" [patchMaker.cpp:1122]   --->   Operation 71 'getelementptr' 'init_patch_V_3_addr' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%init_patch_V_4_addr = getelementptr i32 %init_patch_V_4, i64 0, i64 %zext_ln1122_2" [patchMaker.cpp:1122]   --->   Operation 72 'getelementptr' 'init_patch_V_4_addr' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln1120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [patchMaker.cpp:1120]   --->   Operation 73 'specloopname' 'specloopname_ln1120' <Predicate = (!icmp_ln1116)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.65ns)   --->   "%switch_ln1122 = switch i3 %select_ln1116_3, void %branch4, i3 0, void %branch0, i3 1, void %branch1, i3 2, void %branch2, i3 3, void %branch3" [patchMaker.cpp:1122]   --->   Operation 74 'switch' 'switch_ln1122' <Predicate = (!icmp_ln1116)> <Delay = 0.65>
ST_2 : Operation 75 [1/1] (0.69ns)   --->   "%store_ln1122 = store i32 0, i5 %init_patch_V_3_addr" [patchMaker.cpp:1122]   --->   Operation 75 'store' 'store_ln1122' <Predicate = (!icmp_ln1116 & select_ln1116_3 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln1122 = br void %.split197" [patchMaker.cpp:1122]   --->   Operation 76 'br' 'br_ln1122' <Predicate = (!icmp_ln1116 & select_ln1116_3 == 3)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.69ns)   --->   "%store_ln1122 = store i32 0, i5 %init_patch_V_2_addr" [patchMaker.cpp:1122]   --->   Operation 77 'store' 'store_ln1122' <Predicate = (!icmp_ln1116 & select_ln1116_3 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln1122 = br void %.split197" [patchMaker.cpp:1122]   --->   Operation 78 'br' 'br_ln1122' <Predicate = (!icmp_ln1116 & select_ln1116_3 == 2)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.69ns)   --->   "%store_ln1122 = store i32 0, i5 %init_patch_V_1_addr" [patchMaker.cpp:1122]   --->   Operation 79 'store' 'store_ln1122' <Predicate = (!icmp_ln1116 & select_ln1116_3 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln1122 = br void %.split197" [patchMaker.cpp:1122]   --->   Operation 80 'br' 'br_ln1122' <Predicate = (!icmp_ln1116 & select_ln1116_3 == 1)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.69ns)   --->   "%store_ln1122 = store i32 0, i5 %init_patch_V_0_addr" [patchMaker.cpp:1122]   --->   Operation 81 'store' 'store_ln1122' <Predicate = (!icmp_ln1116 & select_ln1116_3 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln1122 = br void %.split197" [patchMaker.cpp:1122]   --->   Operation 82 'br' 'br_ln1122' <Predicate = (!icmp_ln1116 & select_ln1116_3 == 0)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.69ns)   --->   "%store_ln1122 = store i32 0, i5 %init_patch_V_4_addr" [patchMaker.cpp:1122]   --->   Operation 83 'store' 'store_ln1122' <Predicate = (!icmp_ln1116 & select_ln1116_3 != 0 & select_ln1116_3 != 1 & select_ln1116_3 != 2 & select_ln1116_3 != 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln1122 = br void %.split197" [patchMaker.cpp:1122]   --->   Operation 84 'br' 'br_ln1122' <Predicate = (!icmp_ln1116 & select_ln1116_3 != 0 & select_ln1116_3 != 1 & select_ln1116_3 != 2 & select_ln1116_3 != 3)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.43ns)   --->   "%add_ln1120 = add i2 %select_ln1118, i2 1" [patchMaker.cpp:1120]   --->   Operation 85 'add' 'add_ln1120' <Predicate = (!icmp_ln1116)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.70ns)   --->   "%add_ln1118_2 = add i7 %indvar_flatten, i7 1" [patchMaker.cpp:1118]   --->   Operation 86 'add' 'add_ln1118_2' <Predicate = (!icmp_ln1116)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.30ns)   --->   "%select_ln1118_6 = select i1 %icmp_ln1118, i7 1, i7 %add_ln1118_2" [patchMaker.cpp:1118]   --->   Operation 87 'select' 'select_ln1118_6' <Predicate = (!icmp_ln1116)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 88 'br' 'br_ln0' <Predicate = (!icmp_ln1116)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.38>
ST_3 : Operation 89 [1/1] (0.38ns)   --->   "%br_ln1134 = br void %.preheader27" [patchMaker.cpp:1134]   --->   Operation 89 'br' 'br_ln1134' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.19>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%init_patch_size_0 = phi i8 %init_patch_size, void %.split17, i8 0, void %.preheader27.preheader"   --->   Operation 90 'phi' 'init_patch_size_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%ppl_0 = phi i32 %ppl_ret, void %.split17, i32 %p_read_4, void %.preheader27.preheader" [patchMaker.cpp:1136]   --->   Operation 91 'phi' 'ppl_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln1134, void %.split17, i3 0, void %.preheader27.preheader" [patchMaker.cpp:1134]   --->   Operation 92 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.57ns)   --->   "%add_ln1134 = add i3 %i, i3 1" [patchMaker.cpp:1134]   --->   Operation 93 'add' 'add_ln1134' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.49ns)   --->   "%icmp_ln1134 = icmp_eq  i3 %i, i3 5" [patchMaker.cpp:1134]   --->   Operation 94 'icmp' 'icmp_ln1134' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%empty_114 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 95 'speclooptripcount' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln1134 = br i1 %icmp_ln1134, void %.split17, void %.preheader.preheader.preheader" [patchMaker.cpp:1134]   --->   Operation 96 'br' 'br_ln1134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [2/2] (0.69ns)   --->   "%call_ret1 = call i40 @makeSuperPoint_alignedToLine8, i32 %GDn_points, i3 %i, i32 %z_top_read, i32 %apexZ0_read, i32 %p_read_4, i1 %leftRight_read, i32 %init_patch_V_0, i32 %init_patch_V_1, i32 %init_patch_V_2, i32 %init_patch_V_3, i32 %init_patch_V_4, i8 %init_patch_size_0, i32 %GDarrayDecoded, i25 %radii, i26 %trapezoid_edges_V, i32 %temp_V" [patchMaker.cpp:1136]   --->   Operation 97 'call' 'call_ret1' <Predicate = (!icmp_ln1134)> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 98 [1/1] (0.38ns)   --->   "%br_ln1141 = br void %.preheader.preheader" [patchMaker.cpp:1141]   --->   Operation 98 'br' 'br_ln1141' <Predicate = (icmp_ln1134)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln1134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [patchMaker.cpp:1134]   --->   Operation 99 'specloopname' 'specloopname_ln1134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/2] (0.00ns)   --->   "%call_ret1 = call i40 @makeSuperPoint_alignedToLine8, i32 %GDn_points, i3 %i, i32 %z_top_read, i32 %apexZ0_read, i32 %p_read_4, i1 %leftRight_read, i32 %init_patch_V_0, i32 %init_patch_V_1, i32 %init_patch_V_2, i32 %init_patch_V_3, i32 %init_patch_V_4, i8 %init_patch_size_0, i32 %GDarrayDecoded, i25 %radii, i26 %trapezoid_edges_V, i32 %temp_V" [patchMaker.cpp:1136]   --->   Operation 100 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%ppl_ret = extractvalue i40 %call_ret1" [patchMaker.cpp:1136]   --->   Operation 101 'extractvalue' 'ppl_ret' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%init_patch_size = extractvalue i40 %call_ret1" [patchMaker.cpp:1136]   --->   Operation 102 'extractvalue' 'init_patch_size' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader27"   --->   Operation 103 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.99>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%indvar_flatten35 = phi i8 %add_ln1141_2, void %.split1115, i8 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1141]   --->   Operation 104 'phi' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%b_3 = phi i3 %select_ln1141_3, void %.split1115, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1147]   --->   Operation 105 'phi' 'b_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i7 %select_ln1143_6, void %.split1115, i7 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1143]   --->   Operation 106 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%c_3 = phi i5 %select_ln1143_5, void %.split1115, i5 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1143]   --->   Operation 107 'phi' 'c_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%d = phi i2 %add_ln1145, void %.split1115, i2 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1145]   --->   Operation 108 'phi' 'd' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.70ns)   --->   "%add_ln1141_2 = add i8 %indvar_flatten35, i8 1" [patchMaker.cpp:1141]   --->   Operation 109 'add' 'add_ln1141_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 110 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.58ns)   --->   "%icmp_ln1141 = icmp_eq  i8 %indvar_flatten35, i8 160" [patchMaker.cpp:1141]   --->   Operation 111 'icmp' 'icmp_ln1141' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln1141 = br i1 %icmp_ln1141, void %.preheader, void %.preheader26.preheader.preheader" [patchMaker.cpp:1141]   --->   Operation 112 'br' 'br_ln1141' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.57ns)   --->   "%add_ln1141 = add i3 %b_3, i3 1" [patchMaker.cpp:1141]   --->   Operation 113 'add' 'add_ln1141' <Predicate = (!icmp_ln1141)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1141_4_VITIS_LOOP_1143_5_VITIS_LOOP_1145_6_str"   --->   Operation 114 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%empty_115 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160"   --->   Operation 115 'speclooptripcount' 'empty_115' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.59ns)   --->   "%icmp_ln1143 = icmp_eq  i7 %indvar_flatten21, i7 32" [patchMaker.cpp:1143]   --->   Operation 116 'icmp' 'icmp_ln1143' <Predicate = (!icmp_ln1141)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.27ns)   --->   "%select_ln1141 = select i1 %icmp_ln1143, i5 0, i5 %c_3" [patchMaker.cpp:1141]   --->   Operation 117 'select' 'select_ln1141' <Predicate = (!icmp_ln1141)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 118 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln1141)   --->   "%xor_ln1141 = xor i1 %icmp_ln1143, i1 1" [patchMaker.cpp:1141]   --->   Operation 119 'xor' 'xor_ln1141' <Predicate = (!icmp_ln1141)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.34ns)   --->   "%icmp_ln1145 = icmp_eq  i2 %d, i2 2" [patchMaker.cpp:1145]   --->   Operation 120 'icmp' 'icmp_ln1145' <Predicate = (!icmp_ln1141)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1141 = and i1 %icmp_ln1145, i1 %xor_ln1141" [patchMaker.cpp:1141]   --->   Operation 121 'and' 'and_ln1141' <Predicate = (!icmp_ln1141)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.27ns)   --->   "%select_ln1141_3 = select i1 %icmp_ln1143, i3 %add_ln1141, i3 %b_3" [patchMaker.cpp:1141]   --->   Operation 122 'select' 'select_ln1141_3' <Predicate = (!icmp_ln1141)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.70ns)   --->   "%add_ln1143 = add i5 %select_ln1141, i5 1" [patchMaker.cpp:1143]   --->   Operation 123 'add' 'add_ln1143' <Predicate = (!icmp_ln1141)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1143_5_VITIS_LOOP_1145_6_str"   --->   Operation 124 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln1143)   --->   "%or_ln1143 = or i1 %and_ln1141, i1 %icmp_ln1143" [patchMaker.cpp:1143]   --->   Operation 125 'or' 'or_ln1143' <Predicate = (!icmp_ln1141)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1143 = select i1 %or_ln1143, i2 0, i2 %d" [patchMaker.cpp:1143]   --->   Operation 126 'select' 'select_ln1143' <Predicate = (!icmp_ln1141)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln1147)   --->   "%trunc_ln1147 = trunc i5 %add_ln1143" [patchMaker.cpp:1147]   --->   Operation 127 'trunc' 'trunc_ln1147' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln1147)   --->   "%trunc_ln1147_2 = trunc i5 %c_3" [patchMaker.cpp:1147]   --->   Operation 128 'trunc' 'trunc_ln1147_2' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln1147)   --->   "%select_ln1141_4 = select i1 %icmp_ln1143, i4 0, i4 %trunc_ln1147_2" [patchMaker.cpp:1141]   --->   Operation 129 'select' 'select_ln1141_4' <Predicate = (!icmp_ln1141)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln1147)   --->   "%select_ln1143_4 = select i1 %and_ln1141, i4 %trunc_ln1147, i4 %select_ln1141_4" [patchMaker.cpp:1143]   --->   Operation 130 'select' 'select_ln1143_4' <Predicate = (!icmp_ln1141)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node add_ln1147)   --->   "%tmp_110_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln1143_4, i1 0" [patchMaker.cpp:1143]   --->   Operation 131 'bitconcatenate' 'tmp_110_cast' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 132 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.27ns)   --->   "%select_ln1143_5 = select i1 %and_ln1141, i5 %add_ln1143, i5 %select_ln1141" [patchMaker.cpp:1143]   --->   Operation 133 'select' 'select_ln1143_5' <Predicate = (!icmp_ln1141)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln1147)   --->   "%zext_ln1147 = zext i2 %select_ln1143" [patchMaker.cpp:1147]   --->   Operation 134 'zext' 'zext_ln1147' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln1147 = add i5 %tmp_110_cast, i5 %zext_ln1147" [patchMaker.cpp:1147]   --->   Operation 135 'add' 'add_ln1147' <Predicate = (!icmp_ln1141)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1147_2 = zext i5 %add_ln1147" [patchMaker.cpp:1147]   --->   Operation 136 'zext' 'zext_ln1147_2' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%NPpatches_superpoints_0_V_addr = getelementptr i32 %NPpatches_superpoints_0_V, i64 0, i64 %zext_ln1147_2" [patchMaker.cpp:1147]   --->   Operation 137 'getelementptr' 'NPpatches_superpoints_0_V_addr' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%NPpatches_superpoints_1_V_addr = getelementptr i32 %NPpatches_superpoints_1_V, i64 0, i64 %zext_ln1147_2" [patchMaker.cpp:1147]   --->   Operation 138 'getelementptr' 'NPpatches_superpoints_1_V_addr' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%NPpatches_superpoints_2_V_addr = getelementptr i32 %NPpatches_superpoints_2_V, i64 0, i64 %zext_ln1147_2" [patchMaker.cpp:1147]   --->   Operation 139 'getelementptr' 'NPpatches_superpoints_2_V_addr' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%NPpatches_superpoints_3_V_addr = getelementptr i32 %NPpatches_superpoints_3_V, i64 0, i64 %zext_ln1147_2" [patchMaker.cpp:1147]   --->   Operation 140 'getelementptr' 'NPpatches_superpoints_3_V_addr' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%NPpatches_superpoints_4_V_addr = getelementptr i32 %NPpatches_superpoints_4_V, i64 0, i64 %zext_ln1147_2" [patchMaker.cpp:1147]   --->   Operation 141 'getelementptr' 'NPpatches_superpoints_4_V_addr' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln1145 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [patchMaker.cpp:1145]   --->   Operation 142 'specloopname' 'specloopname_ln1145' <Predicate = (!icmp_ln1141)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.65ns)   --->   "%switch_ln1147 = switch i3 %select_ln1141_3, void %branch9, i3 0, void %branch5, i3 1, void %branch6, i3 2, void %branch7, i3 3, void %branch8" [patchMaker.cpp:1147]   --->   Operation 143 'switch' 'switch_ln1147' <Predicate = (!icmp_ln1141)> <Delay = 0.65>
ST_6 : Operation 144 [1/1] (0.69ns)   --->   "%store_ln1147 = store i32 0, i5 %NPpatches_superpoints_3_V_addr" [patchMaker.cpp:1147]   --->   Operation 144 'store' 'store_ln1147' <Predicate = (!icmp_ln1141 & select_ln1141_3 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln1147 = br void %.split1115" [patchMaker.cpp:1147]   --->   Operation 145 'br' 'br_ln1147' <Predicate = (!icmp_ln1141 & select_ln1141_3 == 3)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.69ns)   --->   "%store_ln1147 = store i32 0, i5 %NPpatches_superpoints_2_V_addr" [patchMaker.cpp:1147]   --->   Operation 146 'store' 'store_ln1147' <Predicate = (!icmp_ln1141 & select_ln1141_3 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln1147 = br void %.split1115" [patchMaker.cpp:1147]   --->   Operation 147 'br' 'br_ln1147' <Predicate = (!icmp_ln1141 & select_ln1141_3 == 2)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.69ns)   --->   "%store_ln1147 = store i32 0, i5 %NPpatches_superpoints_1_V_addr" [patchMaker.cpp:1147]   --->   Operation 148 'store' 'store_ln1147' <Predicate = (!icmp_ln1141 & select_ln1141_3 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln1147 = br void %.split1115" [patchMaker.cpp:1147]   --->   Operation 149 'br' 'br_ln1147' <Predicate = (!icmp_ln1141 & select_ln1141_3 == 1)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.69ns)   --->   "%store_ln1147 = store i32 0, i5 %NPpatches_superpoints_0_V_addr" [patchMaker.cpp:1147]   --->   Operation 150 'store' 'store_ln1147' <Predicate = (!icmp_ln1141 & select_ln1141_3 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln1147 = br void %.split1115" [patchMaker.cpp:1147]   --->   Operation 151 'br' 'br_ln1147' <Predicate = (!icmp_ln1141 & select_ln1141_3 == 0)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.69ns)   --->   "%store_ln1147 = store i32 0, i5 %NPpatches_superpoints_4_V_addr" [patchMaker.cpp:1147]   --->   Operation 152 'store' 'store_ln1147' <Predicate = (!icmp_ln1141 & select_ln1141_3 != 0 & select_ln1141_3 != 1 & select_ln1141_3 != 2 & select_ln1141_3 != 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln1147 = br void %.split1115" [patchMaker.cpp:1147]   --->   Operation 153 'br' 'br_ln1147' <Predicate = (!icmp_ln1141 & select_ln1141_3 != 0 & select_ln1141_3 != 1 & select_ln1141_3 != 2 & select_ln1141_3 != 3)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.43ns)   --->   "%add_ln1145 = add i2 %select_ln1143, i2 1" [patchMaker.cpp:1145]   --->   Operation 154 'add' 'add_ln1145' <Predicate = (!icmp_ln1141)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.70ns)   --->   "%add_ln1143_2 = add i7 %indvar_flatten21, i7 1" [patchMaker.cpp:1143]   --->   Operation 155 'add' 'add_ln1143_2' <Predicate = (!icmp_ln1141)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.30ns)   --->   "%select_ln1143_6 = select i1 %icmp_ln1143, i7 1, i7 %add_ln1143_2" [patchMaker.cpp:1143]   --->   Operation 156 'select' 'select_ln1143_6' <Predicate = (!icmp_ln1141)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 157 'br' 'br_ln0' <Predicate = (!icmp_ln1141)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.38>
ST_7 : Operation 158 [1/1] (0.38ns)   --->   "%br_ln1153 = br void %.preheader26.preheader" [patchMaker.cpp:1153]   --->   Operation 158 'br' 'br_ln1153' <Predicate = true> <Delay = 0.38>

State 8 <SV = 6> <Delay = 2.93>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%indvar_flatten57 = phi i7 %add_ln1153_2, void %.split24, i7 0, void %.preheader26.preheader.preheader" [patchMaker.cpp:1153]   --->   Operation 159 'phi' 'indvar_flatten57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%b_4 = phi i3 %select_ln1153_2, void %.split24, i3 0, void %.preheader26.preheader.preheader" [patchMaker.cpp:1159]   --->   Operation 160 'phi' 'b_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%indvar_flatten43 = phi i6 %select_ln1155_4, void %.split24, i6 0, void %.preheader26.preheader.preheader" [patchMaker.cpp:1155]   --->   Operation 161 'phi' 'indvar_flatten43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%c_4 = phi i3 %select_ln1155_3, void %.split24, i3 0, void %.preheader26.preheader.preheader" [patchMaker.cpp:1155]   --->   Operation 162 'phi' 'c_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%d_2 = phi i3 %add_ln1157, void %.split24, i3 0, void %.preheader26.preheader.preheader" [patchMaker.cpp:1157]   --->   Operation 163 'phi' 'd_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.70ns)   --->   "%add_ln1153_2 = add i7 %indvar_flatten57, i7 1" [patchMaker.cpp:1153]   --->   Operation 164 'add' 'add_ln1153_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 165 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.59ns)   --->   "%icmp_ln1153 = icmp_eq  i7 %indvar_flatten57, i7 120" [patchMaker.cpp:1153]   --->   Operation 166 'icmp' 'icmp_ln1153' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln1153 = br i1 %icmp_ln1153, void %.preheader26, void" [patchMaker.cpp:1153]   --->   Operation 167 'br' 'br_ln1153' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.57ns)   --->   "%add_ln1153 = add i3 %b_4, i3 1" [patchMaker.cpp:1153]   --->   Operation 168 'add' 'add_ln1153' <Predicate = (!icmp_ln1153)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1153_7_VITIS_LOOP_1155_8_VITIS_LOOP_1157_9_str"   --->   Operation 169 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%empty_116 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 170 'speclooptripcount' 'empty_116' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.61ns)   --->   "%icmp_ln1155 = icmp_eq  i6 %indvar_flatten43, i6 24" [patchMaker.cpp:1155]   --->   Operation 171 'icmp' 'icmp_ln1155' <Predicate = (!icmp_ln1153)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.27ns)   --->   "%select_ln1153 = select i1 %icmp_ln1155, i3 0, i3 %c_4" [patchMaker.cpp:1153]   --->   Operation 172 'select' 'select_ln1153' <Predicate = (!icmp_ln1153)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 173 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node and_ln1153)   --->   "%xor_ln1153 = xor i1 %icmp_ln1155, i1 1" [patchMaker.cpp:1153]   --->   Operation 174 'xor' 'xor_ln1153' <Predicate = (!icmp_ln1153)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.49ns)   --->   "%icmp_ln1157 = icmp_eq  i3 %d_2, i3 6" [patchMaker.cpp:1157]   --->   Operation 175 'icmp' 'icmp_ln1157' <Predicate = (!icmp_ln1153)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1153 = and i1 %icmp_ln1157, i1 %xor_ln1153" [patchMaker.cpp:1153]   --->   Operation 176 'and' 'and_ln1153' <Predicate = (!icmp_ln1153)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (0.27ns)   --->   "%select_ln1153_2 = select i1 %icmp_ln1155, i3 %add_ln1153, i3 %b_4" [patchMaker.cpp:1153]   --->   Operation 177 'select' 'select_ln1153_2' <Predicate = (!icmp_ln1153)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.57ns)   --->   "%add_ln1155 = add i3 %select_ln1153, i3 1" [patchMaker.cpp:1155]   --->   Operation 178 'add' 'add_ln1155' <Predicate = (!icmp_ln1153)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1155_8_VITIS_LOOP_1157_9_str"   --->   Operation 179 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln1155)   --->   "%or_ln1155 = or i1 %and_ln1153, i1 %icmp_ln1155" [patchMaker.cpp:1155]   --->   Operation 180 'or' 'or_ln1155' <Predicate = (!icmp_ln1153)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1155 = select i1 %or_ln1155, i3 0, i3 %d_2" [patchMaker.cpp:1155]   --->   Operation 181 'select' 'select_ln1155' <Predicate = (!icmp_ln1153)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (0.27ns)   --->   "%select_ln1155_3 = select i1 %and_ln1153, i3 %add_ln1155, i3 %select_ln1153" [patchMaker.cpp:1155]   --->   Operation 182 'select' 'select_ln1155_3' <Predicate = (!icmp_ln1153)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln1159 = trunc i3 %select_ln1155_3" [patchMaker.cpp:1159]   --->   Operation 183 'trunc' 'trunc_ln1159' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln1159, i3 0" [patchMaker.cpp:1159]   --->   Operation 184 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln1155_3, i1 0" [patchMaker.cpp:1159]   --->   Operation 185 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln1159 = zext i4 %tmp" [patchMaker.cpp:1159]   --->   Operation 186 'zext' 'zext_ln1159' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1159 = sub i5 %p_shl_cast, i5 %zext_ln1159" [patchMaker.cpp:1159]   --->   Operation 187 'sub' 'sub_ln1159' <Predicate = (!icmp_ln1153)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 188 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln1159_3 = zext i3 %select_ln1155" [patchMaker.cpp:1159]   --->   Operation 189 'zext' 'zext_ln1159_3' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.49ns) (root node of TernaryAdder)   --->   "%add_ln1159 = add i5 %sub_ln1159, i5 %zext_ln1159_3" [patchMaker.cpp:1159]   --->   Operation 190 'add' 'add_ln1159' <Predicate = (!icmp_ln1153)> <Delay = 0.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln1159_4 = zext i5 %add_ln1159" [patchMaker.cpp:1159]   --->   Operation 191 'zext' 'zext_ln1159_4' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%NPpatches_parameters_V_0_addr = getelementptr i32 %NPpatches_parameters_V_0, i64 0, i64 %zext_ln1159_4" [patchMaker.cpp:1159]   --->   Operation 192 'getelementptr' 'NPpatches_parameters_V_0_addr' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%NPpatches_parameters_V_1_addr = getelementptr i1 %NPpatches_parameters_V_1, i64 0, i64 %zext_ln1159_4" [patchMaker.cpp:1159]   --->   Operation 193 'getelementptr' 'NPpatches_parameters_V_1_addr' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%NPpatches_parameters_V_2_addr = getelementptr i32 %NPpatches_parameters_V_2, i64 0, i64 %zext_ln1159_4" [patchMaker.cpp:1159]   --->   Operation 194 'getelementptr' 'NPpatches_parameters_V_2_addr' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%NPpatches_parameters_V_3_addr = getelementptr i1 %NPpatches_parameters_V_3, i64 0, i64 %zext_ln1159_4" [patchMaker.cpp:1159]   --->   Operation 195 'getelementptr' 'NPpatches_parameters_V_3_addr' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%NPpatches_parameters_V_4_addr = getelementptr i32 %NPpatches_parameters_V_4, i64 0, i64 %zext_ln1159_4" [patchMaker.cpp:1159]   --->   Operation 196 'getelementptr' 'NPpatches_parameters_V_4_addr' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%specloopname_ln1157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [patchMaker.cpp:1157]   --->   Operation 197 'specloopname' 'specloopname_ln1157' <Predicate = (!icmp_ln1153)> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.65ns)   --->   "%switch_ln1159 = switch i3 %select_ln1153_2, void %branch14, i3 0, void %branch10, i3 1, void %branch11, i3 2, void %branch12, i3 3, void %branch13" [patchMaker.cpp:1159]   --->   Operation 198 'switch' 'switch_ln1159' <Predicate = (!icmp_ln1153)> <Delay = 0.65>
ST_8 : Operation 199 [1/1] (0.63ns)   --->   "%store_ln1159 = store i1 0, i5 %NPpatches_parameters_V_3_addr" [patchMaker.cpp:1159]   --->   Operation 199 'store' 'store_ln1159' <Predicate = (!icmp_ln1153 & select_ln1153_2 == 3)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 24> <RAM>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln1159 = br void %.split24" [patchMaker.cpp:1159]   --->   Operation 200 'br' 'br_ln1159' <Predicate = (!icmp_ln1153 & select_ln1153_2 == 3)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.69ns)   --->   "%store_ln1159 = store i32 0, i5 %NPpatches_parameters_V_2_addr" [patchMaker.cpp:1159]   --->   Operation 201 'store' 'store_ln1159' <Predicate = (!icmp_ln1153 & select_ln1153_2 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln1159 = br void %.split24" [patchMaker.cpp:1159]   --->   Operation 202 'br' 'br_ln1159' <Predicate = (!icmp_ln1153 & select_ln1153_2 == 2)> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.63ns)   --->   "%store_ln1159 = store i1 0, i5 %NPpatches_parameters_V_1_addr" [patchMaker.cpp:1159]   --->   Operation 203 'store' 'store_ln1159' <Predicate = (!icmp_ln1153 & select_ln1153_2 == 1)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 24> <RAM>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln1159 = br void %.split24" [patchMaker.cpp:1159]   --->   Operation 204 'br' 'br_ln1159' <Predicate = (!icmp_ln1153 & select_ln1153_2 == 1)> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (0.69ns)   --->   "%store_ln1159 = store i32 0, i5 %NPpatches_parameters_V_0_addr" [patchMaker.cpp:1159]   --->   Operation 205 'store' 'store_ln1159' <Predicate = (!icmp_ln1153 & select_ln1153_2 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln1159 = br void %.split24" [patchMaker.cpp:1159]   --->   Operation 206 'br' 'br_ln1159' <Predicate = (!icmp_ln1153 & select_ln1153_2 == 0)> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (0.69ns)   --->   "%store_ln1159 = store i32 0, i5 %NPpatches_parameters_V_4_addr" [patchMaker.cpp:1159]   --->   Operation 207 'store' 'store_ln1159' <Predicate = (!icmp_ln1153 & select_ln1153_2 != 0 & select_ln1153_2 != 1 & select_ln1153_2 != 2 & select_ln1153_2 != 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln1159 = br void %.split24" [patchMaker.cpp:1159]   --->   Operation 208 'br' 'br_ln1159' <Predicate = (!icmp_ln1153 & select_ln1153_2 != 0 & select_ln1153_2 != 1 & select_ln1153_2 != 2 & select_ln1153_2 != 3)> <Delay = 0.00>
ST_8 : Operation 209 [1/1] (0.57ns)   --->   "%add_ln1157 = add i3 %select_ln1155, i3 1" [patchMaker.cpp:1157]   --->   Operation 209 'add' 'add_ln1157' <Predicate = (!icmp_ln1153)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 210 [1/1] (0.70ns)   --->   "%add_ln1155_2 = add i6 %indvar_flatten43, i6 1" [patchMaker.cpp:1155]   --->   Operation 210 'add' 'add_ln1155_2' <Predicate = (!icmp_ln1153)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 211 [1/1] (0.29ns)   --->   "%select_ln1155_4 = select i1 %icmp_ln1155, i6 1, i6 %add_ln1155_2" [patchMaker.cpp:1155]   --->   Operation 211 'select' 'select_ln1155_4' <Predicate = (!icmp_ln1153)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader26.preheader"   --->   Operation 212 'br' 'br_ln0' <Predicate = (!icmp_ln1153)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 0.69>
ST_9 : Operation 213 [2/2] (0.69ns)   --->   "%call_ln1166 = call void @wedgePatch_init, i32 %NPpatches_superpoints_0_V, i32 %NPpatches_superpoints_1_V, i32 %NPpatches_superpoints_2_V, i32 %NPpatches_superpoints_3_V, i32 %NPpatches_superpoints_4_V, i32 %NPpatches_parameters_V_0, i1 %NPpatches_parameters_V_1, i32 %NPpatches_parameters_V_2, i1 %NPpatches_parameters_V_3, i32 %NPpatches_parameters_V_4, i32 %init_patch_V_0, i32 %init_patch_V_1, i32 %init_patch_V_2, i32 %init_patch_V_3, i32 %init_patch_V_4, i8 %init_patch_size_0, i32 %apexZ0_read, i25 %radii" [patchMaker.cpp:1166]   --->   Operation 213 'call' 'call_ln1166' <Predicate = true> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 0.00>
ST_10 : Operation 214 [1/2] (0.00ns)   --->   "%call_ln1166 = call void @wedgePatch_init, i32 %NPpatches_superpoints_0_V, i32 %NPpatches_superpoints_1_V, i32 %NPpatches_superpoints_2_V, i32 %NPpatches_superpoints_3_V, i32 %NPpatches_superpoints_4_V, i32 %NPpatches_parameters_V_0, i1 %NPpatches_parameters_V_1, i32 %NPpatches_parameters_V_2, i1 %NPpatches_parameters_V_3, i32 %NPpatches_parameters_V_4, i32 %init_patch_V_0, i32 %init_patch_V_1, i32 %init_patch_V_2, i32 %init_patch_V_3, i32 %init_patch_V_4, i8 %init_patch_size_0, i32 %apexZ0_read, i25 %radii" [patchMaker.cpp:1166]   --->   Operation 214 'call' 'call_ln1166' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%n_patches_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches" [patchMaker.cpp:1169]   --->   Operation 215 'read' 'n_patches_read' <Predicate = true> <Delay = 0.00>

State 11 <SV = 9> <Delay = 3.10>
ST_11 : Operation 216 [2/2] (3.10ns)   --->   "%call_ln1169 = call void @add_patch6, i8 %n_patches, i8 %n_patches_read, i64 %patches_superpoints, i32 %NPpatches_superpoints_0_V, i32 %NPpatches_superpoints_1_V, i32 %NPpatches_superpoints_2_V, i32 %NPpatches_superpoints_3_V, i32 %NPpatches_superpoints_4_V, i32 %NPpatches_parameters_V_0, i1 %NPpatches_parameters_V_1, i32 %NPpatches_parameters_V_2, i1 %NPpatches_parameters_V_3, i32 %NPpatches_parameters_V_4, i32 %patches_parameters" [patchMaker.cpp:1169]   --->   Operation 216 'call' 'call_ln1169' <Predicate = true> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 0.70>
ST_12 : Operation 217 [1/2] (0.70ns)   --->   "%call_ln1169 = call void @add_patch6, i8 %n_patches, i8 %n_patches_read, i64 %patches_superpoints, i32 %NPpatches_superpoints_0_V, i32 %NPpatches_superpoints_1_V, i32 %NPpatches_superpoints_2_V, i32 %NPpatches_superpoints_3_V, i32 %NPpatches_superpoints_4_V, i32 %NPpatches_parameters_V_0, i1 %NPpatches_parameters_V_1, i32 %NPpatches_parameters_V_2, i1 %NPpatches_parameters_V_3, i32 %NPpatches_parameters_V_4, i32 %patches_parameters" [patchMaker.cpp:1169]   --->   Operation 217 'call' 'call_ln1169' <Predicate = true> <Delay = 0.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%ret_ln1170 = ret i32 %ppl_0" [patchMaker.cpp:1170]   --->   Operation 218 'ret' 'ret_ln1170' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten13', patchMaker.cpp:1116) with incoming values : ('add_ln1116_2', patchMaker.cpp:1116) [39]  (0.387 ns)

 <State 2>: 2.99ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', patchMaker.cpp:1118) with incoming values : ('select_ln1118_6', patchMaker.cpp:1118) [41]  (0 ns)
	'icmp' operation ('icmp_ln1118', patchMaker.cpp:1118) [52]  (0.6 ns)
	'select' operation ('select_ln1116', patchMaker.cpp:1116) [53]  (0.278 ns)
	'add' operation ('add_ln1118', patchMaker.cpp:1118) [59]  (0.707 ns)
	'select' operation ('select_ln1118_4', patchMaker.cpp:1118) [66]  (0 ns)
	'add' operation ('add_ln1122', patchMaker.cpp:1122) [71]  (0.707 ns)
	'getelementptr' operation ('init_patch_V_2_addr', patchMaker.cpp:1122) [75]  (0 ns)
	'store' operation ('store_ln1122', patchMaker.cpp:1122) of constant 0 on array 'init_patch.V[2]', patchMaker.cpp:1114 [84]  (0.699 ns)

 <State 3>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('init_patch_size') with incoming values : ('init_patch_size', patchMaker.cpp:1136) [103]  (0.387 ns)

 <State 4>: 1.2ns
The critical path consists of the following:
	'phi' operation ('init_patch_size') with incoming values : ('init_patch_size', patchMaker.cpp:1136) [103]  (0 ns)
	'call' operation ('call_ret1', patchMaker.cpp:1136) to 'makeSuperPoint_alignedToLine8' [112]  (0.699 ns)
	blocking operation 0.5 ns on control path)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 2.99ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten21', patchMaker.cpp:1143) with incoming values : ('select_ln1143_6', patchMaker.cpp:1143) [121]  (0 ns)
	'icmp' operation ('icmp_ln1143', patchMaker.cpp:1143) [132]  (0.6 ns)
	'select' operation ('select_ln1141', patchMaker.cpp:1141) [133]  (0.278 ns)
	'add' operation ('add_ln1143', patchMaker.cpp:1143) [139]  (0.707 ns)
	'select' operation ('select_ln1143_4', patchMaker.cpp:1143) [146]  (0 ns)
	'add' operation ('add_ln1147', patchMaker.cpp:1147) [151]  (0.707 ns)
	'getelementptr' operation ('NPpatches_superpoints_1_V_addr', patchMaker.cpp:1147) [154]  (0 ns)
	'store' operation ('store_ln1147', patchMaker.cpp:1147) of constant 0 on array 'NPpatches_superpoints[1].V', patchMaker.cpp:1140 [167]  (0.699 ns)

 <State 7>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten57', patchMaker.cpp:1153) with incoming values : ('add_ln1153_2', patchMaker.cpp:1153) [183]  (0.387 ns)

 <State 8>: 2.94ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten43', patchMaker.cpp:1155) with incoming values : ('select_ln1155_4', patchMaker.cpp:1155) [185]  (0 ns)
	'icmp' operation ('icmp_ln1155', patchMaker.cpp:1155) [196]  (0.619 ns)
	'select' operation ('select_ln1153', patchMaker.cpp:1153) [197]  (0.278 ns)
	'add' operation ('add_ln1155', patchMaker.cpp:1155) [203]  (0.572 ns)
	'select' operation ('select_ln1155_3', patchMaker.cpp:1155) [207]  (0.278 ns)
	'sub' operation ('sub_ln1159', patchMaker.cpp:1159) [212]  (0 ns)
	'add' operation ('add_ln1159', patchMaker.cpp:1159) [215]  (0.493 ns)
	'getelementptr' operation ('NPpatches_parameters_V_2_addr', patchMaker.cpp:1159) [219]  (0 ns)
	'store' operation ('store_ln1159', patchMaker.cpp:1159) of constant 0 on array 'NPpatches_parameters.V[2]', patchMaker.cpp:1152 [228]  (0.699 ns)

 <State 9>: 0.699ns
The critical path consists of the following:
	'call' operation ('call_ln1166', patchMaker.cpp:1166) to 'wedgePatch_init' [245]  (0.699 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 3.11ns
The critical path consists of the following:
	'call' operation ('call_ln1169', patchMaker.cpp:1169) to 'add_patch6' [247]  (3.11 ns)

 <State 12>: 0.706ns
The critical path consists of the following:
	'call' operation ('call_ln1169', patchMaker.cpp:1169) to 'add_patch6' [247]  (0.706 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
