verilog work "WB_STAGE.v"
verilog work "MEM_WB.v"
verilog work "MEM_STAGE.v"
verilog work "IF_STAGE.v"
verilog work "IF_ID.v"
verilog work "ID_STAGE.v"
verilog work "ID_EX.v"
verilog work "ForwardUnit.v"
verilog work "EX_STAGE.v"
verilog work "EX_MEM.v"
verilog work "DetectUnit.v"
verilog work "BeqCtrl.v"
verilog work "Main.v"
verilog work "FUCK_YOU_MOTHER_Xilinx.v"
verilog work "C:/Xilinx/10.1/ISE/verilog/src/glbl.v"
