

================================================================
== Vivado HLS Report for 'NeuralNetwork'
================================================================
* Date:           Mon Nov 22 20:34:40 2021

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        NeuralNetwork_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.91|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    2|  57842|    3|  57843|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+
        |                               |                    |    Latency    |    Interval   | Pipeline|
        |            Instance           |       Module       |  min  |  max  |  min  |  max  |   Type  |
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+
        |grp_run_classification_fu_166  |run_classification  |  57840|  57840|  57840|  57840|   none  |
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    300|    300|         2|          -|          -|    150|    no    |
        |- Loop 2  |  22400|  22400|         2|          -|          -|  11200|    no    |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|      76|     95|
|FIFO             |        -|      -|       -|      -|
|Instance         |       14|     12|    2711|   1621|
|Memory           |        9|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    158|
|Register         |        -|      -|      84|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       23|     12|    2871|   1874|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        8|      5|       2|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------------+---------+-------+------+------+
    |            Instance           |          Module          | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------------+--------------------------+---------+-------+------+------+
    |NeuralNetwork_NNIO_s_axi_U     |NeuralNetwork_NNIO_s_axi  |       10|      0|   246|   244|
    |grp_run_classification_fu_166  |run_classification        |        4|     12|  2465|  1377|
    +-------------------------------+--------------------------+---------+-------+------+------+
    |Total                          |                          |       14|     12|  2711|  1621|
    +-------------------------------+--------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |bias_s_U     |NeuralNetwork_biag8j  |        1|  0|   0|    150|    8|     1|         1200|
    |weights_s_U  |NeuralNetwork_weifYi  |        8|  0|   0|  11200|    8|     1|        89600|
    +-------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total        |                      |        9|  0|   0|  11350|   16|     2|        90800|
    +-------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+----+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+----+----+------------+------------+
    |i_3_fu_260_p2       |     +    |      0|  47|  19|          14|           1|
    |i_fu_277_p2         |     +    |      0|  29|  13|           8|           1|
    |or_cond1_fu_200_p2  |    and   |      0|   0|   2|           1|           1|
    |or_cond3_fu_224_p2  |    and   |      0|   0|   2|           1|           1|
    |or_cond5_fu_248_p2  |    and   |      0|   0|   2|           1|           1|
    |tmp1_fu_218_p2      |    and   |      0|   0|   2|           1|           1|
    |tmp_1_fu_194_p2     |   icmp   |      0|   0|   4|           8|           1|
    |tmp_39_fu_182_p2    |   icmp   |      0|   0|   4|           8|           1|
    |tmp_40_fu_206_p2    |   icmp   |      0|   0|   4|           8|           1|
    |tmp_41_fu_212_p2    |   icmp   |      0|   0|   4|           8|           1|
    |tmp_43_fu_236_p2    |   icmp   |      0|   0|   4|           8|           1|
    |tmp_44_fu_242_p2    |   icmp   |      0|   0|   4|           8|           1|
    |tmp_i3_fu_254_p2    |   icmp   |      0|   0|   7|          14|          14|
    |tmp_i_fu_271_p2     |   icmp   |      0|   0|   4|           8|           8|
    |tmp_s_fu_176_p2     |   icmp   |      0|   0|   4|           8|           1|
    |tmp_42_fu_230_p2    |    or    |      0|   0|   8|           8|           8|
    |tmp_fu_188_p2       |    or    |      0|   0|   8|           8|           8|
    +--------------------+----------+-------+----+----+------------+------------+
    |Total               |          |      0|  76|  95|         120|          51|
    +--------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  50|          9|    1|          9|
    |biasWeight_input_r_address0  |  15|          3|   14|         42|
    |bias_s_address0              |  15|          3|    8|         24|
    |bias_s_ce0                   |  15|          3|    1|          3|
    |i_i2_reg_126                 |   9|          2|   14|         28|
    |i_i_reg_137                  |   9|          2|    8|         16|
    |res_2_reg_148                |  15|          3|    8|         24|
    |weights_s_address0           |  15|          3|   14|         42|
    |weights_s_ce0                |  15|          3|    1|          3|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 158|         31|   69|        191|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                      |   8|   0|    8|          0|
    |ap_reg_grp_run_classification_fu_166_ap_start  |   1|   0|    1|          0|
    |i_3_reg_301                                    |  14|   0|   14|          0|
    |i_i2_reg_126                                   |  14|   0|   14|          0|
    |i_i_reg_137                                    |   8|   0|    8|          0|
    |i_reg_319                                      |   8|   0|    8|          0|
    |or_cond5_reg_294                               |   1|   0|    1|          0|
    |res_2_reg_148                                  |   8|   0|    8|          0|
    |tmp_4_i_reg_306                                |  14|   0|   32|         18|
    |tmp_6_i_reg_324                                |   8|   0|   32|         24|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          |  84|   0|  126|         42|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------+-----+-----+------------+---------------+--------------+
|s_axi_NNIO_AWVALID  |  in |    1|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_AWREADY  | out |    1|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_AWADDR   |  in |   16|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_WVALID   |  in |    1|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_WREADY   | out |    1|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_WDATA    |  in |   32|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_WSTRB    |  in |    4|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_ARVALID  |  in |    1|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_ARREADY  | out |    1|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_ARADDR   |  in |   16|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_RVALID   | out |    1|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_RREADY   |  in |    1|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_RDATA    | out |   32|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_RRESP    | out |    2|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_BVALID   | out |    1|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_BREADY   |  in |    1|    s_axi   |      NNIO     |    scalar    |
|s_axi_NNIO_BRESP    | out |    2|    s_axi   |      NNIO     |    scalar    |
|ap_clk              |  in |    1| ap_ctrl_hs | NeuralNetwork | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs | NeuralNetwork | return value |
|interrupt           | out |    1| ap_ctrl_hs | NeuralNetwork | return value |
+--------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	7  / (or_cond1)
	2  / (!or_cond1 & !or_cond3)
	5  / (!or_cond1 & or_cond3)
2 --> 
	8  / (!or_cond5)
	3  / (or_cond5)
3 --> 
	4  / (!tmp_i3)
	8  / (tmp_i3)
4 --> 
	3  / true
5 --> 
	6  / (!tmp_i)
	8  / (tmp_i)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
* FSM state operations: 

 <State 1>: 5.98ns
ST_1: StgValue_9 (8)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([80 x i32]* %input_r) nounwind, !map !38

ST_1: StgValue_10 (9)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([11200 x i8]* %biasWeight_input_r) nounwind, !map !44

ST_1: StgValue_11 (10)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8 %runNN_r) nounwind, !map !50

ST_1: StgValue_12 (11)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8 %setBais_r) nounwind, !map !56

ST_1: StgValue_13 (12)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8 %setWeight_r) nounwind, !map !60

ST_1: StgValue_14 (13)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8 0) nounwind, !map !64

ST_1: StgValue_15 (14)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @NeuralNetwork_str) nounwind

ST_1: setWeight_r_read (15)  [1/1] 1.00ns
:7  %setWeight_r_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %setWeight_r) nounwind

ST_1: setBais_r_read (16)  [1/1] 1.00ns
:8  %setBais_r_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %setBais_r) nounwind

ST_1: runNN_r_read (17)  [1/1] 1.00ns
:9  %runNN_r_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %runNN_r) nounwind

ST_1: empty (18)  [1/1] 0.00ns
:10  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([80 x i32]* %input_r, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: StgValue_20 (19)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface([80 x i32]* %input_r, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: empty_28 (20)  [1/1] 0.00ns
:12  %empty_28 = call i32 (...)* @_ssdm_op_SpecMemCore([11200 x i8]* %biasWeight_input_r, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: StgValue_22 (21)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface([11200 x i8]* %biasWeight_input_r, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: StgValue_23 (22)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:148
:14  call void (...)* @_ssdm_op_SpecInterface(i8 %runNN_r, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: StgValue_24 (23)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:149
:15  call void (...)* @_ssdm_op_SpecInterface(i8 %setBais_r, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: StgValue_25 (24)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:150
:16  call void (...)* @_ssdm_op_SpecInterface(i8 %setWeight_r, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: StgValue_26 (25)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:151
:17  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: tmp_s (26)  [1/1] 2.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:155
:18  %tmp_s = icmp eq i8 %runNN_r_read, 1

ST_1: tmp_39 (27)  [1/1] 2.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:155
:19  %tmp_39 = icmp eq i8 %setWeight_r_read, 0

ST_1: tmp (28)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:155 (grouped into LUT with out node tmp_1)
:20  %tmp = or i8 %setBais_r_read, %setWeight_r_read

ST_1: tmp_1 (29)  [1/1] 2.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:155 (out node of the LUT)
:21  %tmp_1 = icmp eq i8 %tmp, 0

ST_1: or_cond1 (30)  [1/1] 2.07ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:155
:22  %or_cond1 = and i1 %tmp_1, %tmp_s

ST_1: StgValue_32 (31)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:155
:23  br i1 %or_cond1, label %1, label %2

ST_1: tmp_40 (33)  [1/1] 2.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:158
:0  %tmp_40 = icmp eq i8 %runNN_r_read, 0

ST_1: tmp_41 (34)  [1/1] 2.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:158
:1  %tmp_41 = icmp eq i8 %setBais_r_read, 1

ST_1: tmp1 (35)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:158 (grouped into LUT with out node or_cond3)
:2  %tmp1 = and i1 %tmp_41, %tmp_39

ST_1: or_cond3 (36)  [1/1] 2.07ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:158 (out node of the LUT)
:3  %or_cond3 = and i1 %tmp1, %tmp_40

ST_1: StgValue_37 (37)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:158
:4  br i1 %or_cond3, label %.preheader4.preheader, label %4

ST_1: tmp_42 (39)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:162 (grouped into LUT with out node tmp_43)
:0  %tmp_42 = or i8 %setBais_r_read, %runNN_r_read

ST_1: tmp_43 (40)  [1/1] 2.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:162 (out node of the LUT)
:1  %tmp_43 = icmp eq i8 %tmp_42, 0

ST_1: tmp_44 (41)  [1/1] 2.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:162
:2  %tmp_44 = icmp eq i8 %setWeight_r_read, 1

ST_1: or_cond5 (42)  [1/1] 2.07ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:162
:3  %or_cond5 = and i1 %tmp_43, %tmp_44

ST_1: StgValue_42 (62)  [1/1] 1.59ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:23->../NN_Code/NN_Code/neuralnetwork_ccode.c:159
.preheader4.preheader:0  br label %.preheader4

ST_1: res (79)  [2/2] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:156
:0  %res = call fastcc zeroext i8 @run_classification([80 x i32]* %input_r) nounwind


 <State 2>: 1.77ns
ST_2: StgValue_44 (43)  [1/1] 1.77ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:162
:4  br i1 %or_cond5, label %.preheader.preheader, label %._crit_edge

ST_2: StgValue_45 (45)  [1/1] 1.59ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:44->../NN_Code/NN_Code/neuralnetwork_ccode.c:163
.preheader.preheader:0  br label %.preheader


 <State 3>: 3.01ns
ST_3: i_i2 (47)  [1/1] 0.00ns
.preheader:0  %i_i2 = phi i14 [ %i_3, %5 ], [ 0, %.preheader.preheader ]

ST_3: tmp_i3 (48)  [1/1] 3.01ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:44->../NN_Code/NN_Code/neuralnetwork_ccode.c:163
.preheader:1  %tmp_i3 = icmp eq i14 %i_i2, -5184

ST_3: empty_30 (49)  [1/1] 0.00ns
.preheader:2  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11200, i64 11200, i64 11200) nounwind

ST_3: i_3 (50)  [1/1] 2.34ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:44->../NN_Code/NN_Code/neuralnetwork_ccode.c:163
.preheader:3  %i_3 = add i14 %i_i2, 1

ST_3: StgValue_50 (51)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:44->../NN_Code/NN_Code/neuralnetwork_ccode.c:163
.preheader:4  br i1 %tmp_i3, label %._crit_edge.loopexit, label %5

ST_3: tmp_4_i (53)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:46->../NN_Code/NN_Code/neuralnetwork_ccode.c:163
:0  %tmp_4_i = zext i14 %i_i2 to i32

ST_3: biasWeight_input_r_a_1 (54)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:46->../NN_Code/NN_Code/neuralnetwork_ccode.c:163
:1  %biasWeight_input_r_a_1 = getelementptr [11200 x i8]* %biasWeight_input_r, i32 0, i32 %tmp_4_i

ST_3: biasWeight_input_r_l_1 (55)  [2/2] 2.57ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:46->../NN_Code/NN_Code/neuralnetwork_ccode.c:163
:2  %biasWeight_input_r_l_1 = load i8* %biasWeight_input_r_a_1, align 1

ST_3: StgValue_54 (60)  [1/1] 1.77ns
._crit_edge.loopexit:0  br label %._crit_edge


 <State 4>: 5.82ns
ST_4: biasWeight_input_r_l_1 (55)  [1/2] 2.57ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:46->../NN_Code/NN_Code/neuralnetwork_ccode.c:163
:2  %biasWeight_input_r_l_1 = load i8* %biasWeight_input_r_a_1, align 1

ST_4: weights_addr (56)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:46->../NN_Code/NN_Code/neuralnetwork_ccode.c:163
:3  %weights_addr = getelementptr inbounds [11200 x i8]* @weights_s, i32 0, i32 %tmp_4_i

ST_4: StgValue_57 (57)  [1/1] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:46->../NN_Code/NN_Code/neuralnetwork_ccode.c:163
:4  store i8 %biasWeight_input_r_l_1, i8* %weights_addr, align 1

ST_4: StgValue_58 (58)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:44->../NN_Code/NN_Code/neuralnetwork_ccode.c:163
:5  br label %.preheader


 <State 5>: 2.91ns
ST_5: i_i (64)  [1/1] 0.00ns
.preheader4:0  %i_i = phi i8 [ %i, %3 ], [ 0, %.preheader4.preheader ]

ST_5: tmp_i (65)  [1/1] 2.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:23->../NN_Code/NN_Code/neuralnetwork_ccode.c:159
.preheader4:1  %tmp_i = icmp eq i8 %i_i, -106

ST_5: empty_29 (66)  [1/1] 0.00ns
.preheader4:2  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 150, i64 150, i64 150) nounwind

ST_5: i (67)  [1/1] 2.32ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:23->../NN_Code/NN_Code/neuralnetwork_ccode.c:159
.preheader4:3  %i = add i8 %i_i, 1

ST_5: StgValue_63 (68)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:23->../NN_Code/NN_Code/neuralnetwork_ccode.c:159
.preheader4:4  br i1 %tmp_i, label %._crit_edge.loopexit7, label %3

ST_5: tmp_6_i (70)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:25->../NN_Code/NN_Code/neuralnetwork_ccode.c:159
:0  %tmp_6_i = zext i8 %i_i to i32

ST_5: biasWeight_input_r_a (71)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:25->../NN_Code/NN_Code/neuralnetwork_ccode.c:159
:1  %biasWeight_input_r_a = getelementptr [11200 x i8]* %biasWeight_input_r, i32 0, i32 %tmp_6_i

ST_5: biasWeight_input_r_l (72)  [2/2] 2.57ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:25->../NN_Code/NN_Code/neuralnetwork_ccode.c:159
:2  %biasWeight_input_r_l = load i8* %biasWeight_input_r_a, align 1

ST_5: StgValue_67 (77)  [1/1] 1.77ns
._crit_edge.loopexit7:0  br label %._crit_edge


 <State 6>: 5.82ns
ST_6: biasWeight_input_r_l (72)  [1/2] 2.57ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:25->../NN_Code/NN_Code/neuralnetwork_ccode.c:159
:2  %biasWeight_input_r_l = load i8* %biasWeight_input_r_a, align 1

ST_6: bias_addr (73)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:25->../NN_Code/NN_Code/neuralnetwork_ccode.c:159
:3  %bias_addr = getelementptr inbounds [150 x i8]* @bias_s, i32 0, i32 %tmp_6_i

ST_6: StgValue_70 (74)  [1/1] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:25->../NN_Code/NN_Code/neuralnetwork_ccode.c:159
:4  store i8 %biasWeight_input_r_l, i8* %bias_addr, align 1

ST_6: StgValue_71 (75)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:23->../NN_Code/NN_Code/neuralnetwork_ccode.c:159
:5  br label %.preheader4


 <State 7>: 1.77ns
ST_7: res (79)  [1/2] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:156
:0  %res = call fastcc zeroext i8 @run_classification([80 x i32]* %input_r) nounwind

ST_7: StgValue_73 (80)  [1/1] 1.77ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:157
:1  br label %._crit_edge


 <State 8>: 0.00ns
ST_8: res_2 (82)  [1/1] 0.00ns
._crit_edge:0  %res_2 = phi i8 [ %res, %1 ], [ -2, %4 ], [ -1, %._crit_edge.loopexit ], [ -1, %._crit_edge.loopexit7 ]

ST_8: StgValue_75 (83)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.c:167
._crit_edge:1  ret i8 %res_2



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ biasWeight_input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ runNN_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ setBais_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ setWeight_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ bias_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9             (specbitsmap      ) [ 000000000]
StgValue_10            (specbitsmap      ) [ 000000000]
StgValue_11            (specbitsmap      ) [ 000000000]
StgValue_12            (specbitsmap      ) [ 000000000]
StgValue_13            (specbitsmap      ) [ 000000000]
StgValue_14            (specbitsmap      ) [ 000000000]
StgValue_15            (spectopmodule    ) [ 000000000]
setWeight_r_read       (read             ) [ 000000000]
setBais_r_read         (read             ) [ 000000000]
runNN_r_read           (read             ) [ 000000000]
empty                  (specmemcore      ) [ 000000000]
StgValue_20            (specinterface    ) [ 000000000]
empty_28               (specmemcore      ) [ 000000000]
StgValue_22            (specinterface    ) [ 000000000]
StgValue_23            (specinterface    ) [ 000000000]
StgValue_24            (specinterface    ) [ 000000000]
StgValue_25            (specinterface    ) [ 000000000]
StgValue_26            (specinterface    ) [ 000000000]
tmp_s                  (icmp             ) [ 000000000]
tmp_39                 (icmp             ) [ 000000000]
tmp                    (or               ) [ 000000000]
tmp_1                  (icmp             ) [ 000000000]
or_cond1               (and              ) [ 010000000]
StgValue_32            (br               ) [ 000000000]
tmp_40                 (icmp             ) [ 000000000]
tmp_41                 (icmp             ) [ 000000000]
tmp1                   (and              ) [ 000000000]
or_cond3               (and              ) [ 010000000]
StgValue_37            (br               ) [ 000000000]
tmp_42                 (or               ) [ 000000000]
tmp_43                 (icmp             ) [ 000000000]
tmp_44                 (icmp             ) [ 000000000]
or_cond5               (and              ) [ 001000000]
StgValue_42            (br               ) [ 010001100]
StgValue_44            (br               ) [ 001111011]
StgValue_45            (br               ) [ 001110000]
i_i2                   (phi              ) [ 000100000]
tmp_i3                 (icmp             ) [ 000110000]
empty_30               (speclooptripcount) [ 000000000]
i_3                    (add              ) [ 001110000]
StgValue_50            (br               ) [ 000000000]
tmp_4_i                (zext             ) [ 000010000]
biasWeight_input_r_a_1 (getelementptr    ) [ 000010000]
StgValue_54            (br               ) [ 001111011]
biasWeight_input_r_l_1 (load             ) [ 000000000]
weights_addr           (getelementptr    ) [ 000000000]
StgValue_57            (store            ) [ 000000000]
StgValue_58            (br               ) [ 001110000]
i_i                    (phi              ) [ 000001000]
tmp_i                  (icmp             ) [ 000001100]
empty_29               (speclooptripcount) [ 000000000]
i                      (add              ) [ 010001100]
StgValue_63            (br               ) [ 000000000]
tmp_6_i                (zext             ) [ 000000100]
biasWeight_input_r_a   (getelementptr    ) [ 000000100]
StgValue_67            (br               ) [ 001101111]
biasWeight_input_r_l   (load             ) [ 000000000]
bias_addr              (getelementptr    ) [ 000000000]
StgValue_70            (store            ) [ 000000000]
StgValue_71            (br               ) [ 010001100]
res                    (call             ) [ 001101011]
StgValue_73            (br               ) [ 001101011]
res_2                  (phi              ) [ 000000001]
StgValue_75            (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="biasWeight_input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biasWeight_input_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="runNN_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runNN_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="setBais_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="setBais_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="setWeight_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="setWeight_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights_s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias_s">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="NeuralNetwork_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_classification"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="setWeight_r_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="setWeight_r_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="setBais_r_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="setBais_r_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="runNN_r_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="runNN_r_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="biasWeight_input_r_a_1_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="14" slack="0"/>
<pin id="84" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="biasWeight_input_r_a_1/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="14" slack="0"/>
<pin id="89" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="90" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="biasWeight_input_r_l_1/3 biasWeight_input_r_l/5 "/>
</bind>
</comp>

<comp id="92" class="1004" name="weights_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="14" slack="1"/>
<pin id="96" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="StgValue_57_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="14" slack="0"/>
<pin id="101" dir="0" index="1" bw="8" slack="0"/>
<pin id="102" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_57/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="biasWeight_input_r_a_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="8" slack="0"/>
<pin id="109" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="biasWeight_input_r_a/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="bias_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="8" slack="1"/>
<pin id="117" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/6 "/>
</bind>
</comp>

<comp id="120" class="1004" name="StgValue_70_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_70/6 "/>
</bind>
</comp>

<comp id="126" class="1005" name="i_i2_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="14" slack="1"/>
<pin id="128" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_i2 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_i2_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="14" slack="0"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="1" slack="1"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i2/3 "/>
</bind>
</comp>

<comp id="137" class="1005" name="i_i_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="1"/>
<pin id="139" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_i_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="1" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/5 "/>
</bind>
</comp>

<comp id="148" class="1005" name="res_2_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="1"/>
<pin id="150" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="res_2 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="res_2_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="2"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="2" slack="2"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="4" bw="1" slack="1"/>
<pin id="159" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="6" bw="1" slack="2"/>
<pin id="161" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="8" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_2/8 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_run_classification_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="8" slack="0"/>
<pin id="170" dir="0" index="3" bw="8" slack="0"/>
<pin id="171" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="res/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_s_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_39_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_39/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="or_cond1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_40_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_40/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_41_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_41/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="or_cond3_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond3/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_42_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_42/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_43_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_43/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_44_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_44/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="or_cond5_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond5/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_i3_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="14" slack="0"/>
<pin id="256" dir="0" index="1" bw="14" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i3/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="i_3_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="14" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_4_i_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="14" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_i/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_i_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="i_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_6_i_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_i/5 "/>
</bind>
</comp>

<comp id="294" class="1005" name="or_cond5_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond5 "/>
</bind>
</comp>

<comp id="301" class="1005" name="i_3_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="14" slack="0"/>
<pin id="303" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="306" class="1005" name="tmp_4_i_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="311" class="1005" name="biasWeight_input_r_a_1_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="14" slack="1"/>
<pin id="313" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="biasWeight_input_r_a_1 "/>
</bind>
</comp>

<comp id="319" class="1005" name="i_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="324" class="1005" name="tmp_6_i_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_i "/>
</bind>
</comp>

<comp id="329" class="1005" name="biasWeight_input_r_a_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="14" slack="1"/>
<pin id="331" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="biasWeight_input_r_a "/>
</bind>
</comp>

<comp id="334" class="1005" name="res_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="2"/>
<pin id="336" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="res "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="22" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="22" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="36" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="87" pin="2"/><net_sink comp="99" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="36" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="105" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="124"><net_src comp="87" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="151"><net_src comp="58" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="60" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="163"><net_src comp="148" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="164"><net_src comp="148" pin="1"/><net_sink comp="153" pin=4"/></net>

<net id="165"><net_src comp="148" pin="1"/><net_sink comp="153" pin=6"/></net>

<net id="172"><net_src comp="42" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="180"><net_src comp="74" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="40" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="62" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="68" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="62" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="176" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="74" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="68" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="40" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="182" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="206" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="68" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="74" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="16" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="62" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="40" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="236" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="242" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="130" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="46" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="130" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="52" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="130" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="275"><net_src comp="141" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="54" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="141" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="40" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="141" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="297"><net_src comp="248" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="260" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="309"><net_src comp="266" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="314"><net_src comp="80" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="322"><net_src comp="277" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="327"><net_src comp="283" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="332"><net_src comp="105" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="337"><net_src comp="166" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="153" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weights_s | {4 }
	Port: bias_s | {6 }
 - Input state : 
	Port: NeuralNetwork : input_r | {1 7 }
	Port: NeuralNetwork : biasWeight_input_r | {3 4 5 6 }
	Port: NeuralNetwork : runNN_r | {1 }
	Port: NeuralNetwork : setBais_r | {1 }
	Port: NeuralNetwork : setWeight_r | {1 }
	Port: NeuralNetwork : weights_s | {1 7 }
	Port: NeuralNetwork : bias_s | {1 7 }
  - Chain level:
	State 1
		or_cond1 : 1
		StgValue_32 : 1
		tmp1 : 1
		or_cond3 : 1
		StgValue_37 : 1
		or_cond5 : 1
	State 2
	State 3
		tmp_i3 : 1
		i_3 : 1
		StgValue_50 : 2
		tmp_4_i : 1
		biasWeight_input_r_a_1 : 2
		biasWeight_input_r_l_1 : 3
	State 4
		StgValue_57 : 1
	State 5
		tmp_i : 1
		i : 1
		StgValue_63 : 2
		tmp_6_i : 1
		biasWeight_input_r_a : 2
		biasWeight_input_r_l : 3
	State 6
		StgValue_70 : 1
	State 7
	State 8
		StgValue_75 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_run_classification_fu_166 |    4    |    12   | 31.4775 |   2746  |   1081  |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|    add   |           i_3_fu_260          |    0    |    0    |    0    |    47   |    19   |
|          |            i_fu_277           |    0    |    0    |    0    |    29   |    13   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_s_fu_176         |    0    |    0    |    0    |    0    |    4    |
|          |         tmp_39_fu_182         |    0    |    0    |    0    |    0    |    4    |
|          |          tmp_1_fu_194         |    0    |    0    |    0    |    0    |    4    |
|          |         tmp_40_fu_206         |    0    |    0    |    0    |    0    |    4    |
|   icmp   |         tmp_41_fu_212         |    0    |    0    |    0    |    0    |    4    |
|          |         tmp_43_fu_236         |    0    |    0    |    0    |    0    |    4    |
|          |         tmp_44_fu_242         |    0    |    0    |    0    |    0    |    4    |
|          |         tmp_i3_fu_254         |    0    |    0    |    0    |    0    |    7    |
|          |          tmp_i_fu_271         |    0    |    0    |    0    |    0    |    4    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|    or    |           tmp_fu_188          |    0    |    0    |    0    |    0    |    8    |
|          |         tmp_42_fu_230         |    0    |    0    |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |        or_cond1_fu_200        |    0    |    0    |    0    |    0    |    2    |
|    and   |          tmp1_fu_218          |    0    |    0    |    0    |    0    |    2    |
|          |        or_cond3_fu_224        |    0    |    0    |    0    |    0    |    2    |
|          |        or_cond5_fu_248        |    0    |    0    |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |  setWeight_r_read_read_fu_62  |    0    |    0    |    0    |    0    |    0    |
|   read   |   setBais_r_read_read_fu_68   |    0    |    0    |    0    |    0    |    0    |
|          |    runNN_r_read_read_fu_74    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   zext   |         tmp_4_i_fu_266        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_6_i_fu_283        |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   Total  |                               |    4    |    12   | 31.4775 |   2822  |   1176  |
|----------|-------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|  bias_s |    1   |    0   |    0   |
|weights_s|    8   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    9   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|biasWeight_input_r_a_1_reg_311|   14   |
| biasWeight_input_r_a_reg_329 |   14   |
|          i_3_reg_301         |   14   |
|         i_i2_reg_126         |   14   |
|          i_i_reg_137         |    8   |
|           i_reg_319          |    8   |
|       or_cond5_reg_294       |    1   |
|         res_2_reg_148        |    8   |
|          res_reg_334         |    8   |
|        tmp_4_i_reg_306       |   32   |
|        tmp_6_i_reg_324       |   32   |
+------------------------------+--------+
|             Total            |   153  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_87 |  p0  |   4  |  14  |   56   ||    21   |
|   res_2_reg_148  |  p0  |   2  |   8  |   16   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   72   ||  3.546  ||    21   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    4   |   12   |   31   |  2822  |  1176  |
|   Memory  |    9   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   21   |
|  Register |    -   |    -   |    -   |   153  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   13   |   12   |   35   |  2975  |  1197  |
+-----------+--------+--------+--------+--------+--------+
