$date
	Sat Nov 08 20:51:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Testbench $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 # stall $end
$var wire 5 $ rs2_ID [4:0] $end
$var wire 5 % rs1_ID [4:0] $end
$var wire 32 & rf_data2 [31:0] $end
$var wire 32 ' rf_data1 [31:0] $end
$var wire 5 ( rd_ID_EX_EX [4:0] $end
$var wire 5 ) rd_ID [4:0] $end
$var wire 5 * rd_EXMEM_MEM [4:0] $end
$var wire 32 + rdB_ForwB [31:0] $end
$var wire 32 , rdB [31:0] $end
$var wire 32 - rdA [31:0] $end
$var wire 1 . mul_done $end
$var wire 1 / is_compressed $end
$var wire 2 0 isPC_select_ID [1:0] $end
$var wire 2 1 isPC_select [1:0] $end
$var wire 32 2 instruction_IF [31:0] $end
$var wire 32 3 instruction_ID [31:0] $end
$var wire 32 4 instruction [31:0] $end
$var wire 32 5 initial_instr [31:0] $end
$var wire 1 6 div_done $end
$var wire 32 7 data2_ID [31:0] $end
$var wire 32 8 data2_EX [31:0] $end
$var wire 32 9 data2 [31:0] $end
$var wire 32 : data1_ID_ForwA [31:0] $end
$var wire 32 ; data1_ID [31:0] $end
$var wire 32 < data1 [31:0] $end
$var wire 32 = compress_instr [31:0] $end
$var wire 1 > Zero_EX $end
$var wire 1 ? Zero $end
$var wire 2 @ ResultSrc_MEM [1:0] $end
$var wire 2 A ResultSrc_ID [1:0] $end
$var wire 2 B ResultSrc_EX [1:0] $end
$var wire 2 C ResultSrcHZ [1:0] $end
$var wire 2 D ResultSrc [1:0] $end
$var wire 32 E Result [31:0] $end
$var wire 1 F RegWrite_MEM $end
$var wire 1 G RegWrite_ID $end
$var wire 1 H RegWrite_EX $end
$var wire 1 I RegWriteHZ $end
$var wire 1 J RegWrite $end
$var wire 32 K PC_next_MEM [31:0] $end
$var wire 32 L PC_next_IF [31:0] $end
$var wire 32 M PC_next_ID [31:0] $end
$var wire 32 N PC_next_EX [31:0] $end
$var wire 32 O PC_next [31:0] $end
$var wire 32 P PC_MEM [31:0] $end
$var wire 32 Q PC_IF [31:0] $end
$var wire 32 R PC_ID [31:0] $end
$var wire 32 S PC_EX [31:0] $end
$var wire 32 T PC_Branch [31:0] $end
$var wire 32 U PC_ALU_Sum_EX [31:0] $end
$var wire 32 V PC_ALU_Sum [31:0] $end
$var wire 1 W PCWriteEN $end
$var wire 1 X PCSrc_EX $end
$var wire 1 Y PCSrc $end
$var wire 32 Z PCPlus4 [31:0] $end
$var wire 32 [ PC [31:0] $end
$var wire 1 \ NOP $end
$var wire 2 ] Mem_Con_ID [1:0] $end
$var wire 2 ^ Mem_Con_EX [1:0] $end
$var wire 1 _ MemWriteHZ $end
$var wire 1 ` MemWrite $end
$var wire 1 a MemReadHZ $end
$var wire 32 b MemReadData_MEM [31:0] $end
$var wire 32 c MemReadData [31:0] $end
$var wire 1 d MemRead $end
$var wire 1 e Jump_ID $end
$var wire 1 f JumpReg_ID $end
$var wire 1 g JumpRegHZ $end
$var wire 1 h JumpReg $end
$var wire 1 i JumpHZ $end
$var wire 1 j Jump $end
$var wire 3 k ImmType_ID [2:0] $end
$var wire 3 l ImmTypeHZ [2:0] $end
$var wire 3 m ImmType [2:0] $end
$var wire 32 n ImmExt_ID [31:0] $end
$var wire 32 o ImmExt [31:0] $end
$var wire 1 p IF_ID_WriteEN $end
$var wire 2 q ForwardB [1:0] $end
$var wire 2 r ForwardA [1:0] $end
$var wire 1 s Flush $end
$var wire 1 t Carry $end
$var wire 1 u Branch_ID $end
$var wire 1 v Branch_EX $end
$var wire 1 w BranchHZ $end
$var wire 1 x Branch $end
$var wire 1 y B_Zero_ID $end
$var wire 1 z B_Zero $end
$var wire 32 { ALUresult_MEM [31:0] $end
$var wire 32 | ALUresult_EX [31:0] $end
$var wire 32 } ALUresult [31:0] $end
$var wire 1 ~ ALUSrc_ID $end
$var wire 1 !" ALUSrcHZ $end
$var wire 1 "" ALUSrc $end
$var wire 5 #" ALUControl_ID [4:0] $end
$var wire 5 $" ALUControlHZ [4:0] $end
$var wire 5 %" ALUControl [4:0] $end
$scope module ALU $end
$var wire 1 t Carry $end
$var wire 32 &" add_sub_in_b [31:0] $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 33 '" sub [32:0] $end
$var wire 5 (" shamt [4:0] $end
$var wire 33 )" rem_nxt [32:0] $end
$var wire 32 *" rdB [31:0] $end
$var wire 32 +" rdA [31:0] $end
$var wire 1 ," is_sub $end
$var wire 32 -" add_sub_res [31:0] $end
$var wire 1 ? Zero $end
$var wire 5 ." ALUControl [4:0] $end
$var parameter 3 /" ADDS $end
$var parameter 3 0" DONE $end
$var parameter 3 1" FNSH $end
$var parameter 3 2" IDLE $end
$var parameter 3 3" RUN $end
$var parameter 3 4" SHFT $end
$var parameter 32 5" bits $end
$var reg 32 6" ALUresult [31:0] $end
$var reg 1 7" Cout $end
$var reg 32 8" a_reg [31:0] $end
$var reg 1 9" a_sign $end
$var reg 32 :" b_reg [31:0] $end
$var reg 1 6 div_done $end
$var reg 6 ;" k [5:0] $end
$var reg 1 <" mul_carry $end
$var reg 1 . mul_done $end
$var reg 64 =" mul_result [63:0] $end
$var reg 1 >" start_div $end
$var reg 1 ?" start_mul $end
$var reg 3 @" state [2:0] $end
$var reg 1 A" temp_sign $end
$upscope $end
$scope module Control_Unit $end
$var wire 3 B" funct3 [2:0] $end
$var wire 7 C" funct7 [6:0] $end
$var wire 7 D" opcode [6:0] $end
$var wire 1 " rst $end
$var wire 5 E" r_type_ALUControl [4:0] $end
$var reg 5 F" ALUControl [4:0] $end
$var reg 1 "" ALUSrc $end
$var reg 1 z B_Zero $end
$var reg 1 x Branch $end
$var reg 3 G" ImmType [2:0] $end
$var reg 1 j Jump $end
$var reg 1 h JumpReg $end
$var reg 1 d MemRead $end
$var reg 1 ` MemWrite $end
$var reg 1 J RegWrite $end
$var reg 2 H" ResultSrc [1:0] $end
$var reg 2 I" isPC_select [1:0] $end
$scope module r_type_alu_ctrl_inst $end
$var wire 3 J" funct3 [2:0] $end
$var wire 7 K" funct7 [6:0] $end
$var reg 5 L" ALUControl [4:0] $end
$upscope $end
$upscope $end
$scope module Ctrl_Mux $end
$var wire 5 M" ALUControl [4:0] $end
$var wire 1 "" ALUSrc $end
$var wire 1 x Branch $end
$var wire 3 N" ImmType [2:0] $end
$var wire 1 j Jump $end
$var wire 1 h JumpReg $end
$var wire 1 d MemRead $end
$var wire 1 ` MemWrite $end
$var wire 1 J RegWrite $end
$var wire 2 O" ResultSrc [1:0] $end
$var wire 1 \ sel $end
$var wire 2 P" ResultSrcHZ [1:0] $end
$var wire 1 I RegWriteHZ $end
$var wire 1 _ MemWriteHZ $end
$var wire 1 a MemReadHZ $end
$var wire 1 g JumpRegHZ $end
$var wire 1 i JumpHZ $end
$var wire 3 Q" ImmTypeHZ [2:0] $end
$var wire 1 w BranchHZ $end
$var wire 1 !" ALUSrcHZ $end
$var wire 5 R" ALUControlHZ [4:0] $end
$upscope $end
$scope module Data_Memory $end
$var wire 1 S" MemRead $end
$var wire 1 T" MemWrite $end
$var wire 1 ! clk $end
$var wire 32 U" MemWriteData [31:0] $end
$var wire 32 V" MemReadData [31:0] $end
$var wire 32 W" ALUresult [31:0] $end
$upscope $end
$scope module Decomp_Mux $end
$var wire 2 X" instr [1:0] $end
$var wire 1 / is_compressed $end
$upscope $end
$scope module Decompressor $end
$var wire 16 Y" c_instr [15:0] $end
$var wire 5 Z" rs2_prime [4:0] $end
$var wire 5 [" rs2 [4:0] $end
$var wire 5 \" rs1_prime [4:0] $end
$var wire 5 ]" rs1 [4:0] $end
$var wire 5 ^" rd_prime [4:0] $end
$var wire 5 _" rd [4:0] $end
$var wire 2 `" op [1:0] $end
$var wire 3 a" funct3 [2:0] $end
$var parameter 7 b" OPCODE_AUIPC $end
$var parameter 7 c" OPCODE_BRANCH $end
$var parameter 7 d" OPCODE_JAL $end
$var parameter 7 e" OPCODE_JALR $end
$var parameter 7 f" OPCODE_LOAD $end
$var parameter 7 g" OPCODE_LUI $end
$var parameter 7 h" OPCODE_OP $end
$var parameter 7 i" OPCODE_OP_IMM $end
$var parameter 7 j" OPCODE_STORE $end
$var reg 3 k" final_funct3 [2:0] $end
$var reg 7 l" final_funct7 [6:0] $end
$var reg 7 m" final_opcode [6:0] $end
$var reg 5 n" final_rd [4:0] $end
$var reg 5 o" final_rs1 [4:0] $end
$var reg 5 p" final_rs2 [4:0] $end
$var reg 32 q" imm32 [31:0] $end
$var reg 32 r" r_instr [31:0] $end
$upscope $end
$scope module EXMEM $end
$var wire 32 s" ALUresult [31:0] $end
$var wire 1 Y PCSrc $end
$var wire 1 ? Zero $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 # stall $end
$var wire 5 t" rd_ID_EX [4:0] $end
$var wire 32 u" data2 [31:0] $end
$var wire 2 v" ResultSrc [1:0] $end
$var wire 1 G RegWrite $end
$var wire 32 w" PC_next_ID [31:0] $end
$var wire 32 x" PC_ALU_Sum [31:0] $end
$var wire 32 y" PC [31:0] $end
$var wire 2 z" Mem_Con [1:0] $end
$var wire 1 u Branch $end
$var reg 32 {" ALUresult_EX [31:0] $end
$var reg 1 v Branch_EX $end
$var reg 2 |" Mem_Con_EX [1:0] $end
$var reg 1 X PCSrc_EX $end
$var reg 32 }" PC_ALU_Sum_EX [31:0] $end
$var reg 32 ~" PC_EX [31:0] $end
$var reg 32 !# PC_next_EX [31:0] $end
$var reg 1 H RegWrite_EX $end
$var reg 2 "# ResultSrc_EX [1:0] $end
$var reg 1 > Zero_EX $end
$var reg 32 ## data2_EX [31:0] $end
$var reg 5 $# rd_ID_EX_EX [4:0] $end
$upscope $end
$scope module FB $end
$var wire 1 H EX_MEM_RegWrite $end
$var wire 5 %# EX_MEM_rd [4:0] $end
$var wire 5 &# MEM_WB_rd [4:0] $end
$var wire 1 F MEM_WB_RegWrite $end
$var wire 5 '# ID_EX_rs2 [4:0] $end
$var wire 5 (# ID_EX_rs1 [4:0] $end
$var wire 2 )# ForwardB [1:0] $end
$var wire 2 *# ForwardA [1:0] $end
$upscope $end
$scope module ForwA_mux $end
$var wire 32 +# C [31:0] $end
$var wire 2 ,# sel [1:0] $end
$var wire 32 -# Out [31:0] $end
$var wire 32 .# B [31:0] $end
$var wire 32 /# A [31:0] $end
$upscope $end
$scope module ForwB_mux $end
$var wire 32 0# C [31:0] $end
$var wire 2 1# sel [1:0] $end
$var wire 32 2# Out [31:0] $end
$var wire 32 3# B [31:0] $end
$var wire 32 4# A [31:0] $end
$upscope $end
$scope module Haz_Det $end
$var wire 1 5# Branch $end
$var wire 1 6# ID_EX_MemRead $end
$var wire 5 7# IF_ID_rs1 [4:0] $end
$var wire 5 8# IF_ID_rs2 [4:0] $end
$var wire 1 f JumpReg $end
$var wire 1 e Jump $end
$var wire 5 9# ID_EX_rd [4:0] $end
$var reg 1 s Flush $end
$var reg 1 p IF_ID_WriteEN $end
$var reg 1 \ NOP $end
$var reg 1 W PCWriteEN $end
$upscope $end
$scope module IDEX $end
$var wire 5 :# ALUControlHZ [4:0] $end
$var wire 1 !" ALUSrc $end
$var wire 1 z B_Zero $end
$var wire 1 w BranchHZ $end
$var wire 1 s Flush $end
$var wire 3 ;# ImmTypeHZ [2:0] $end
$var wire 1 i JumpHZ $end
$var wire 1 g JumpRegHZ $end
$var wire 2 <# Mem_Con [1:0] $end
$var wire 1 I RegWrite $end
$var wire 2 =# ResultSrcHZ [1:0] $end
$var wire 1 ! clk $end
$var wire 32 ># data1 [31:0] $end
$var wire 32 ?# data2 [31:0] $end
$var wire 32 @# instruction [31:0] $end
$var wire 2 A# isPC_select [1:0] $end
$var wire 5 B# rd [4:0] $end
$var wire 5 C# rs1 [4:0] $end
$var wire 5 D# rs2 [4:0] $end
$var wire 1 " rst $end
$var wire 1 # stall $end
$var wire 32 E# PC_next_IF [31:0] $end
$var wire 32 F# PC [31:0] $end
$var wire 32 G# ImmExt [31:0] $end
$var reg 5 H# ALUControl_ID [4:0] $end
$var reg 1 ~ ALUSrc_ID $end
$var reg 1 y B_Zero_ID $end
$var reg 1 u Branch_ID $end
$var reg 32 I# ImmExt_ID [31:0] $end
$var reg 3 J# ImmType_ID [2:0] $end
$var reg 1 f JumpReg_ID $end
$var reg 1 e Jump_ID $end
$var reg 2 K# Mem_Con_ID [1:0] $end
$var reg 32 L# PC_ID [31:0] $end
$var reg 32 M# PC_next_ID [31:0] $end
$var reg 1 G RegWrite_ID $end
$var reg 2 N# ResultSrc_ID [1:0] $end
$var reg 32 O# data1_ID [31:0] $end
$var reg 32 P# data2_ID [31:0] $end
$var reg 32 Q# instruction_ID [31:0] $end
$var reg 2 R# isPC_select_ID [1:0] $end
$var reg 5 S# rd_ID [4:0] $end
$var reg 5 T# rs1_ID [4:0] $end
$var reg 5 U# rs2_ID [4:0] $end
$upscope $end
$scope module IFID $end
$var wire 1 s Flush $end
$var wire 1 V# IF_ID_WriteEN $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 W# instruction [31:0] $end
$var wire 32 X# PC_next [31:0] $end
$var wire 32 Y# PC [31:0] $end
$var reg 32 Z# PC_IF [31:0] $end
$var reg 32 [# PC_next_IF [31:0] $end
$var reg 32 \# instruction_IF [31:0] $end
$upscope $end
$scope module Imm0 $end
$var wire 3 ]# ImmType [2:0] $end
$var wire 32 ^# instruction [31:0] $end
$var wire 20 _# u_imm [19:0] $end
$var wire 12 `# s_imm [11:0] $end
$var wire 20 a# j_imm [19:0] $end
$var wire 12 b# i_imm [11:0] $end
$var wire 13 c# b_imm [12:0] $end
$var reg 32 d# ImmExt [31:0] $end
$upscope $end
$scope module Inst_Mem $end
$var wire 1 " rst $end
$var wire 32 e# instruction [31:0] $end
$var wire 32 f# PC [31:0] $end
$upscope $end
$scope module MEMWB $end
$var wire 32 g# ALUresult [31:0] $end
$var wire 32 h# MemReadData [31:0] $end
$var wire 32 i# PC [31:0] $end
$var wire 32 j# PC_next_EX [31:0] $end
$var wire 1 H RegWrite $end
$var wire 2 k# ResultSrc [1:0] $end
$var wire 1 ! clk $end
$var wire 5 l# rd_EXMEM [4:0] $end
$var wire 1 " rst $end
$var wire 1 # stall $end
$var reg 32 m# ALUresult_MEM [31:0] $end
$var reg 32 n# MemReadData_MEM [31:0] $end
$var reg 32 o# PC_MEM [31:0] $end
$var reg 32 p# PC_next_MEM [31:0] $end
$var reg 1 F RegWrite_MEM $end
$var reg 2 q# ResultSrc_MEM [1:0] $end
$var reg 5 r# rd_EXMEM_MEM [4:0] $end
$upscope $end
$scope module MUX_PC_Data $end
$var wire 32 s# A [31:0] $end
$var wire 32 t# B [31:0] $end
$var wire 32 u# C [31:0] $end
$var wire 32 v# D [31:0] $end
$var wire 2 w# sel [1:0] $end
$var wire 32 x# Result [31:0] $end
$upscope $end
$scope module MultiPC $end
$var wire 1 Y sel $end
$var wire 32 y# Out [31:0] $end
$var wire 32 z# B [31:0] $end
$var wire 32 {# A [31:0] $end
$upscope $end
$scope module Multiplex_ALU $end
$var wire 32 |# A [31:0] $end
$var wire 32 }# B [31:0] $end
$var wire 1 ~ sel $end
$var wire 32 ~# Out [31:0] $end
$upscope $end
$scope module Multiplex_jump_branch $end
$var wire 32 !$ B [31:0] $end
$var wire 1 f sel $end
$var wire 32 "$ Out [31:0] $end
$var wire 32 #$ A [31:0] $end
$upscope $end
$scope module PC0 $end
$var wire 1 $$ PCWrite $end
$var wire 32 %$ PC_next [31:0] $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var reg 32 &$ PC [31:0] $end
$upscope $end
$scope module PC_ALU_Adder0 $end
$var wire 32 '$ A [31:0] $end
$var wire 32 ($ B [31:0] $end
$var wire 32 )$ Sum [31:0] $end
$upscope $end
$scope module PCplus4 $end
$var wire 32 *$ PC [31:0] $end
$var wire 1 " rst $end
$var wire 32 +$ PCPlus4 [31:0] $end
$upscope $end
$scope module Register $end
$var wire 1 F RegWrite $end
$var wire 1 ! clk $end
$var wire 5 ,$ rs1 [4:0] $end
$var wire 5 -$ rs2 [4:0] $end
$var wire 1 " rst $end
$var wire 5 .$ w_add [4:0] $end
$var wire 32 /$ data2 [31:0] $end
$var wire 32 0$ data1 [31:0] $end
$var wire 32 1$ RegWriteData [31:0] $end
$upscope $end
$scope module compressed_multiplex $end
$var wire 32 2$ A [31:0] $end
$var wire 32 3$ B [31:0] $end
$var wire 1 / sel $end
$var wire 32 4$ Out [31:0] $end
$upscope $end
$scope module mult_div_stall $end
$var wire 1 5$ ALUControl_5 $end
$var wire 1 6 div_done $end
$var wire 1 . mul_done $end
$var wire 1 " rst $end
$var wire 1 # stall $end
$upscope $end
$scope module multipplex_result0 $end
$var wire 32 6$ A [31:0] $end
$var wire 32 7$ B [31:0] $end
$var wire 32 8$ C [31:0] $end
$var wire 32 9$ D [31:0] $end
$var wire 2 :$ sel [1:0] $end
$var wire 32 ;$ Result [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100011 j"
b10011 i"
b110011 h"
b110111 g"
b11 f"
b1100111 e"
b1101111 d"
b1100011 c"
b10111 b"
b100000 5"
b10 4"
b100 3"
b0 2"
b101 1"
b11 0"
b1 /"
$end
#0
$dumpvars
b0 ;$
b0 :$
b0 9$
b0 8$
b0 7$
b0 6$
05$
b10000010000010011 4$
b10000010000010011 3$
b0 2$
b0 1$
b0 0$
b0 /$
b0 .$
b0 -$
b0 ,$
b0 +$
b0 *$
b0 )$
b0 ($
b0 '$
b0 &$
b0 %$
1$$
b0 #$
b0 "$
b0 !$
b0 ~#
b0 }#
b0 |#
b0 {#
b0 z#
b0 y#
b0 x#
b0 w#
b0 v#
b0 u#
b0 t#
b0 s#
b0 r#
b0 q#
b0 p#
b0 o#
b0 n#
b0 m#
b0 l#
b0 k#
b0 j#
b0 i#
b0 h#
b0 g#
b0 f#
b0 e#
b0 d#
b0 c#
b0 b#
b0 a#
b0 `#
b0 _#
b0 ^#
b0 ]#
b0 \#
b0 [#
b0 Z#
b0 Y#
b0 X#
b10000010000010011 W#
1V#
b0 U#
b0 T#
b0 S#
b0 R#
b0 Q#
b0 P#
b0 O#
b0 N#
b0 M#
b0 L#
b0 K#
b0 J#
b0 I#
b0 H#
b0 G#
b0 F#
b0 E#
b0 D#
b0 C#
b0 B#
b0 A#
b0 @#
b0 ?#
b0 >#
b0 =#
b0 <#
b0 ;#
b0 :#
b0 9#
b0 8#
b0 7#
06#
05#
b0 4#
b0 3#
b0 2#
b0 1#
b0 0#
b0 /#
b0 .#
b0 -#
b0 ,#
b0 +#
b0 *#
b0 )#
b0 (#
b0 '#
b0 &#
b0 %#
b0 $#
b0 ##
b0 "#
b0 !#
b0 ~"
b0 }"
b0 |"
b0 {"
b0 z"
b0 y"
b0 x"
b0 w"
b0 v"
b0 u"
b0 t"
b0 s"
b10000010000010011 r"
b0 q"
b0 p"
b10 o"
b1000 n"
b10011 m"
b0 l"
b0 k"
b0 a"
b0 `"
b0 _"
b1000 ^"
b0 ]"
b1000 \"
b0 ["
b1000 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
0T"
0S"
b0 R"
b0 Q"
b0 P"
b0 O"
b0 N"
b0 M"
b0 L"
b0 K"
b0 J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
0A"
b0 @"
x?"
x>"
b0 ="
0<"
b0 ;"
b0 :"
09"
b0 8"
07"
b0 6"
b0 ."
b0 -"
0,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
0""
0!"
0~
b0 }
b0 |
b0 {
0z
0y
0x
0w
0v
0u
0t
0s
b0 r
b0 q
1p
b0 o
b0 n
b0 m
b0 l
b0 k
0j
0i
0h
0g
0f
0e
0d
b0 c
b0 b
0a
0`
0_
b0 ^
b0 ]
0\
b0 [
b0 Z
0Y
0X
1W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
0J
0I
0H
0G
0F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
1?
0>
b10000010000010011 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
06
b0 5
b10000010000010011 4
b0 3
b0 2
b0 1
b0 0
1/
0.
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
0#
0"
1!
$end
#2
b10100000000000100010011 4
b10100000000000100010011 W#
b10100000000000100010011 4$
0/
b0 =
b0 r"
b0 3$
b0 m"
b0 n"
b0 o"
b11 `"
b10 _"
b10 ]"
b100 ["
b1100 ^"
b1010 \"
b1100 Z"
b11 X"
b100010011 Y"
b100 O
b100 X#
b100 y#
b100 %$
b10100000000000100010011 5
b10100000000000100010011 e#
b10100000000000100010011 2$
b100 Z
b100 {#
b100 +$
1"
#5
0!
#10
1!"
1I
b1 _"
b1 ]"
b1001 \"
bx 9
bx ?#
b1000000000000010010011 4
b1000000000000010010011 W#
b1000000000000010010011 4$
b10010011 Y"
b101 o
b101 G#
b101 d#
bx &
bx /$
1""
1J
b1000 O
b1000 X#
b1000 y#
b1000 %$
b1000000000000010010011 5
b1000000000000010010011 e#
b1000000000000010010011 2$
b101 b#
b10 `#
b10 c#
b10100000000 _#
b10000000010 a#
b101 8#
b10 B#
b101 D#
b101 -$
b10011 D"
b1000 Z
b1000 {#
b1000 +$
1>
b100 L
b100 E#
b100 [#
b10100000000000100010011 @#
b10100000000000100010011 2
b10100000000000100010011 \#
b10100000000000100010011 ^#
b100 [
b100 Y#
b100 f#
b100 &$
b100 *$
1!
#15
0!
#20
b11 _"
b11 ]"
b1100 ["
b1011 \"
b100010000000110110011 4
b100010000000110110011 W#
b100010000000110110011 4$
b110110011 Y"
0?
b101 }
b101 6"
b101 s"
b101 !$
b1100 O
b1100 X#
b1100 y#
b1100 %$
b100010000000110110011 5
b100010000000110110011 e#
b100010000000110110011 2$
b10 o
b10 G#
b10 d#
b101 ("
b101 -"
b101 &"
b1100 Z
b1100 {#
b1100 +$
b10 b#
b1 `#
b100000000000 c#
b1000000000 _#
b1 a#
b10 8#
b1 B#
b10 D#
b10 -$
b101 ,
b101 *"
b101 ~#
bx +
bx u"
bx 2#
bx |#
b101 V
b101 x"
b101 z#
b101 "$
b1000 [
b1000 Y#
b1000 f#
b1000 &$
b1000 *$
b1000 L
b1000 E#
b1000 [#
b100 Q
b100 F#
b100 Z#
b1000000000000010010011 @#
b1000000000000010010011 2
b1000000000000010010011 \#
b1000000000000010010011 ^#
b100 M
b100 w"
b100 M#
b10 )
b10 t"
b10 9#
b10 S#
1~
b101 $
b101 '#
b101 U#
1G
bx 7
bx 4#
bx P#
b101 T
b101 #$
b101 )$
b101 n
b101 I#
b101 }#
b101 ($
b10100000000000100010011 3
b10100000000000100010011 Q#
1!
#25
0!
#30
b101 +
b101 u"
b101 2#
b101 |#
0!"
x/
bx `"
bx a"
bx _"
bx ]"
bx ["
b1xxx ^"
b1xxx \"
b1xxx Z"
b10 q
b10 )#
b10 1#
bx <
bx >#
bx 4
bx W#
bx 4$
bx X"
bx Y"
b10 ("
b10 -"
b10 &"
0?
b10 }
b10 6"
b10 s"
b10 !$
b1 o
b1 G#
b1 d#
bx '
bx 0$
0""
b10000 O
b10000 X#
b10000 y#
b10000 %$
bx 5
bx e#
bx 2$
b10 ,
b10 *"
b10 ~#
b110 V
b110 x"
b110 z#
b110 "$
b1 b#
b11 `#
b100000000010 c#
b100010000 _#
b1000010000000000 a#
b1 8#
b10 7#
b11 B#
b1 D#
b10 C#
b1 -$
b10 ,$
b110011 D"
b10000 Z
b10000 {#
b10000 +$
b100 N
b100 !#
b100 j#
1H
b101 U
b101 }"
0>
b101 |
b101 W"
b101 {"
b101 +#
b101 0#
b101 g#
bx 8
bx U"
bx ##
b10 (
b10 $#
b10 %#
b10 l#
b1000 M
b1000 w"
b1000 M#
b1 )
b1 t"
b1 9#
b1 S#
b10 $
b10 '#
b10 U#
b100 R
b100 y"
b100 L#
b100 t#
b100 '$
b110 T
b110 #$
b110 )$
b10 n
b10 I#
b10 }#
b10 ($
b1000000000000010010011 3
b1000000000000010010011 Q#
b1100 L
b1100 E#
b1100 [#
b1000 Q
b1000 F#
b1000 Z#
b100010000000110110011 @#
b100010000000110110011 2
b100010000000110110011 \#
b100010000000110110011 ^#
b1100 [
b1100 Y#
b1100 f#
b1100 &$
b1100 *$
1!
#35
0!
#40
0I
b1 r
b1 *#
b1 ,#
b10100 O
b10100 X#
b10100 y#
b10100 %$
bx o
bx G#
bx d#
0J
b101 -
b101 +"
b101 x#
b10 ("
b111 -"
b10 &"
0?
b111 }
b111 6"
b111 s"
b111 !$
b10 +
b10 u"
b10 2#
b10 |#
bx <
bx >#
b10100 Z
b10100 {#
b10100 +$
bx b#
bx `#
bx0 c#
bx _#
bx a#
bx 8#
bx 7#
bx B#
bx D#
bx C#
bx -$
bx ,$
bx C"
bx K"
bx B"
bx J"
bx D"
b101 :
b101 -#
b101 s#
b10 ,
b10 *"
b10 ~#
b1001 V
b1001 x"
b1001 z#
b1001 "$
b101 E
b101 .#
b101 3#
b101 1$
b101 ;$
b10000 [
b10000 Y#
b10000 f#
b10000 &$
b10000 *$
b10000 L
b10000 E#
b10000 [#
b1100 Q
b1100 F#
b1100 Z#
bx @#
bx 2
bx \#
bx ^#
b1100 M
b1100 w"
b1100 M#
b11 )
b11 t"
b11 9#
b11 S#
0~
b10 %
b10 (#
b10 T#
b1 $
b1 '#
b1 U#
b1000 R
b1000 y"
b1000 L#
b1000 t#
b1000 '$
bx ;
bx /#
bx O#
b1001 T
b1001 #$
b1001 )$
b1 n
b1 I#
b1 }#
b1 ($
b100010000000110110011 3
b100010000000110110011 Q#
b1000 N
b1000 !#
b1000 j#
b100 S
b100 ~"
b100 i#
b110 U
b110 }"
b10 |
b10 W"
b10 {"
b10 +#
b10 0#
b10 g#
b101 8
b101 U"
b101 ##
b1 (
b1 $#
b1 %#
b1 l#
b100 K
b100 p#
b100 8$
1F
b101 {
b101 m#
b101 6$
b10 *
b10 &#
b10 r#
b10 .$
1!
#45
0!
#50
bx ("
bx &"
x?
bx }
bx 6"
bx s"
bx !$
bx -"
bx -
bx +"
bx x#
bx ,
bx *"
bx ~#
bx :
bx -#
bx s#
bx +
bx u"
bx 2#
bx |#
bx r
bx *#
bx ,#
bx q
bx )#
bx 1#
b11000 O
b11000 X#
b11000 y#
b11000 %$
b10 E
b10 .#
b10 3#
b10 1$
b10 ;$
bx V
bx x"
bx z#
bx "$
b11000 Z
b11000 {#
b11000 +$
b1000 K
b1000 p#
b1000 8$
b100 P
b100 o#
b10 {
b10 m#
b10 6$
b1 *
b1 &#
b1 r#
b1 .$
b1100 N
b1100 !#
b1100 j#
b1000 S
b1000 ~"
b1000 i#
b1001 U
b1001 }"
b111 |
b111 W"
b111 {"
b111 +#
b111 0#
b111 g#
b10 8
b10 U"
b10 ##
b11 (
b11 $#
b11 %#
b11 l#
b10000 M
b10000 w"
b10000 M#
bx )
bx t"
bx 9#
bx S#
bx %
bx (#
bx T#
bx $
bx '#
bx U#
0G
b1100 R
b1100 y"
b1100 L#
b1100 t#
b1100 '$
bx T
bx #$
bx )$
bx n
bx I#
bx }#
bx ($
bx 3
bx Q#
b10100 L
b10100 E#
b10100 [#
b10000 Q
b10000 F#
b10000 Z#
b10100 [
b10100 Y#
b10100 f#
b10100 &$
b10100 *$
1!
#55
0!
#60
b0x r
b0x *#
b0x ,#
b0x q
b0x )#
b0x 1#
b11100 O
b11100 X#
b11100 y#
b11100 %$
b11100 Z
b11100 {#
b11100 +$
b111 E
b111 .#
b111 3#
b111 1$
b111 ;$
b11000 [
b11000 Y#
b11000 f#
b11000 &$
b11000 *$
b11000 L
b11000 E#
b11000 [#
b10100 Q
b10100 F#
b10100 Z#
b10100 M
b10100 w"
b10100 M#
b10000 R
b10000 y"
b10000 L#
b10000 t#
b10000 '$
b10000 N
b10000 !#
b10000 j#
b1100 S
b1100 ~"
b1100 i#
0H
bx U
bx }"
x>
bx |
bx W"
bx {"
bx +#
bx 0#
bx g#
bx 8
bx U"
bx ##
bx (
bx $#
bx %#
bx l#
b1100 K
b1100 p#
b1100 8$
b1000 P
b1000 o#
b111 {
b111 m#
b111 6$
b11 *
b11 &#
b11 r#
b11 .$
1!
#65
0!
#70
b0 q
b0 )#
b0 1#
b0 r
b0 *#
b0 ,#
b100000 O
b100000 X#
b100000 y#
b100000 %$
bx E
bx .#
bx 3#
bx 1$
bx ;$
b100000 Z
b100000 {#
b100000 +$
b10000 K
b10000 p#
b10000 8$
b1100 P
b1100 o#
0F
bx {
bx m#
bx 6$
bx *
bx &#
bx r#
bx .$
b10100 N
b10100 !#
b10100 j#
b10000 S
b10000 ~"
b10000 i#
b11000 M
b11000 w"
b11000 M#
b10100 R
b10100 y"
b10100 L#
b10100 t#
b10100 '$
b11100 L
b11100 E#
b11100 [#
b11000 Q
b11000 F#
b11000 Z#
b11100 [
b11100 Y#
b11100 f#
b11100 &$
b11100 *$
1!
#75
0!
#80
b100100 O
b100100 X#
b100100 y#
b100100 %$
b100100 Z
b100100 {#
b100100 +$
b100000 [
b100000 Y#
b100000 f#
b100000 &$
b100000 *$
b100000 L
b100000 E#
b100000 [#
b11100 Q
b11100 F#
b11100 Z#
b11100 M
b11100 w"
b11100 M#
b11000 R
b11000 y"
b11000 L#
b11000 t#
b11000 '$
b11000 N
b11000 !#
b11000 j#
b10100 S
b10100 ~"
b10100 i#
b10100 K
b10100 p#
b10100 8$
b10000 P
b10000 o#
1!
#85
0!
#90
b101000 O
b101000 X#
b101000 y#
b101000 %$
b101000 Z
b101000 {#
b101000 +$
b11000 K
b11000 p#
b11000 8$
b10100 P
b10100 o#
b11100 N
b11100 !#
b11100 j#
b11000 S
b11000 ~"
b11000 i#
b100000 M
b100000 w"
b100000 M#
b11100 R
b11100 y"
b11100 L#
b11100 t#
b11100 '$
b100100 L
b100100 E#
b100100 [#
b100000 Q
b100000 F#
b100000 Z#
b100100 [
b100100 Y#
b100100 f#
b100100 &$
b100100 *$
1!
#95
0!
#100
b101100 O
b101100 X#
b101100 y#
b101100 %$
b101100 Z
b101100 {#
b101100 +$
b101000 [
b101000 Y#
b101000 f#
b101000 &$
b101000 *$
b101000 L
b101000 E#
b101000 [#
b100100 Q
b100100 F#
b100100 Z#
b100100 M
b100100 w"
b100100 M#
b100000 R
b100000 y"
b100000 L#
b100000 t#
b100000 '$
b100000 N
b100000 !#
b100000 j#
b11100 S
b11100 ~"
b11100 i#
b11100 K
b11100 p#
b11100 8$
b11000 P
b11000 o#
1!
#105
0!
#110
b110000 O
b110000 X#
b110000 y#
b110000 %$
b110000 Z
b110000 {#
b110000 +$
b100000 K
b100000 p#
b100000 8$
b11100 P
b11100 o#
b100100 N
b100100 !#
b100100 j#
b100000 S
b100000 ~"
b100000 i#
b101000 M
b101000 w"
b101000 M#
b100100 R
b100100 y"
b100100 L#
b100100 t#
b100100 '$
b101100 L
b101100 E#
b101100 [#
b101000 Q
b101000 F#
b101000 Z#
b101100 [
b101100 Y#
b101100 f#
b101100 &$
b101100 *$
1!
#115
0!
#120
b110100 O
b110100 X#
b110100 y#
b110100 %$
b110100 Z
b110100 {#
b110100 +$
b110000 [
b110000 Y#
b110000 f#
b110000 &$
b110000 *$
b110000 L
b110000 E#
b110000 [#
b101100 Q
b101100 F#
b101100 Z#
b101100 M
b101100 w"
b101100 M#
b101000 R
b101000 y"
b101000 L#
b101000 t#
b101000 '$
b101000 N
b101000 !#
b101000 j#
b100100 S
b100100 ~"
b100100 i#
b100100 K
b100100 p#
b100100 8$
b100000 P
b100000 o#
1!
#125
0!
#130
b111000 O
b111000 X#
b111000 y#
b111000 %$
b111000 Z
b111000 {#
b111000 +$
b101000 K
b101000 p#
b101000 8$
b100100 P
b100100 o#
b101100 N
b101100 !#
b101100 j#
b101000 S
b101000 ~"
b101000 i#
b110000 M
b110000 w"
b110000 M#
b101100 R
b101100 y"
b101100 L#
b101100 t#
b101100 '$
b110100 L
b110100 E#
b110100 [#
b110000 Q
b110000 F#
b110000 Z#
b110100 [
b110100 Y#
b110100 f#
b110100 &$
b110100 *$
1!
#135
0!
#140
b111100 O
b111100 X#
b111100 y#
b111100 %$
b111100 Z
b111100 {#
b111100 +$
b111000 [
b111000 Y#
b111000 f#
b111000 &$
b111000 *$
b111000 L
b111000 E#
b111000 [#
b110100 Q
b110100 F#
b110100 Z#
b110100 M
b110100 w"
b110100 M#
b110000 R
b110000 y"
b110000 L#
b110000 t#
b110000 '$
b110000 N
b110000 !#
b110000 j#
b101100 S
b101100 ~"
b101100 i#
b101100 K
b101100 p#
b101100 8$
b101000 P
b101000 o#
1!
#145
0!
#150
b1000000 O
b1000000 X#
b1000000 y#
b1000000 %$
b1000000 Z
b1000000 {#
b1000000 +$
b110000 K
b110000 p#
b110000 8$
b101100 P
b101100 o#
b110100 N
b110100 !#
b110100 j#
b110000 S
b110000 ~"
b110000 i#
b111000 M
b111000 w"
b111000 M#
b110100 R
b110100 y"
b110100 L#
b110100 t#
b110100 '$
b111100 L
b111100 E#
b111100 [#
b111000 Q
b111000 F#
b111000 Z#
b111100 [
b111100 Y#
b111100 f#
b111100 &$
b111100 *$
1!
#155
0!
#160
b1000100 O
b1000100 X#
b1000100 y#
b1000100 %$
b1000100 Z
b1000100 {#
b1000100 +$
b1000000 [
b1000000 Y#
b1000000 f#
b1000000 &$
b1000000 *$
b1000000 L
b1000000 E#
b1000000 [#
b111100 Q
b111100 F#
b111100 Z#
b111100 M
b111100 w"
b111100 M#
b111000 R
b111000 y"
b111000 L#
b111000 t#
b111000 '$
b111000 N
b111000 !#
b111000 j#
b110100 S
b110100 ~"
b110100 i#
b110100 K
b110100 p#
b110100 8$
b110000 P
b110000 o#
1!
#165
0!
#170
b1001000 O
b1001000 X#
b1001000 y#
b1001000 %$
b1001000 Z
b1001000 {#
b1001000 +$
b111000 K
b111000 p#
b111000 8$
b110100 P
b110100 o#
b111100 N
b111100 !#
b111100 j#
b111000 S
b111000 ~"
b111000 i#
b1000000 M
b1000000 w"
b1000000 M#
b111100 R
b111100 y"
b111100 L#
b111100 t#
b111100 '$
b1000100 L
b1000100 E#
b1000100 [#
b1000000 Q
b1000000 F#
b1000000 Z#
b1000100 [
b1000100 Y#
b1000100 f#
b1000100 &$
b1000100 *$
1!
#175
0!
#180
b1001100 O
b1001100 X#
b1001100 y#
b1001100 %$
b1001100 Z
b1001100 {#
b1001100 +$
b1001000 [
b1001000 Y#
b1001000 f#
b1001000 &$
b1001000 *$
b1001000 L
b1001000 E#
b1001000 [#
b1000100 Q
b1000100 F#
b1000100 Z#
b1000100 M
b1000100 w"
b1000100 M#
b1000000 R
b1000000 y"
b1000000 L#
b1000000 t#
b1000000 '$
b1000000 N
b1000000 !#
b1000000 j#
b111100 S
b111100 ~"
b111100 i#
b111100 K
b111100 p#
b111100 8$
b111000 P
b111000 o#
1!
#185
0!
#190
b1010000 O
b1010000 X#
b1010000 y#
b1010000 %$
b1010000 Z
b1010000 {#
b1010000 +$
b1000000 K
b1000000 p#
b1000000 8$
b111100 P
b111100 o#
b1000100 N
b1000100 !#
b1000100 j#
b1000000 S
b1000000 ~"
b1000000 i#
b1001000 M
b1001000 w"
b1001000 M#
b1000100 R
b1000100 y"
b1000100 L#
b1000100 t#
b1000100 '$
b1001100 L
b1001100 E#
b1001100 [#
b1001000 Q
b1001000 F#
b1001000 Z#
b1001100 [
b1001100 Y#
b1001100 f#
b1001100 &$
b1001100 *$
1!
#195
0!
#200
b1010100 O
b1010100 X#
b1010100 y#
b1010100 %$
b1010100 Z
b1010100 {#
b1010100 +$
b1010000 [
b1010000 Y#
b1010000 f#
b1010000 &$
b1010000 *$
b1010000 L
b1010000 E#
b1010000 [#
b1001100 Q
b1001100 F#
b1001100 Z#
b1001100 M
b1001100 w"
b1001100 M#
b1001000 R
b1001000 y"
b1001000 L#
b1001000 t#
b1001000 '$
b1001000 N
b1001000 !#
b1001000 j#
b1000100 S
b1000100 ~"
b1000100 i#
b1000100 K
b1000100 p#
b1000100 8$
b1000000 P
b1000000 o#
1!
#202
