;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP @121, 106
	CMP @121, 106
	DJN -1, @-20
	DJN -1, @-20
	SPL 0
	SUB @121, 106
	JMZ 30, 9
	SUB #0, -0
	CMP -207, <-120
	SUB 300, 90
	SUB @124, 103
	SUB @121, 103
	SUB @121, 103
	SPL 0, <5
	SPL 20
	SPL 0, <5
	SUB 300, 90
	SUB 300, 90
	SUB 300, 90
	JMN 20, 0
	SUB 300, 90
	MOV -601, <-20
	JMN 20, 0
	SUB @121, 106
	SUB @121, 106
	ADD 200, 0
	SUB 20, 0
	ADD @3, 0
	SUB 200, 0
	SUB @121, 106
	CMP #0, -0
	SUB 0, <9
	CMP #0, -0
	SUB 0, 0
	SUB 0, 0
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-120
	SUB 2, 90
	CMP -207, <-120
	SUB 2, 90
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <402
	MOV -1, <-20
