{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09991,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 9.03467e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000207304,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 2.64091e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000207304,
	"finish__design__instance__count__class:buffer": 7,
	"finish__design__instance__area__class:buffer": 5.586,
	"finish__design__instance__count__class:timing_repair_buffer": 6,
	"finish__design__instance__area__class:timing_repair_buffer": 4.788,
	"finish__design__instance__count__class:inverter": 1,
	"finish__design__instance__area__class:inverter": 0.532,
	"finish__design__instance__count__class:sequential_cell": 1,
	"finish__design__instance__area__class:sequential_cell": 5.054,
	"finish__design__instance__count__class:multi_input_combinational_cell": 5,
	"finish__design__instance__area__class:multi_input_combinational_cell": 3.192,
	"finish__design__instance__count": 20,
	"finish__design__instance__area": 19.152,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.635242,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.906235,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.931125,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 8.94719e-06,
	"finish__power__switching__total": 2.13234e-06,
	"finish__power__leakage__total": 4.44781e-07,
	"finish__power__total": 1.15243e-05,
	"finish__design__io": 13,
	"finish__design__die__area": 6400,
	"finish__design__core__area": 3519.18,
	"finish__design__instance__count": 104,
	"finish__design__instance__area": 41.496,
	"finish__design__instance__count__stdcell": 104,
	"finish__design__instance__area__stdcell": 41.496,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0117914,
	"finish__design__instance__utilization__stdcell": 0.0117914,
	"finish__design__rows": 42,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 42,
	"finish__design__sites": 13230,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 13230,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}