// Seed: 97851258
module module_0 (
    output tri id_0,
    input uwire id_1,
    output supply1 id_2,
    output tri id_3,
    output tri0 id_4,
    output tri id_5,
    id_9,
    input wire id_6,
    output uwire id_7
);
  assign id_0 = id_1;
  assign id_7 = id_1;
  initial if (1) id_0 = 1;
  assign id_7 = -1;
  assign id_4 = 1'b0;
  wire id_10;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    input supply1 id_2,
    output uwire id_3,
    input tri0 id_4,
    input tri id_5,
    input tri1 id_6,
    input tri1 id_7,
    input supply1 id_8,
    input tri id_9
);
  assign id_3 = id_4;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_1,
      id_1,
      id_1,
      id_3,
      id_7,
      id_1
  );
  assign modCall_1.id_3 = 0;
endprogram
