<!DOCTYPE html >
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1190" style="overflow: hidden; position: relative; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	-webkit-transform-origin: top left;
	-moz-transform-origin: top left;
	-o-transform-origin: top left;
	-ms-transform-origin: top left;
	-webkit-transform: scale(0.25);
	-moz-transform: scale(0.25);
	-o-transform: scale(0.25);
	-ms-transform: scale(0.25);
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1190{left:601px;top:1124px;letter-spacing:0.1px;}
#t2_1190{left:69px;top:49px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t3_1190{left:69px;top:1124px;letter-spacing:0.1px;}
#t4_1190{left:110px;top:1124px;letter-spacing:0.1px;}
#t5_1190{left:69px;top:631px;word-spacing:-2.5px;}
#t6_1190{left:69px;top:648px;letter-spacing:-0.1px;word-spacing:-2.5px;}
#t7_1190{left:69px;top:665px;letter-spacing:-0.2px;word-spacing:-2px;}
#t8_1190{left:69px;top:681px;word-spacing:-1.9px;}
#t9_1190{left:69px;top:706px;word-spacing:-3.8px;}
#ta_1190{left:69px;top:723px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#tb_1190{left:69px;top:747px;letter-spacing:-0.1px;word-spacing:-3.8px;}
#tc_1190{left:69px;top:764px;word-spacing:-1.9px;}
#td_1190{left:69px;top:781px;}
#te_1190{left:69px;top:805px;letter-spacing:-0.1px;word-spacing:-4px;}
#tf_1190{left:69px;top:822px;}
#tg_1190{left:69px;top:846px;word-spacing:-2.4px;}
#th_1190{left:69px;top:863px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#ti_1190{left:69px;top:880px;letter-spacing:-0.2px;word-spacing:-1.8px;}
#tj_1190{left:69px;top:897px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#tk_1190{left:69px;top:921px;word-spacing:-1.9px;}
#tl_1190{left:69px;top:938px;letter-spacing:-0.1px;word-spacing:-2px;}
#tm_1190{left:69px;top:963px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#tn_1190{left:69px;top:979px;letter-spacing:-0.1px;word-spacing:-2px;}
#to_1190{left:69px;top:996px;letter-spacing:-0.2px;word-spacing:-4.9px;}
#tp_1190{left:296px;top:996px;word-spacing:-5px;}
#tq_1190{left:813px;top:996px;word-spacing:-5px;}
#tr_1190{left:69px;top:1013px;letter-spacing:-0.1px;word-spacing:-2px;}
#ts_1190{left:69px;top:1037px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#tt_1190{left:69px;top:1054px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#tu_1190{left:77px;top:168px;letter-spacing:-0.2px;}
#tv_1190{left:102px;top:165px;}
#tw_1190{left:117px;top:168px;letter-spacing:-0.2px;word-spacing:0.2px;}
#tx_1190{left:232px;top:165px;}
#ty_1190{left:246px;top:168px;letter-spacing:-0.3px;word-spacing:0.3px;}
#tz_1190{left:77px;top:185px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t10_1190{left:229px;top:182px;}
#t11_1190{left:244px;top:185px;letter-spacing:-0.4px;}
#t12_1190{left:274px;top:182px;}
#t13_1190{left:77px;top:202px;letter-spacing:-0.5px;word-spacing:0.1px;}
#t14_1190{left:351px;top:168px;}
#t15_1190{left:558px;top:168px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t16_1190{left:711px;top:168px;letter-spacing:-0.1px;}
#t17_1190{left:77px;top:223px;letter-spacing:-0.2px;}
#t18_1190{left:102px;top:220px;}
#t19_1190{left:117px;top:223px;letter-spacing:-0.3px;word-spacing:0.2px;}
#t1a_1190{left:77px;top:240px;letter-spacing:-0.1px;word-spacing:-0.8px;}
#t1b_1190{left:77px;top:257px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1c_1190{left:351px;top:223px;}
#t1d_1190{left:558px;top:223px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t1e_1190{left:711px;top:223px;letter-spacing:-0.1px;}
#t1f_1190{left:77px;top:278px;letter-spacing:-0.2px;}
#t1g_1190{left:102px;top:275px;}
#t1h_1190{left:117px;top:278px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t1i_1190{left:77px;top:295px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1j_1190{left:77px;top:312px;letter-spacing:-0.1px;}
#t1k_1190{left:351px;top:278px;}
#t1l_1190{left:558px;top:278px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t1m_1190{left:711px;top:278px;letter-spacing:-0.1px;}
#t1n_1190{left:77px;top:333px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t1o_1190{left:351px;top:333px;}
#t1p_1190{left:558px;top:333px;}
#t1q_1190{left:569px;top:333px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1r_1190{left:605px;top:333px;}
#t1s_1190{left:616px;top:333px;}
#t1t_1190{left:711px;top:333px;word-spacing:0.2px;}
#t1u_1190{left:77px;top:354px;letter-spacing:-0.1px;}
#t1v_1190{left:209px;top:352px;}
#t1w_1190{left:223px;top:354px;letter-spacing:-0.3px;word-spacing:0.4px;}
#t1x_1190{left:351px;top:354px;}
#t1y_1190{left:351px;top:371px;letter-spacing:-0.1px;}
#t1z_1190{left:558px;top:354px;word-spacing:-0.1px;}
#t20_1190{left:711px;top:354px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t21_1190{left:77px;top:393px;letter-spacing:-0.2px;}
#t22_1190{left:102px;top:390px;}
#t23_1190{left:117px;top:393px;letter-spacing:-0.2px;word-spacing:0.3px;}
#t24_1190{left:77px;top:409px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t25_1190{left:351px;top:393px;}
#t26_1190{left:351px;top:409px;}
#t27_1190{left:558px;top:393px;word-spacing:-0.1px;}
#t28_1190{left:711px;top:393px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t29_1190{left:77px;top:431px;letter-spacing:-0.3px;word-spacing:0.2px;}
#t2a_1190{left:201px;top:428px;}
#t2b_1190{left:215px;top:431px;letter-spacing:-0.3px;word-spacing:0.5px;}
#t2c_1190{left:77px;top:448px;letter-spacing:-0.2px;}
#t2d_1190{left:351px;top:431px;}
#t2e_1190{left:558px;top:431px;letter-spacing:0.1px;}
#t2f_1190{left:711px;top:431px;letter-spacing:-0.1px;}
#t2g_1190{left:77px;top:469px;letter-spacing:-0.2px;}
#t2h_1190{left:102px;top:466px;}
#t2i_1190{left:117px;top:469px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2j_1190{left:77px;top:486px;letter-spacing:-0.3px;word-spacing:0.3px;}
#t2k_1190{left:351px;top:469px;}
#t2l_1190{left:351px;top:486px;}
#t2m_1190{left:351px;top:503px;letter-spacing:-0.1px;}
#t2n_1190{left:558px;top:469px;}
#t2o_1190{left:711px;top:469px;letter-spacing:-0.1px;}
#t2p_1190{left:77px;top:524px;letter-spacing:-0.2px;}
#t2q_1190{left:102px;top:521px;}
#t2r_1190{left:117px;top:524px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2s_1190{left:77px;top:541px;letter-spacing:-0.1px;}
#t2t_1190{left:351px;top:524px;word-spacing:-2.5px;}
#t2u_1190{left:351px;top:541px;}
#t2v_1190{left:558px;top:524px;}
#t2w_1190{left:558px;top:541px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2x_1190{left:711px;top:524px;}
#t2y_1190{left:711px;top:541px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2z_1190{left:77px;top:562px;letter-spacing:-0.2px;}
#t30_1190{left:102px;top:560px;}
#t31_1190{left:117px;top:562px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t32_1190{left:77px;top:579px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t33_1190{left:351px;top:562px;}
#t34_1190{left:351px;top:579px;}
#t35_1190{left:351px;top:596px;}
#t36_1190{left:558px;top:562px;}
#t37_1190{left:558px;top:579px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t38_1190{left:711px;top:562px;}
#t39_1190{left:711px;top:579px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t3a_1190{left:116px;top:102px;letter-spacing:-0.3px;word-spacing:0.7px;}
#t3b_1190{left:201px;top:102px;letter-spacing:-0.1px;word-spacing:0.2px;}
#t3c_1190{left:77px;top:131px;letter-spacing:-0.3px;word-spacing:0.4px;}
#t3d_1190{left:351px;top:131px;letter-spacing:-0.1px;}
#t3e_1190{left:351px;top:147px;letter-spacing:-0.1px;word-spacing:-0.2px;}
#t3f_1190{left:558px;top:131px;letter-spacing:-0.3px;word-spacing:0.4px;}
#t3g_1190{left:558px;top:147px;}
#t3h_1190{left:711px;top:131px;letter-spacing:-0.1px;}
#t3i_1190{left:711px;top:147px;letter-spacing:-0.2px;}

.s1_1190{
	FONT-SIZE: 48.8px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s2_1190{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(8,96,168);
}

.s3_1190{
	FONT-SIZE: 55px;
	FONT-FAMILY: Verdana_9zn;
	color: rgb(0,0,0);
}

.s4_1190{
	FONT-SIZE: 55px;
	FONT-FAMILY: Verdana, Geneva, sans-serif;
	color: rgb(0,0,0);
	FONT-STYLE: italic;
}

.s5_1190{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s6_1190{
	FONT-SIZE: 44px;
	FONT-FAMILY: Verdana, Geneva, sans-serif;
	color: rgb(0,0,0);
	FONT-STYLE: italic;
}

.s7_1190{
	FONT-SIZE: 55px;
	FONT-FAMILY: Symbol_9-0;
	color: rgb(0,0,0);
}

.s8_1190{
	FONT-SIZE: 60.9px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s9_1190{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(0,0,0);
}

#form1_1190{	z-index: 2;	cursor: pointer;	border-style: none;	padding: 0px;	position: absolute;	left: 692px;	top: 979px;	width: 161px;	height: 17px;	text-align: left;	background: transparent;	font: normal 12px Arial, Helvetica, sans-serif;}
#form2_1190{	z-index: 2;	cursor: pointer;	border-style: none;	padding: 0px;	position: absolute;	left: 69px;	top: 996px;	width: 182px;	height: 17px;	text-align: left;	background: transparent;	font: normal 12px Arial, Helvetica, sans-serif;}
#form3_1190{	z-index: 2;	cursor: pointer;	border-style: none;	padding: 0px;	position: absolute;	left: 297px;	top: 996px;	width: 517px;	height: 17px;	text-align: left;	background: transparent;	font: normal 12px Arial, Helvetica, sans-serif;}

</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1190" type="text/css" >

@font-face {
	font-family: Verdana_9zn;
	src: url("fonts/Verdana_9zn.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_2kog;
	src: url("fonts/NeoSansIntelMedium_2kog.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_2koi;
	src: url("fonts/NeoSansIntel_2koi.woff") format("woff");
}

@font-face {
	font-family: Symbol_9-0;
	src: url("fonts/Symbol_9-0.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1190Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1190" style="-webkit-user-select: none;"><object width="935" height="1210" data="1190/1190.svg" type="image/svg+xml" id="pdf1190" style="width:935px; height:1210px; background-color:white; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div id="t1_1190" class="t s1_1190">RDPMC—Read Performance-Monitoring Counters</div>
<div id="t2_1190" class="t s2_1190">INSTRUCTION SET REFERENCE, M-U</div>
<div id="t3_1190" class="t s1_1190">4-538</div>
<div id="t4_1190" class="t s1_1190">Vol. 2B</div>
<div id="t5_1190" class="t s3_1190">Processors based on Intel NetBurst microarchitecture support “fast” (32-bit) and “slow” (40-bit) reads on the first </div>
<div id="t6_1190" class="t s3_1190">18 performance counters. Selected this option using ECX[31]. If bit 31 is set, RDPMC reads only the low 32 bits of </div>
<div id="t7_1190" class="t s3_1190">the selected performance counter. If bit 31 is clear, all 40 bits are read. A 32-bit result is returned in EAX and EDX </div>
<div id="t8_1190" class="t s3_1190">is set to 0. A 32-bit read executes faster on these processors than a full 40-bit read.</div>
<div id="t9_1190" class="t s3_1190">On processors based on Intel NetBurst microarchitecture with L3, performance counters with indices 18-25 are 32-</div>
<div id="ta_1190" class="t s3_1190">bit counters. EDX is cleared after executing RDPMC for these counters. </div>
<div id="tb_1190" class="t s3_1190">In Intel Core 2 processor family, Intel Xeon processor 3000, 5100, 5300 and 7400 series, the fixed-function perfor-</div>
<div id="tc_1190" class="t s3_1190">mance counters are 40-bits wide; they can be accessed by RDMPC with ECX between from 4000_0000H and </div>
<div id="td_1190" class="t s3_1190">4000_0002H.</div>
<div id="te_1190" class="t s3_1190">On Intel Xeon processor 7400 series, there are eight 32-bit special-purpose counters addressable with indices 2-9, </div>
<div id="tf_1190" class="t s3_1190">ECX[30]=0. </div>
<div id="tg_1190" class="t s3_1190">When in protected or virtual 8086 mode, the performance-monitoring counters enabled (PCE) flag in register CR4 </div>
<div id="th_1190" class="t s3_1190">restricts the use of the RDPMC instruction as follows. When the PCE flag is set, the RDPMC instruction can be </div>
<div id="ti_1190" class="t s3_1190">executed at any privilege level; when the flag is clear, the instruction can only be executed at privilege level 0. </div>
<div id="tj_1190" class="t s3_1190">(When in real-address mode, the RDPMC instruction is always enabled.)</div>
<div id="tk_1190" class="t s3_1190">The performance-monitoring counters can also be read with the RDMSR instruction, when executing at privilege </div>
<div id="tl_1190" class="t s3_1190">level 0.</div>
<div id="tm_1190" class="t s3_1190">The performance-monitoring counters are event counters that can be programmed to count events such as the </div>
<div id="tn_1190" class="t s3_1190">number of instructions decoded, number of interrupts received, or number of cache loads. Chapter 19, “Perfor-</div>
<div id="to_1190" class="t s3_1190">mance Monitoring Events,” in the </div>
<div id="tp_1190" class="t s4_1190">Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3B</div>
<div id="tq_1190" class="t s3_1190">, lists </div>
<div id="tr_1190" class="t s3_1190">the events that can be counted for various processors in the Intel 64 and IA-32 architecture families.</div>
<div id="ts_1190" class="t s3_1190">The RDPMC instruction is not a serializing instruction; that is, it does not imply that all the events caused by the </div>
<div id="tt_1190" class="t s3_1190">preceding instructions have been completed or that events caused by subsequent instructions have not begun. If </div>
<div id="tu_1190" class="t s5_1190">Intel</div>
<div id="tv_1190" class="t s6_1190">®</div>
<div id="tw_1190" class="t s5_1190">Core™ Solo and Intel</div>
<div id="tx_1190" class="t s6_1190">®</div>
<div id="ty_1190" class="t s5_1190">Core™ Duo </div>
<div id="tz_1190" class="t s5_1190">processors, Dual-core Intel</div>
<div id="t10_1190" class="t s6_1190">®</div>
<div id="t11_1190" class="t s5_1190">Xeon</div>
<div id="t12_1190" class="t s6_1190">®</div>
<div id="t13_1190" class="t s5_1190">processor LV</div>
<div id="t14_1190" class="t s5_1190">06H_0EH</div>
<div id="t15_1190" class="t s5_1190">0, 1</div>
<div id="t16_1190" class="t s5_1190">0, 1</div>
<div id="t17_1190" class="t s5_1190">Intel</div>
<div id="t18_1190" class="t s6_1190">®</div>
<div id="t19_1190" class="t s5_1190">Core™2 Duo processor, Intel Xeon </div>
<div id="t1a_1190" class="t s5_1190">processor 3000, 5100, 5300, 7300 Series - </div>
<div id="t1b_1190" class="t s5_1190">general-purpose PMC</div>
<div id="t1c_1190" class="t s5_1190">06H_0FH</div>
<div id="t1d_1190" class="t s5_1190">0, 1</div>
<div id="t1e_1190" class="t s5_1190">0, 1</div>
<div id="t1f_1190" class="t s5_1190">Intel</div>
<div id="t1g_1190" class="t s6_1190">®</div>
<div id="t1h_1190" class="t s5_1190">Core™2 Duo processor family, Intel </div>
<div id="t1i_1190" class="t s5_1190">Xeon processor 3100, 3300, 5200, 5400 </div>
<div id="t1j_1190" class="t s5_1190">series - general-purpose PMC</div>
<div id="t1k_1190" class="t s5_1190">06H_17H</div>
<div id="t1l_1190" class="t s5_1190">0, 1</div>
<div id="t1m_1190" class="t s5_1190">0, 1</div>
<div id="t1n_1190" class="t s5_1190">Intel Xeon processors 7400 series </div>
<div id="t1o_1190" class="t s5_1190">(06H_1DH) </div>
<div id="t1p_1190" class="t s7_1190">≥</div>
<div id="t1q_1190" class="t s5_1190">0 and </div>
<div id="t1r_1190" class="t s7_1190">≤</div>
<div id="t1s_1190" class="t s5_1190">9</div>
<div id="t1t_1190" class="t s7_1190">0, 1</div>
<div id="t1u_1190" class="t s5_1190">45 nm and 32 nm Intel</div>
<div id="t1v_1190" class="t s6_1190">®</div>
<div id="t1w_1190" class="t s5_1190">Atom™ processors</div>
<div id="t1x_1190" class="t s5_1190">06H_1CH, 06_26H, 06_27H, </div>
<div id="t1y_1190" class="t s5_1190">06_35H, 06_36H</div>
<div id="t1z_1190" class="t s5_1190">0, 1</div>
<div id="t20_1190" class="t s5_1190">0, 1</div>
<div id="t21_1190" class="t s5_1190">Intel</div>
<div id="t22_1190" class="t s6_1190">®</div>
<div id="t23_1190" class="t s5_1190">Atom™ processors based on </div>
<div id="t24_1190" class="t s5_1190">Silvermont or Airmont microarchitectures</div>
<div id="t25_1190" class="t s5_1190">06H_37H, 06_4AH, 06_4DH, </div>
<div id="t26_1190" class="t s5_1190">06_5AH, 06_5DH, 06_4CH</div>
<div id="t27_1190" class="t s5_1190">0, 1</div>
<div id="t28_1190" class="t s5_1190">0, 1</div>
<div id="t29_1190" class="t s5_1190">Next Generation Intel</div>
<div id="t2a_1190" class="t s6_1190">®</div>
<div id="t2b_1190" class="t s5_1190">Atom™ processors </div>
<div id="t2c_1190" class="t s5_1190">based on Goldmont microarchitecture</div>
<div id="t2d_1190" class="t s5_1190">06H_5CH, 06_5FH </div>
<div id="t2e_1190" class="t s5_1190">0-3</div>
<div id="t2f_1190" class="t s5_1190">0-3</div>
<div id="t2g_1190" class="t s5_1190">Intel</div>
<div id="t2h_1190" class="t s6_1190">®</div>
<div id="t2i_1190" class="t s5_1190">processors based on the Nehalem, </div>
<div id="t2j_1190" class="t s5_1190">Westmere microarchitectures</div>
<div id="t2k_1190" class="t s5_1190">06H_1AH, 06H_1EH, 06H_1FH, </div>
<div id="t2l_1190" class="t s5_1190">06_25H, 06_2CH, 06H_2EH, </div>
<div id="t2m_1190" class="t s5_1190">06_2FH</div>
<div id="t2n_1190" class="t s5_1190">0-3 </div>
<div id="t2o_1190" class="t s5_1190">0-3 </div>
<div id="t2p_1190" class="t s5_1190">Intel</div>
<div id="t2q_1190" class="t s6_1190">®</div>
<div id="t2r_1190" class="t s5_1190">processors based on the Sandy </div>
<div id="t2s_1190" class="t s5_1190">Bridge, Ivy Bridge microarchitecture</div>
<div id="t2t_1190" class="t s5_1190">06H_2AH, 06H_2DH, 06H_3AH, </div>
<div id="t2u_1190" class="t s5_1190">06H_3EH</div>
<div id="t2v_1190" class="t s5_1190">0-3 (0-7 if </div>
<div id="t2w_1190" class="t s5_1190">HyperThreading is off)</div>
<div id="t2x_1190" class="t s5_1190">0-3 (0-7 if </div>
<div id="t2y_1190" class="t s5_1190">HyperThreading is off)</div>
<div id="t2z_1190" class="t s5_1190">Intel</div>
<div id="t30_1190" class="t s6_1190">®</div>
<div id="t31_1190" class="t s5_1190">processors based on the Haswell, </div>
<div id="t32_1190" class="t s5_1190">Broadwell, SkyLake microarchitectures</div>
<div id="t33_1190" class="t s5_1190">06H_3CH, 06H_45H, 06H_46H, </div>
<div id="t34_1190" class="t s5_1190">06H_3FH, 06_3DH, 06_47H, </div>
<div id="t35_1190" class="t s5_1190">4FH, 06_56H, 06_4EH, 06_5EH</div>
<div id="t36_1190" class="t s5_1190">0-3 (0-7 if </div>
<div id="t37_1190" class="t s5_1190">HyperThreading is off)</div>
<div id="t38_1190" class="t s5_1190">0-3 (0-7 if </div>
<div id="t39_1190" class="t s5_1190">HyperThreading is off)</div>
<div id="t3a_1190" class="t s8_1190">Table 4-16. </div>
<div id="t3b_1190" class="t s8_1190">Valid General and Special Purpose Performance Counter Index Range for RDPMC (Contd.)</div>
<div id="t3c_1190" class="t s9_1190">Processor Family</div>
<div id="t3d_1190" class="t s9_1190">DisplayFamily_DisplayModel/ </div>
<div id="t3e_1190" class="t s9_1190">Other Signatures</div>
<div id="t3f_1190" class="t s9_1190">Valid PMC Index </div>
<div id="t3g_1190" class="t s9_1190">Range</div>
<div id="t3h_1190" class="t s9_1190">General-purpose </div>
<div id="t3i_1190" class="t s9_1190">Counters</div>

<!-- End text definitions -->


<!-- Begin Form Data -->
<form>
<input id="form1_1190" type="button" tabindex="2229" data-objref="11310 0 R" onclick="window.location.href='../0_CROSS_REFERENCE_MASTER/index.html';"/>
<input id="form2_1190" type="button" tabindex="2230" data-objref="11311 0 R" onclick="window.location.href='../0_CROSS_REFERENCE_MASTER/index.html';"/>
<input id="form3_1190" type="button" tabindex="2231" data-objref="11312 0 R" onclick="window.location.href='../0_CROSS_REFERENCE_MASTER/index.html';"/>

</form>
<!-- End Form Data -->

</div>
</body>
</html>
